

Intel® Iris® Xe and UHD Graphics Open Source

Programmer's Reference Manual

For the 2020-2021 11th Generation Intel Xeon®, Core™, Celeron®, Pentium® Gold Processors based on the "Tiger Lake" Platform

Volume 2d: Command Reference: Structures

December 2021, Revision 1.0



Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks

Customer is responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exceptions that a) you may publish an unmodified copy and b) code included in this document is licensed subject to Zero-Clause BSD open source license (0BSD). You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



Table of Contents

3DSTATE_AMFS_BODY	1
3DSTATE_BINDING_TABLE_POINTERS_BODY	2
3DSTATE_BLEND_STATE_POINTERS_BODY	3
3DSTATE_CC_STATE_POINTERS_BODY	4
3DSTATE_CLEAR_PARAMS_BODY	5
3DSTATE_CLIP_BODY	6
3DSTATE_CONSTANT_ALL_BODY	12
3DSTATE_CONSTANT_ALL_DATA	13
3DSTATE_CONSTANT_TS_POINTER_BODY	14
3DSTATE_CONSTANT(Body)	15
3DSTATE_CPS_POINTERS_BODY	18
3DSTATE_DEPTH_BOUNDS_BODY	19
3DSTATE_DS_BODY	20
3DSTATE_GS_BODY	28
3DSTATE_HIER_DEPTH_BUFFER_BODY	38
3DSTATE_HS_BODY	41
3DSTATE_INDEX_BUFFER_BODY	48
3DSTATE_MULTISAMPLE_BODY	50
3DSTATE_PRIMITIVE_REPLICATION_BODY	52
3DSTATE_PS_BLEND_BODY	56
3DSTATE_PS_BODY	58
3DSTATE_PS_EXTRA_BODY	68
3DSTATE_PTBR_MARKER_BODY	74
3DSTATE_PTBR_TILE_SELECT_BODY	75
3DSTATE_RASTER_BODY	77
3DSTATE_SAMPLE_MASK_BODY	82
3DSTATE_SAMPLER_STATE_POINTERS_BODY	83
3DSTATE_SBE_BODY	84
3DSTATE_SBE_SWIZ_BODY	91
3DSTATE_SCISSOR_STATE_POINTERS_BODY	93
3DSTATE_SF_BODY	94
3DSTATE_SO_BUFFER_INDEX_BODY	99

3DSTATE_STENCIL_BUFFER_BODY	101
3DSTATE_STREAMOUT_BODY	109
3DSTATE_TE_BODY	113
3DSTATE_URB_ALLOC_DS_BODY	117
3DSTATE_URB_ALLOC_GS_BODY	119
3DSTATE_URB_ALLOC_HS_BODY	121
3DSTATE_URB_ALLOC_VS_BODY	123
3DSTATE_URB_DS_BODY	125
3DSTATE_URB_GS_BODY	126
3DSTATE_URB_HS_BODY	127
3DSTATE_URB_VS_BODY	128
3DSTATE_VF_BODY	130
3DSTATE_VF_COMPONENT_PACKING_BODY	131
3DSTATE_VF_INSTANCING_BODY	132
3DSTATE_VF_SGVS_2_BODY	134
3DSTATE_VF_SGVS_BODY	137
3DSTATE_VF_TOPOLOGY_BODY	139
3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY	140
3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY	141
3DSTATE_VS_BODY	142
3DSTATE_WM_BODY	150
3DSTATE_WM_CHROMAKEY_BODY	154
3DSTATE_WM_DEPTH_STENCIL_BODY	155
3DSTATE_WM_HZ_OP_BODY	158
A32 Buffer Base Address Message Header Control	164
A32 Scaled Header Present Message Descriptor Control Field	165
A32 Sideband Scale and Offset Enable Message Descriptor Control Field	166
A64 Data Size Message Descriptor Control Field	167
A64 Hword Block Message Header	168
A64 Hword Data Blocks Message Descriptor Control Field	169
A64 Oword Block Message Header	170
A64 Oword Data Blocks Message Descriptor Control Field	171
A64 Scaled Header Present Message Descriptor Control Field	172
AddrSubRegNum	173



Any Binding Table Index Message Descriptor Control Field	174
Atomic Float Binary Operation Message Descriptor Control Field	175
Atomic Float Operation Message Descriptor Control Field	176
Atomic Float Ternary Operation Message Descriptor Control Field	177
Atomic Half Float Binary Operation Message Descriptor Control Field	178
Atomic Integer Binary Operation Message Descriptor Control Field	179
Atomic Integer Operation Message Descriptor Control Field	180
Atomic Integer Ternary Operation Message Descriptor Control Field	181
Atomic Integer Unary Operation Message Descriptor Control Field	182
Audio Power State Format	183
AVC CABAC	184
AVC CAVLC	186
AVP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD	188
AVP_REF_LIST_ENTRY_OLD	189
Barrier Data Payload	190
Base Address 4 KByte Aligned	192
Batch Buffer Stack Structure	193
Batch Stack Entry	194
BCS Hardware-Detected Error Bit Definitions	195
BINDING_TABLE_EDIT_ENTRY	196
Bit Definition for Interrupt Control Registers - Media	197
BLEND_STATE_ENTRY	199
BLEND_STATE	203
Blitter Interrupt Vector	205
Block Dimensions Message Header Control	206
Block Message Header	207
BR00 - BLT Opcode and Control	208
BR01 - Setup BLT Raster OP, Control, and Destination Offset	212
BR05 - Setup Expansion Background Color	215
BR06 - Setup Expansion Foreground Color	216
BR07 - Setup Blit Color Pattern Address Lower Order Address bits	217
BR09 - Destination Address Lower Order Address Bits	218
BR11 - BLT Source Pitch (Offset)	219
BR12 - Source Address Lower order Address hits	220

BR13 - BLT Raster OP, Control, and Destination Pitch	221
BR14 - Destination Width and Height	223
BR15 - Color Pattern Address Lower order Address bits	224
BR16 - Pattern Expansion Background and Solid Pattern Color	225
BR17 - Pattern Expansion Foreground Color	226
BR18 - Source Expansion Background and Destination Color	227
BR19 - Source Expansion Foreground Color	228
BR27 - Destination Higher Order Address	229
BR28 - Source Higher Order Address	230
BR29 - Color Pattern Higher Order Address	231
BR30 - Setup Blit Color Pattern Higher Order Address	232
Byte Masked Media Block Message Header	233
Byte Masked Media Block Message Header Control	234
CC_VIEWPORT	236
Channel Mask Message Descriptor Control Field	237
Channel Mode Message Descriptor Control Field	238
Clear Color	239
Clock Gating Disable Format	241
COLOR_CALC_STATE	242
COLOR_PROCESSING_STATE - ACE State	244
COLOR_PROCESSING_STATE - PROCAMP State	250
COLOR_PROCESSING_STATE - STD/STE State	251
COLOR_PROCESSING_STATE - TCC State	264
Color Calculator State Pointer Message Header Control	269
Color Code Message Header Control	270
COMPRESSION_PAIR_BIT	271
ComputeCS Hardware-Detected Error Bit Definitions	272
Compute Engine Interrupt Vector	273
Context Descriptor Format	275
Context Status	279
CPS_STATE	282
CSC COEFFICIENT FORMAT	286
Data Port 0 Message Types	287
Data Port 1 Message Types	288



Data Port Bindless Surface Extended Message Descriptor	290
Data Size Message Descriptor Control Field	291
Depth Clear Value Format	292
Deptrh Clear Value Format	293
DirectOperand	294
Display Engine Render Response Message Definition	295
DUALSUBSLICE_HASH_TABLE_8x8	301
DUALSUBSLICE_HASH_TABLE_16x8	302
Dword Data Payload Register	303
Dword SIMD8 Atomic Operation CMPWR Message Data Payload	304
Dword SIMD8 Data Payload	305
Dword SIMD16 Atomic Operation CMPWR Message Data Payload	306
Dword SIMD16 Data Payload	307
Encoder Statistics Format	308
EU_INSTRUCTION_BASIC_ONE_SRC	312
EU_INSTRUCTION_BASIC_THREE_SRC	316
EU_INSTRUCTION_BASIC_TWO_SRC	321
EU_INSTRUCTION_BRANCH_ONE_SRC	326
EU_INSTRUCTION_BRANCH_TWO_SRC	329
EU_INSTRUCTION_ILLEGAL	332
EU_INSTRUCTION_MATH	333
EU_INSTRUCTION_NOP	338
EU_INSTRUCTION_SEND	339
EU_INSTRUCTION_SYNC	344
Event Data Payload	347
ExMsgDesc	348
Extended Message Descriptor Render Target	349
Extended Message Descriptor - Sampling Engine	351
FFTID Message Header Control	352
Filter_Coefficient	353
Filter_Coefficients	354
FrameDeltaQp	355
Frame Delta Qp Range	356
Gamut_Expansion_Gamma_Correction	357

GGTT Entry	532
GraphicsAddress63-0	533
GraphicsAddress63-1	534
GraphicsAddress63-2	535
GraphicsAddress63-3	536
GraphicsAddress63-4	537
GraphicsAddress63-5	538
GraphicsAddress63-6	539
GraphicsAddress63-12	540
GTC Interrupt Bit Definition	541
GTPM Interrupt Vector	543
GUC Interrupt Vector	544
G-Unit Interrupt Vector	545
Half Precision Dual Source SIMD8 Message Data Payload Register	546
Half Precision OM Replicated SIMD16 Render Target Data Payload	548
Half Precision OM S0A SIMD8 Render Target Data Payload	549
Half Precision OM S0A SIMD16 Render Target Data Payload	550
Half Precision OM SIMD8 Dual Source Render Target Data Payload	551
Half Precision OM SIMD8 Render Target Data Payload	552
Half Precision OM SIMD16 Render Target Data Payload	553
Half Precision OS OM S0A SIMD8 Render Target Data Payload	554
Half Precision OS OM SIMD8 Dual Source Render Target Data Payload	556
Half Precision OS OM SIMD8 Render Target Data Payload	557
Half Precision OS S0A SIMD8 Render Target Data Payload	558
Half Precision OS SIMD8 Dual Source Render Target Data Payload	559
Half Precision OS SIMD8 Render Target Data Payload	560
Half Precision OS SZ OM S0A SIMD8 Render Target Data Payload	561
Half Precision OS SZ OM SIMD8 Dual Source Render Target Data Payload	563
Half Precision OS SZ OM SIMD8 Render Target Data Payload	565
Half Precision OS SZ S0A SIMD8 Render Target Data Payload	567
Half Precision OS SZ SIMD8 Dual Source Render Target Data Payload	569
Half Precision OS SZ SIMD8 Render Target Data Payload	570
Half Precision Replicated Pixel Render Target Data Payload Register	571
Half Precision Replicated SIMD16 Render Target Data Payload	572



Half Precision S0A SIMD8 Render Target Data Payload	573
Half Precision S0A SIMD16 Render Target Data Payload	574
Half Precision SIMD8 Dual Source Render Target Data Payload	575
Half Precision SIMD8 Message Data Payload Register	576
Half Precision SIMD8 Render Target Data Payload	578
Half Precision SIMD16 Message Data Payload Register	579
Half Precision SIMD16 Render Target Data Payload	581
Half Precision SZ OM S0A SIMD8 Render Target Data Payload	582
Half Precision SZ OM S0A SIMD16 Render Target Data Payload	584
Half Precision SZ OM SIMD8 Dual Source Render Target Data Payload	586
Half Precision SZ OM SIMD8 Render Target Data Payload	587
Half Precision SZ OM SIMD16 Render Target Data Payload	588
Half Precision SZ S0A SIMD8 Render Target Data Payload	590
Half Precision SZ S0A SIMD16 Render Target Data Payload	591
Half Precision SZ SIMD8 Dual Source Render Target Data Payload	593
Half Precision SZ SIMD8 Render Target Data Payload	594
Half Precision SZ SIMD16 Render Target Data Payload	595
Hardware-Detected Error Bit Definitions	596
Hardware Status Page Layout	597
HCP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD	602
HCP_REF_LIST_ENTRY	603
HCP_TILE_POSITION_IN_CTB	605
HCP_TILE_POSITION_IN_CTB_MSB	606
HCP_WEIGHTOFFSET_CHROMA_ENTRY	608
HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY	610
HCP_WEIGHTOFFSET_LUMA_ENTRY	611
Header	612
Header Forbidden Message Descriptor Control Field	613
Header Present Message Descriptor Control Field	614
Header Required Message Descriptor Control Field	615
HEVC_ARBITRATION_PRIORITY	616
HEVC_VP9_RDOQ_LAMBDA_FIELDS	617
HUC_VIRTUAL_ADDR_REGION	618
HW Generated BINDING TABLE STATE	640

Hword 1 Block Data Payload	620
Hword 2 Block Data Payload	621
Hword 4 Block Data Payload	622
Hword 8 Block Data Payload	623
Hword Channel Mode Message Header Control	625
Hword Register Blocks Message Descriptor Control Field	626
Ignored Message Header	627
IndirectOperand	628
Inline Data Description for MFD_AVC_BSD_Object	629
Inline Data Description in MPEG2-IT Mode	637
Inline Data Description - VP8 PAK OBJECT	640
INTERFACE_DESCRIPTOR_DATA	647
INTERRUPT	653
Invalidate After Read Message Descriptor Control Field	655
JPEG	656
LNCF_POWER_CONTEXT	657
LOD Message Address Payload Control	659
Lower Oword Block Data Payload	660
LPFC_POWER_CONTEXT	661
LRI Data Entry	662
MacroOperand	663
Manageability Engine Interrupt Vector	664
MEDIA_SURFACE_STATE	665
MEMORY_OBJECT_CONTROL_STATE	674
MemoryAddressAttributes	675
Merged Media Block Message Header Control	677
Message Descriptor - Render Target Write	679
Message Descriptor - Sampling Engine	681
MFD_MPEG2_BSD_OBJECT Inline Data Description	684
MFX_REFERENCE_PICTURE_BASE_ADDR	687
MPEG2	688
MSAA Sample Number Message Address Control	689
MsgDesc	690
Named Barrier State	602



No Event Data Payload	693
Normal Media Block Message Header	694
Normal Media Block Message Header Control	695
oMask Message Data Payload Register	697
OM Replicated SIMD16 Render Target Data Payload	699
OM S0A SIMD8 Render Target Data Payload	700
OM S0A SIMD16 Render Target Data Payload	701
OM SIMD8 Dual Source Render Target Data Payload	703
OM SIMD8 Render Target Data Payload	705
OM SIMD16 Render Target Data Payload	706
OS OM S0A SIMD8 Render Target Data Payload	708
OS OM SIMD8 Dual Source Render Target Data Payload	710
OS OM SIMD8 Render Target Data Payload	712
OS S0A SIMD8 Render Target Data Payload	713
OS SIMD8 Dual Source Render Target Data Payload	714
OS SIMD8 Render Target Data Payload	716
OS SZ OM S0A SIMD8 Render Target Data Payload	717
OS SZ OM SIMD8 Dual Source Render Target Data Payload	719
OS SZ OM SIMD8 Render Target Data Payload	721
OS SZ S0A SIMD8 Render Target Data Payload	722
OS SZ SIMD8 Dual Source Render Target Data Payload	723
OS SZ SIMD8 Render Target Data Payload	725
Oword 2 Block Data Payload	726
Oword 4 Block Data Payload	727
Oword 8 Block Data Payload	728
Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload	729
Oword Data Blocks Message Descriptor Control Field	731
Oword Data Payload Register	732
Oword Dual Data Blocks Message Descriptor Control Field	733
Performance Counter Report Format 101b	734
Per Thread Scratch Space Message Header Control	737
PIXEL_HASH_TABLE_1BIT_32ENTRY	738
PIXEL_HASH_TABLE_1BIT_64ENTRY	739
PIXEL HASH TABLE 1BIT 128ENTRY	740

PIXEL_HASH_TABLE_2BIT_64ENTRY	741
PIXEL_HASH_TABLE_2BIT_128ENTRY	748
Pixel Sample Mask Render Target Message Header Control	762
PPHWSP_LAYOUT	763
Predicate Barrier Message Data Payload	769
Qword Data Payload Register	770
Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload	771
Qword SIMD8 Atomic Operation CMPWR Message Data Payload	772
Qword SIMD8 Atomic Operation Return Data Message Data Payload	773
Qword SIMD8 Data Payload	774
Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload	775
Qword SIMD16 Atomic Operation Return Data Message Data Payload	777
Qword SIMD16 Data Payload	778
Read-Only Data Port Message Types	779
Read Surface Info 32-Bit Address Payload	780
Read Surface Info Address Payload	781
Read Surface Info Data Payload	782
RENDER_SURFACE_STATE	784
Render Data Port Message Types	817
Render Engine Interrupt Vector	818
Render Target Index Message Header Control	820
Render Target Message Header	821
Render Target Message Header Control	823
Render Target Message Header Poly	825
Replicated Pixel Render Target Data Payload Register	827
Replicated SIMD16 Render Target Data Payload	828
Reversed SIMD Mode 2 Message Descriptor Control Field	829
S0A SIMD8 Render Target Data Payload	830
S0A SIMD16 Render Target Data Payload	831
SAMPLER_BORDER_COLOR_STATE	833
SAMPLER_INDIRECT_STATE_BORDER_COLOR	836
SAMPLER_INDIRECT_STATE	838
SAMPLER_STATE_8x8_AVS	841
SAMPLER STATE 8x8 AVS COEFFICIENTS	846



SAMPLER_STATE	850
Sampler Message Header	864
SCALER_COEFFICIENT_FORMAT	868
SCISSOR_RECT	869
Scratch Hword Block Message Header	870
SF_CLIP_VIEWPORT	871
SF_OUTPUT_ATTRIBUTE_DETAIL	873
SFC_8x8_AVS_COEFFICIENTS	875
SFC_AVS_CHROMA_COEFF_TABLE_BODY	878
SFC_AVS_LUMA_COEFF_TABLE_BODY	880
SFC_AVS_STATE_BODY	884
SFC_FRAME_START_BODY	887
SFC_HDR_STATE	888
SFC_HISTOGRAM_SURFACE	890
SFC_IEF_STATE_BODY	892
SFC_LOCK_BODY	904
SFC_STATE_BODY	906
SIMD1 Untyped BUFFER Surface 64-Bit Address Payload	945
SIMD8 Dual Source Render Target Data Payload	946
SIMD8 LOD Message Address Payload Control	948
SIMD8 Render Target Data Payload	949
SIMD8 Typed Surface 32-Bit Address Payload	950
SIMD8 Untyped BUFFER Surface 32-Bit Address Payload	951
SIMD8 Untyped BUFFER Surface 64-Bit Address Payload	952
SIMD8 Untyped SCRATCH Surface 32-Bit Address Payload	953
SIMD8 URB Channel Mask Message Address Payload	954
SIMD8 URB Offset Message Address Payload	955
SIMD16 Render Target Data Payload	956
SIMD16 Typed Surface 16-Bit Address Payload	958
SIMD16 Untyped BUFFER Surface 16-Bit Address Payload	959
SIMD16 Untyped BUFFER Surface 32-Bit Address Payload	960
SIMD16 Untyped BUFFER Surface 64-Bit Address Payload	
,	961
SIMD16 Untyped SCRATCH Surface 16-Bit Address Payload	

SIMD 32-Bit Address Payload Control	964
SIMD 64-Bit Address Payload Control	965
SIMD8 32-Bit Address Payload	966
SIMD8 64-Bit Address Payload	967
SIMD16 16-Bit Address Payload	968
SIMD16 32-Bit Address Payload	969
SIMD16 64-Bit Address Payload	970
SIMD Mode 2 Message Descriptor Control Field	971
SIMD Mode 3 Message Descriptor Control Field	972
SLICE_HASH_TABLE	973
SLICE_HASHING_TABLE_ENTRY	974
SLM Block Message Header	975
Slot Group 2 Message Descriptor Control Field	976
Slot Group 3 Message Descriptor Control Field	977
Slot Group Select Render Cache Message Descriptor Control Field	978
SO_DECL	979
SO_DECL_ENTRY	981
Split_coding_unit_flags	982
SplitBaseAddress4KByteAligned	983
SplitBase Address 64 Byte Aligned	984
Stateless Binding Table Index Message Descriptor Control Field	985
Stateless Block Message Header	986
Stateless Surface Message Header	987
Stateless Surface Pixel Mask Message Header	988
Stencil Message Data Payload Register	989
Subset Atomic Integer Trinary Operation Message Descriptor Control Field	990
Subset Reversed SIMD Mode 2 Message Descriptor Control Field	991
Subset SIMD Mode 2 Message Descriptor Control Field	992
Subset SIMD Mode 3 Message Descriptor Control Field	993
Subspan Render Target Message Header Control	994
Surface Binding Table Index Message Descriptor Control Field	995
Surface or Stateless Binding Table Index Message Descriptor Control Field	996
Surface Pixel Mask Message Header	997
SW Generated BINDING TABLE STATE	998



SM2R	999
SZ OM S0A SIMD8 Render Target Data Payload	1001
SZ OM S0A SIMD16 Render Target Data Payload	1002
SZ OM SIMD8 Dual Source Render Target Data Payload	1004
SZ OM SIMD8 Render Target Data Payload	1006
SZ OM SIMD16 Render Target Data Payload	1007
SZ S0A SIMD8 Render Target Data Payload	1009
SZ S0A SIMD16 Render Target Data Payload	1010
SZ SIMD8 Dual Source Render Target Data Payload	1012
SZ SIMD8 Render Target Data Payload	1014
SZ SIMD16 Render Target Data Payload	1015
Thread EOT Message Descriptor	1017
TILE_RECT	1018
Timeout Data Payload	1019
U24_X8	1020
Untyped Write Channel Mask Message Descriptor Control Field	1021
Upper Oword Block Data Payload	1022
URB Channel Mask Payload Control	1023
URB Handle Message Header	1024
URB Handle Message Header Control	1025
VC1	1026
VCS Hardware-Detected Error Bit Definitions	1027
VD_CONTROL_STATE_BODY	1028
VDENC_64B_Aligned_Lower_Address	1029
VDENC_64B_Aligned_Upper_Address	1030
VDENC_Block_8x8_4	1031
VDENC_Colocated_MV_Picture	1032
VDENC_Delta_MV_XY	1033
VDENC_Down_Scaled_Reference_Picture	1035
VDENC_Original_Uncompressed_Picture	1036
VDENC_Reference_Picture	1037
VDENC_Row_Store_Scratch_Buffer_Picture	1038
VDENC_Sub_Mb_Pred_Mode	1039
VDENC_Surface_Control_Bits	1040

VDENC_Surface_State_Fields	. 1042
VEBOX_ACE_LACE_STATE	. 1047
VEBOX_ALPHA_AOI_STATE	. 1060
VEBOX_CAPTURE_PIPE_STATE	. 1062
VEBOX_CCM_STATE	. 1066
VEBOX_Ch_Dir_Filter_Coefficient	. 1070
VEBOX_CSC_STATE	. 1071
VEBOX_DNDI_STATE	. 1074
VEBOX_Filter_Coefficient	. 1096
VEBOX_FORWARD_GAMMA_CORRECTION_STATE	. 1097
VEBOX_FRONT_END_CSC_STATE	. 1105
VEBOX_GAMUT_CONTROL_STATE	. 1108
VEBOX_PROCAMP_STATE	. 1115
VEBOX_RGB_TO_GAMMA_CORRECTION	. 1116
VEBOX_STD_STE_STATE	. 1117
VEBOX_TCC_STATE	. 1133
VEBOX_VERTEX_TABLE_ENTRY	. 1139
VECS Hardware-Detected Error Bit Definitions	. 1140
VERTEX_BUFFER_STATE	. 1141
VERTEX_ELEMENT_STATE	. 1144
Vertical Line Stride Override Message Descriptor Control Field	. 1148
VideoDecoder Interrupt Vector	. 1149
VideoEnhancement Interrupt Vector	. 1151
VP8 Encoder StreamOut Format	. 1152
WDBoxOAInterrupt Vector	. 1154
WD Interrupt Bit Definition	. 1155
Word Data Payload Register	. 1156
Word SIMD8 Atomic Operation CMPWR Message Data Payload	. 1158
Word SIMD8 Data Payload	. 1159
Word SIMD16 Atomic Operation CMPWR Message Data Payload	. 1160
Word SIMD16 Data Payload	. 1161



3DSTATE_AMFS_BODY

				3DSTATE_AMFS_BODY			
Source:			RenderCS				
Size (in b	oits):		32				
Default \	Value:		0x00000000				
DWord	Bit		Description				
0	31:6	TS State Array Pointer					
		Forma	Format: GraphicsAddress[31:6]				
			•	aligned offset of the TS_STATE_ARRAY, with entries per texel shader. This e Dynamic State Base Address .			
	5	Reserv	ed				
	4:3	AMFS I	mode				
		Forma	t:	U2			
		Value	Name	Description			
		0h	normal mode [Default]	AMFS shades unshaded texel blocks only, marks them as shaded, no special handling of out of memory condition other than setting indicator bit in CACHE_MODE1 bit[6]			
		1h	touch mode	forces out of memory operation, AMFS marks unshaded texel blocks as touched, texel shader dispatch is disabled			
		2h	backfill mode	AMFS shades only touched texel blocks, touched blocks get marked as shaded, originally unshaded and shaded are left unchanged			
		3h	fallback mode	AMFS shades unshaded texel blocks only, marks them as shaded, special handling of out of memory condition. When AMFS runs out of scratch space, texels are not shaded. Instead, they are marked as "touched". AMFS also sets indicator bit in CACHE_MODE1 bit[6]			
				Programming Notes			
		For backwards compatibility mode 0h acts the same as A0 AMFS. Mode 1h can be also functional validation of out of memory fallback condition					
	2:0	Num V	alid Texel Sha	aders			
		Forma	t:	U3-1			
		Specifi valid er		valid texel shader entries in the TS_STATE_ARRAY using n-1 encoding (18			



3DSTATE_BINDING_TABLE_POINTERS_BODY

		3DS	STATE_BINDING_TABLE_POIN	ITERS_BODY
Source:		Rei	nderCS	
Size (in b	oits):	32		
Default \	/alue:	0x0	0000000	
DWord	Bit		Description	
0	31:21	Reserved	1	
		Access:		RO
		Format:		MBZ
	20:16	Reserved	I	
		Access:		RO
		Format:		MBZ
	15:5	Pointer t	o Binding Table	
		Format:	SurfaceStateOffset[15:5]SW Generated BINDING Table Pool is disabled and HW Binding Table Ali	
		Format:	SurfaceStateOffset[16:6]SW Generated BINDING Table Pool is enabled and HW Binding Table Alie	
		Format:	SurfaceStateOffset[18:8]SW Generated BINDING Table Alignment is set to 256B alignment.	_TABLE_STATE*256 When HW Binding
		and align Binding T Alignmen alignmen not set to is 64B . If the offset Binding T	s an aligned address offset of the function's BIND ament differ depending on whether HW Binding Table Alignment field: If HW Binding Table Pool is at is not set to 256B, the offset is relative to Surfa it is 32B . If HW Binding Table Pool is enabled and 256B, the offset is relative to the Binding Table HW Binding Table Pool is disabled and the HW It is relative to the Surface State Base Address at Table Pool is enabled and the HW Binding Table of the Binding Table Pool Base Address and the	Table is enabled and the setting of HW is disabled and the HW Binding Table ace State Base Address and the id the HW Binding Table Alignment is Pool Base Address and the alignment Binding Table Alignment is set to 256B, and the alignment is 256B. If HW Alignment is set to 256B, the offset is
	4:0	Reserved	I	
		Access:		RO
		Format:		MBZ



3DSTATE_BLEND_STATE_POINTERS_BODY

3DSTATE_BLEND_STATE_POINTERS_BODY						
Source:	Source: RenderCS					
Size (in b	its):	32				
Default \	/alue:	0x0000	00000			
DWord	Bit			Description		
0	31:6	Blend State P	ointer			
		Format:	DynamicStateOffset[31:6]	BLEND_STATE*8	3	
Specifies the 64-byte aligned offset of the BLEND_STATE. This offset is relative to the Dynar State Base Address .					This offset is relative to the Dynamic	
	5:1	Reserved				
		Access:			RO	
		Format:			MBZ	
	0	Blend State Pointer Valid				
Format: Enable				e		
	This bit, if set, indicates that the BLEND_STATE pointer has changed and new state needs to be fetched.				changed and new state needs to be	



3DSTATE_CC_STATE_POINTERS_BODY

	3DSTATE_CC_STATE_POINTERS_BODY					
Source:	Source: RenderCS					
Size (in bits): 32						
Default \	/alue:	0x00000	0000			
DWord	Bit		Description	on		
0	31:6	Color Calc Stat	te Pointer			
		Format:	DynamicStateOffset[31:6]COLOR_CAL	LC_ST/	ATE	
		Specifies the 64	4-byte aligned offset of the COLOR_CA	ALC_S	TATE. This offset is relative to the	
		Dynamic State	Base Address.			
	5:1	Reserved				
		Access:			RO	
		Format:			MBZ	
	0	Color Calc Stat	te Pointer Valid			
	Format: Enable					
		•	lefined once this bit is cleared due to t		xt saved and restored so the CC state is ssibility of the CC state changing	



3DSTATE_CLEAR_PARAMS_BODY

		RenderCS - 3DSTAT	E_CLE/	AR_PAI	RAMS_BODY
Size (in l	oits):	64			
Default \	Value:	0x00000000, 0x00000000			
DWord	Bit		Desc	ription	
0	31:0	Depth Clear Value			
		Format:	EEE_FLOAT	32	
		This field defines the clear value that field is enabled. It is valid only if Deptl			depth buffer if the Depth Buffer Clear 'alid is set.
			Program	ning Note	es
		The clear value must be between the min and max depth values (inclusive) defined in the CC_VIEWPORT. If the depth buffer format is D32_FLOAT, then values must be limited to the range of +0.0f and 1.0f inclusive; values outside this range are reserved.			
1	31:1	Reserved			
		Access:			RO
		Format:			MBZ
	0	Depth Clear Value Valid			
		Format:		Boolean	
		This field enables the Depth Clear Va interpolated depth of an arbitrary pixe WM_STATE or 3DSTATE_WM. If set, th field of this command.			



3DSTATE_CLIP_BODY

				3D	STATE_CLIP_BODY	/	
Source:		R	enderCS	5			
Size (in b	oits):	9	6				
Default \	Default Value: 0x00000000, 0x000000000						
DWord	Bit				Description		
0	31:21	Reserved					
		Access	:			RO	
		Format	t:			MBZ	
=	20	Force U	Jser Clip	Distance C	ull Test Enable Bitmask		
		Format	t:		Enabl	e	
		This fie	ld provi	des a work a	round override for the compu	tation of SOL_INT::Render_Enable	
		Value	Name		Descri	otion	
		0h	Normal	Clip_INT::U	ser Clip Distance Cull Test Ena	ble Bitmask normally	
		1h	Force		_INT::User Clip Distance Cull T CLIP:: User Clip Distance Cull To	est Enable Bitmask to use the value in est Enable Bitmask	
	19	Vertex Sub Pixel Precision Select					
		Format: U1					
		Selects the number of fractional bits maintained in the vertex data					
		Value		Name			
		0h		8 Bit 8 sub pixel precision bits maintained			
-		1h	4	Bit	4 sub pixel precision bits main	ntained	
	18	Early Cull Enable					
		Format: Enable					
		This field is used to enable/disable the EarlyCull function. When this bit is set triangles are checked if they are backface culled before proceeding through must clip function.					
		Programming Notes					
		Setting this bit must not impact functionality, this state only controls the performance of the must clip function.					
-		Vertex	Sub Pixe	el Precision S	Select precision must be set to	"8 bit" in order avoid precision issues.	
	17			Distance C	lip Test Enable Bitmask	1	
		Format			Enabl		
			i '	des a work a	•	tation of SOL_INT::Render_Enable.	
		Value		Clie INIT I	Descrip		
		0b	Normal	 '	Jser Clip Distance Clip Test Eng	,	
		1b	Force		_INT:: User Clip Distance Clip CLIP::User Clip Distance Clip Te	Fest Enable Bitmask to use the value in st Enable Bitmask	



	16	Eauca Cli	n Mad				P_BODY	
	10		Force Clip Mode Format: Enable					
		This field provides a work around override for the computation of SOL_INT::Render_Enable.						
		Value Name Description						
				Clip_INT::Clip	. Mod	de is comi	•	
			orce					ue in 3DSTATE_CLIP::User Clip Mode.
	15:12	Reserved		Trorces enp_r	141	inp wode	to ase the var	de III 3 D 3 I A T L_CELI II. O SCI CII P MIO de.
	13.12	Access:						RO
		Format:						MBZ
	11:10	Clipper S	tatictic	es Enablo				11112
	11.10				-unit	-specific s	tatistics regist	ter(s) can be incremented.
		Value		Name		·	J	Description
		00h	Disab	le		CL_INVC	CATIONS_CO	UNT cannot increment
		01h	Incren	nent by one		CL_INVC	CATIONS_CO	UNT can increment
		03h	Reser	ved				
	9	Reserved				•		
		Access:				RO		
		Format:						MBZ
	8	Reserved						
		Access:						RO
		Format:						MBZ
	7:0	User Clip	Distar	ce Cull Test	Enab	le Bitmas	k	
		Format:					Enable[8]	
							•	ices against which trivial reject / trivial
		accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.						
		use of en	pDistai	ice and can b	ristari	cc test of	up to o distai	ices.
1	31	Clip Enab	ole					
		Format:					Enable	9
		Specifies	wheth	er the Clip fur	nction	ı is enable	d or disabled	(pass-through).
	30	API Mod	•					
	30			finition of the	NEA	R clipping	plane	
		Value	e	Name		<u> </u>	I	Description
		0h	С	GL	NEA	R VP bour	ndary == 0.0 ((NDC)
	29	Reserved						
		Access:						RO
		Format:						MBZ



3DSTATE CLIP BODY 28 **Viewport XY Clip Test Enable** Format: Enable This field is used to control whether the Viewport X, Y extents [-1,1] are considered in VertexClipTest. If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions. 27 Reserved Access: RO MBZ Format: 26 **Guardband Clip Test Enable** Format: Enable This field is used to control whether the Guardband X, Y extents are considered in VertexClipTest for non-point objects. If the Guardband ClipTest is DISABLED but the Viewport XY ClipTest is ENABLED, ClipDetermination operates as if the Guardband were coincident with the Viewport. If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions. 25:24 Reserved Access: RO MBZ Format: 23:16 User Clip Distance Clip Test Enable Bitmask Format: Enable[8] This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made.DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances. 15:13 **Clip Mode** This field specifies a general mode of the CLIP unit, when the CLIP unit is ENABLED. Value Name **Description** 0h **NORMAL** TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded 1h Reserved 2h Reserved REJECT_ALL 3h All objects are discarded 4h ACCEPT ALL All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency. 5h-7h | Reserved



	3DSTATE_0	CLIP_BOD	Υ				
12:10	Reserved						
	Access:		RO				
	Format:		MBZ				
9	Perspective Divide Disable						
	Format:	Disab	le				
	This field disables the Perspective Divider from the URB. This feature can be used be geometry for rasterization. This likely required (aka 1/w) in order to support perspective X, Y, Z components will likely be required support clipping when perspective divider CLIPMODE_ACCEPT_ALL whenever it disappears that object positions are completed limits imposed by the SF unit (e.g., by clipping the completed in the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the SF unit (e.g., by clipping when perspective divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided the components will be supported by the specific divided	by software to significant to significant to second to be X/W, Y/Ve is disabled. Some bles perspectively contained w	ubmit pre-transformed "screen-space" mponent of positions to contain "rhw" olation of vertex attributes. Likewise, the W, Z/W. Note that the device does not oftware must specify we divide. This implies that software must vithin the "guardband" screen-space				
8	Non-Perspective Barycentric Enable						
	Format:	Ena	ble				
	This field enables computation of non-perspective barycentric parameters in the clipper, which are sent to SF unit in the must clip case. This field must be enabled if any non-perspective interpolation modes are used in pixel shader.						
	Programming Notes						
	This field must be set whenever Enable bits 3 or 4 or 5 of 3DSTATE_WM:Barycentric Interpolation Mode is set. This indicates that one of the Non-perspective barycentric interpolation modes are used.						
	This field must be set if the 3DSTATE_PS_EXTRA:Pixel Shader Requires Non-Perspective Bary Plane Coefficients is set.						
7:6	Reserved						
	Access:		RO				
	Format:		MBZ				
5:4	Triangle Strip/List Provoking Vertex S	elect					
	Format: U2						
	enumerated type						
	This field selects which vertex of a triang "provoking vertex".	gle (in a triangle	e strip or list primitive) is considered the				
	Value		Name				
	Oh	0					
	1h	1					
	2h	2					



		3DSTA	ATE_CLIP_BOD	Υ			
		3h	Reserved				
	3:2	Line Strip/List Provoking Vertex Select					
		Format:		U2			
		enumerated type					
		This field selects which vertex of "provoking vertex".	a line (in a line strip or	list primitive) is considered the			
		Value		Name			
		0h	0				
		1h	1				
		2h	Reserved				
		3h	Reserved				
	1:0	Triangle Fan Provoking Vertex	Select	,			
		Format:		U2			
		enumerated type					
		This field selects which vertex of "provoking vertex".	a triangle (in a triangle	fan primitive) is considered the			
		Value		Name			
		0h	0				
		1h	1				
		2h	2				
		3h	Reserved				
2	31:28	Reserved					
		Access:		RO			
		Format:		MBZ			
	27:17	Minimum Point Width					
		Format:		U8.3			
		This value is used to clamp read-back PointWidth values.					
	16:6	Maximum Point Width					
		Format:		U8.3			
		This value is used to clamp read-	-back PointWidth values	5.			
	5	Force Zero RTA Index Enable					
		Format:	Enab	ole			
		If set, the Clip unit will ignore the	e read-back RTAIndex a	nd operate as if the value 0 was read-			



3DSTATE_CLIP_BODY					
	back. If clear, the read-back value is used.				
4	Reserved				
	Access:	RO			
	Format:	MBZ			
3:0	Maximum VP Index				
	Format:	U4-1			
	This field specifies the maximum valid VPIndex value, corresponding to the number of active viewports. If the source of the VPIndex exceeds this maximum value, a VPIndex value of 0 is passed down the pipeline. Note that this clamping does not affect a VPIndex value stored in the URB.				



3DSTATE_CONSTANT_ALL_BODY

Source: RenderCS
Size (in bits): 256

0x00000000, 0x00000000

DWord Bit Description

0 255:0 Constant Body
Format: 3DSTATE_CONSTANT_ALL_DATA[4]



3DSTATE_CONSTANT_ALL_DATA

		3DSTAT	E_CONSTANT_ALL_DAT	Ά
Source:		RenderCS		
Size (in b	oits):	64		
Default \	/alue:	0x00000000, 0x00000	0000	
DWord	Bit		Description	
01	63:5	Pointer To Constant Buffe	r	
		Format:	VIRTUAL_ADDR[63:5]	
		The value of this field is the	virtual address of the location of the p	ush constant buffer.
Programming No.		Programming Notes		
	Constant buffers must be allocated in linear (not tiled) graphics memory.			
-	4:0	Constant Buffer Read Leng	gth	
		Format:		U5
		This field specifies the length	th of the constant data to be loaded fro	om memory in 256-bit units.
			Programming Notes	
		• The sum of the read 64	length fields for all pointers must be le	ss than or equal to the size of
		Zero means there no	data to fetch for this buffer pointer.	



3DSTATE_CONSTANT_TS_POINTER_BODY

		3DSTAT	E_CONSTANT_TS_POINTER_BODY			
Source:		RenderCS				
Size (in l	oits):	64				
Default \	Value:	0x00000000	, 0x0000000			
DWord	Bit		Description			
01	63:0	Constant Body				
		Format: 3DSTATE_CONSTANT_ALL_DATA				
		Specifies the 64-byte aligned graphics address and length of constant data to be pushed as Texel Shader payload. The push constant payload and its length is common to all Texel Shader slots.				



3DSTATE_CONSTANT(Body)

		3DSTATE_CONSTANT(Body)			
Source: RenderCS					
Size (in bits):		320			
Default \	Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0	31:16	Constant Buffer 1 Read Length			
		Format: U16			
		This field specifies the length of the constant data to be loaded from memory in 256-bit units.			
		Programming Notes			
		The sum of all four read length fields must be less than or equal to the size of 64			
		Setting the value of the register to zero will disable buffer 1.			
		If disabled, the Pointer to Constant Buffer 1 must be programmed to zero.			
	15:0	Constant Buffer 0 Read Length			
		Format: U16			
		This field specifies the length of the constant data to be loaded from memory in 256-bit units.			
		Programming Notes			
		The sum of all four read length fields must be less than or equal to the size of 64			
		Setting the value of the register to zero will disable buffer 0.			
		If disabled, the Pointer to Constant Buffer 0 must be programmed to zero.			
1	31:16	Constant Buffer 3 Read Length			
		Format: U16			
		This field specifies the length of the constant data to be loaded from memory in 256-bit units.			
		Programming Notes			
		The sum of all four read length fields must be less than or equal to the size of 64			
		Setting the value of the register to zero will disable buffer 3.			
		If disabled, the Pointer to Constant Buffer 3 must be programmed to zero.			
	15:0	Constant Buffer 2 Read Length			
		Format: U16			
		This field specifies the length of the constant data to be loaded from memory in 256-bit units.			
		Programming Notes			
		The sum of all four read length fields must be less than or equal to the size of 64 Cotting the value of the register to good will disable buffer 2.			
		Setting the value of the register to zero will disable buffer 2.			



		3DST/	ATE_CONSTANT(B	ody)			
		If disabled, the Poi	nter to Constant Buffer 2 mus	st be programmed to zero.			
23	63:5	63:5 Pointer To Constant Buffer 0					
		Format:	VIRTUAL_ADDR[63:5]				
			Description				
			e virtual address of the location	n of the push constant buffer 0. Imed to be in correct canonical form			
			Programming Not	es			
		Constant buffers must be	allocated in linear (not tiled) gr				
	4:0	Reserved		. ,			
		Access:		RO			
		Format:		MBZ			
45	63:5	Pointer To Constant Buffe	er 1				
		Format:	VIRTUAL_ADDR[63:5]				
		This field points to the location of Constant Buffer 1.					
		BASE ADDRESS. If gather constants is disab	oled, the value of this field is th ohicsAddress [63:48] are ignore	onstant Buffer1 from the Gather Pool e virtual address of the location of the ed by the HW and assumed to be in			
			Programming Not	AS.			
		Constant buffers must be	allocated in linear (not tiled) gr				
	4:0	Reserved	<u> </u>				
		Access:		RO			
		Format:		MBZ			
67	63:5	Pointer To Constant Buffe	er 2				
		Format:	VIRTUAL_ADDR[63:5]				
				n of the push constant buffer 2. med to be in correct canonical form			
			Programming Not	es			
		Constant buffers must be allocated in linear (not tiled) graphics memory.					
	4:0	Reserved					
		Access:		RO			



	3DSTATE_CONSTANT(Body)						
		Format:		MBZ			
89	63:5	Pointer To Constant Buffer 3					
		Format:	VIRTUAL_ADDR[63:5]				
The value of this field is the virtual address of the location of the push constant GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct [63:48] == [47].				•			
	Programming Notes						
		Constant buffers must be a	aphics memory.				
	4:0	Reserved					
		Access:		RO			
Format: MBZ				MBZ			



3DSTATE_CPS_POINTERS_BODY

	3DSTATE_CPS_POINTERS_BODY						
Source: RenderCS							
Size (in b	its):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Description				
0	31:5	Coarse Pixel Shading S	tate Array Pointer				
		Format:	DynamicStateOffset[31:5]				
		Specifies the 32-byte aligned address offset of the array of CPS_STATE states. Each CPS_STATE in the array corresponds to a Viewport index in the range [015]. SW must program all the CPS_STATES in the array corresponding to valid Viewport indices. This offset is relative to the Dynamic State Base Address. When 3DSTATE_PS:Pixel Shader Is Per Coarse Pixel is not set, HW does not fetch or depend on any CPS pointers to be valid. The hardware might not order pixels across viewports if multiple CPS_STATE entries map any(x,y) to different CPsizes.					
	4:0	Reserved					
Access: RO							
		Format: MBZ					



3DSTATE_DEPTH_BOUNDS_BODY

			30	STATE_DEPT	H_BOUNDS	S_BODY
Source:	Source: RenderCS					
Size (in bits): 96						
Default Value: 0x00000000, 0x00000000						
DWord	Bit				Description	
0	31:1	Reserve	ed		-	
		Access	:			RO
		Format	t:			MBZ
	0			est Enable n bounds test		
		Value	Name		Descri	ption
		0	Disabled	Depth Bounds test is a	disabled.	
		1	Enabled		bounds test passe	/alue) <= (Destination Z Value) <= (Z s. Otherwise the depth bounds test
				Value		Name
		0		Value	Disabled	Nume
		1			Enabled	
1	31:0	Depth	Bounds T	est Min Value		
	31.0	Format			IEEE_FLOAT	
This field specifies the minimum Z value to be used in the depth bounds test. This value in 32-bit Float. HW will clamp to min value of +0 if set to below +0.					•	
2	31:0	Depth	Bounds T	est Max Value		
		Format	t:		IEEE_FLOAT	
			•	es the maximum Z value . HW will clamp to max		depth bounds test. This value should to greater than +1.



3DSTATE_DS_BODY

				3DSTATE_DS_B	ODY	
Source: RenderCS						
Size (in b	its):	320				
Default \	/alue:	0	x000000	000, 0x00000000, 0x00000000, 0x00	000000	, 0x00000000, 0x00000000,
		0	x000000	000, 0x00000000, 0x00000000, 0x00	000000	
DWord	Bit			Descrip	tion	
01	63:6	Kernel	Start Po	ointer		
		Forma	t:	InstructionBaseOffset[63:6]	
		This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED.				
=	5:0	Reserve	ed			
		Access	:			RO
		Forma	t:			MBZ
2	31	Reserve	ed			
		Access:			RO	
		Format:			MBZ	
=	30	Vector Mask Enable				
		Format	t:		Enable	е
		-	-	ent DS thread dispatches, this bit is thread state. Refer to EU document		into the EU's Vector Mask Enable or the definition and use of VME state.
		Value	Name		Descrip	otion
		0h	Dmask	The EU will use the Dispatch Mask execution.	(suppli	ed by the DS stage) for instruction
		1h	Vmask	The EU will use the Vector Mask (cinstruction execution.	derived 1	from the Dispatch Mask) for
		Programming Notes				
		Under normal conditions SW shall specify DMask, as the DS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 thread execution, the DS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).				
	29:27	Sampler Count				
		Format	t:			U3
		Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if DS Function Enable is DISABLED.				



		3DSTATE	_DS_BOD\	Υ	
	Value	Name		Description	
	0h	No Samplers	No samplers use	ed	
	1h	1-4 Samplers	between 1 and 4	4 samplers used	
	2h	5-8 Samplers	between 5 and 8	8 samplers used	
	3h	9-12 Samplers	between 9 and 1	12 samplers used	
	4h	13-16 Samplers	between 13 and	d 16 samplers used	
26	Reserved				
	Access:			RO	
	Format:			MBZ	
25:18	Binding Ta	ble Entry Count			
	Format:			U8	
	kernel uses. Used only for prefetching of the binding table entries and associated Note: For kernels using a large number of binding table entries, it may be wise to to zero to avoid prefetching too many entries and thrashing the state cache. This ignored if DS Function Enable is DISABLED. When HW Generated Binding Table bit is enabled: This field indicates which cache units - 32 Binding Table Entry section) should be fetched. Each bit in this field cor cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table prefetched will have its surface state prefetched. Value Name [0,255] Programming Notes			shing the state cache. This field is field indicates which cache lines (512bi ed. Each bit in this field corresponds to a es of each 32 Binding Table entry sectio Name	t a n
17	generated at JIT time. Thread Dispatch Priority				
17	Format:	paten i nonty		U1	
		ne priority of the thread for	dispatch: This field	ld is ignored if DS Function Enable is	
	Val	ue Name		Description	
	0h	Normal	Normal	l Priority	
	1h	High	High Pr	riority	
16	Floating Po	oint Mode			
	Format:			U1	
	•	ne initial floating point mod able is DISABLED.	e used by the disp	patched thread. This field is ignored if [)S



			E_DS_BODY			
	Value	Name		Description		
	0h	IEEE-754	Use IEEE-75			
	1h	Alternate	Use alternat	te rules		
15	Reserved			I		
	Access:			RO		
	Format:			MBZ		
14	Accesses UAV					
	Format:		Enable	е		
	This bit gets lo Execution Envir	onment.		erence). See Exceptions and ISA		
			Programming Note			
	This field must	: not be set when DS Fu	unction Enable is dis	abled.		
13	Illegal Opcode	Exception Enable				
	Format:		Enable			
	9		• •	erence). See Exceptions and ISA		
	Execution Environment. This field is ignored if DS Function Enable is DISABLED.					
12:11	Reserved			1		
	Access:			RO		
	Format:			MBZ		
10:8	Reserved					
	Format:			MBZ		
7	Software Exce	ption Enable				
	Format:		Enable	e		
		aded into EU CR0.1[13] onment. This field is igi		erence). See Exceptions and ISA I Enable is DISABLED.		
6:0	Reserved					
	Access:			RO		
	Format:			MBZ		
63:32	Reserved					
	Access:			RO		
	Format:			MBZ		
31:10	Scratch Space	Base Pointer		<u> </u>		
	Format:	GeneralState	Offset[31:10]			
	Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The					



			3DSTA	TE_DS_BODY		
		computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if DS Function Enable is DISABLED.				
	9:4	Reserved				
		Access:			RO	
		Format:			MBZ	
	3:0	Per-Thread Scrat	ch Space			
		Format:			U4	
		Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if DS Function Enable is DISABLED.				
		Value		Nar	me	
		[0,11]	indicating [1K Byt	tes, 2M Bytes]		
		Programming Notes This amount is available to the kernel for information only. It will be passed verbatim (if not				
				•	e access messages, but the Data Port	
5	31:25	Reserved				
		Access:			RO	
		Format:			MBZ	
	24:20	Dispatch GRF Start Register For URB Data				
		Format:			U5	
				Description		
		Specifies the start	ting GRE register n		artion (Constant + Vertices) of the	
		Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED. When SIMD8_SINGLE_OR_DUAL_PATCH dispatch mode is selected, HW shall increment the GRF start register by 1 when a dual patch simd8 thread is dispatched AND 3DSTATE_DS::PrimitiveIDNotRequired is not set.				
		Value	Name		Description	
		[0,31]		indicating GRF [R0, R	31]	
	19:18	Reserved				
		Access:			RO	
		Format:			MBZ	



			3D9	STATE_DS_	BODY		
	17:11	Patch URB Entry Read Length					
		Format:				U7	
		•	•			om the Patch URB entry and passed in	
		the DS thread p		eld is ignored if D	S Function	Enable is DISABLED.	
			Value			Name	
		[0,64]					
	10	Reserved				I	
		Access:				RO	
		Format:				MBZ	
	9:4	Patch URB Ent	y Read Offse	t			
		Format:				U6	
		•				data is to be read from the URB before if DS Function Enable is DISABLED.	
			Value			Name	
		[0,63]					
	3:0	Reserved					
		Access:				RO	
		Format:				MBZ	
6	31	Reserved					
		Access:				RO	
		Format:				MBZ	
	30:21	Maximum Number of Threads					
		Format:			U10	-1	
		Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED.					
		Value	Name			Description	
		[0,545]		indicating thread	d count of	[1,546]	
	20:11	Reserved					
		Access:				RO	
		Format:				MBZ	
	10	Statistics Enab	e				
		Format:			Enable	e	
		If ENABLED, this section.	If ENABLED, this FF unit will engage in statistics gathering. Refer to the Statistics Gathering				



		3DSTATE_I	DS_BODY		
		BLED, statistics information associated is ignored if DS Function Enable		tage will be left unc	hanged.
9	Primiti	veID Not Required			
	Forma	t:	Boolean		
			Description		
	When (DUAL	oftware shall set this bit whenever the active DS kernel(s) do not require PrimitiveID as input. Then this bit is set, (a) the R1 PrimitiveID phase will not be included in the thread payload DUAL_PATCH) and (b) the PrimitiveID field in the R0 payload (SINGLE_PATCH) will become NDEFINED.			
8:5	Reserv	Reserved			
	Access: RO				
	Forma	t:		MBZ	
4:3	4:3 Dispatch Mode				
	Format: U2 This field specifies how the DS stage generates DS thread requests, and corresponding				
		thread payload. The setting of this ed.This field is ignored if DS Function	on Enable is DISA		Programming Notes
				passed one patch,	Notes
	1h SIMD8_SINGLE_PATCH		up to 8 domain up to 8 output the domain poi with the single DS kernel (at KS run in SIMD8 ex	point inputs, and vertex handles. All nts are associated input patch. The SP) is expected to	
2h SIMD8_SINGLE_OR_DUAL_PATCH This mo the KSP KSP. The like in S mode. S Execution		This mode enables use of both the KSP and the DUAL_PATCH KSP. The KSP kernel operates just like in SIMD8_SINGLE_PATCH mode. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.		At least 2 HS URB handles must be allocated in order to enable this mode.	
	3h	Reserved			
	CIA 15	•	gramming Note	es	
	SIMD4	X2 mode is no longer allowed.			



3DSTATE DS BODY 2 **Compute W Coordinate Enable** Format: Enable If ENABLED, the DS unit will (for each domain point) compute W = 1 - (U + V) and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED. 1 **Cache Disable** Format: Disable This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED. If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads. If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED, whenever the DS Function Enable toggles, and between patches. **Function Enable** 0 Format: Enable If ENABLED, DS threads will be spawned to process incoming domain points which miss in the DS cache. If DISABLED, the DS stage goes into pass-through mode and performs no specific processing. This field is always used. **Programming Notes** The tessellation stages (HS, TE and DS) must be enabled/disabled as a group, I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED. 7 31:27 Reserved Access: RO MBZ Format: 26:21 Vertex URB Entry Output Read Offset U6 Format: Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by SBE. **Value Name** [0,63] 20:16 Vertex URB Entry Output Length U5 Format: Specifies the amount of URB data written for each Vertex URB entry, in 256-bit register increments.



		3DSTATE_DS_I	BODY			
		Value		Name		
		[1,16]				
		Programn	ning Note	es		
		This length does not include the vertex header.				
	15:8	User Clip Distance Clip Test Enable Bitmask				
		Format:		U8		
		This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made.DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.				
	7:0	User Clip Distance Cull Test Enable Bitmask				
		Format:		U8		
		This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.				
89	63:6	DUAL_PATCH Kernel Start Pointer				
		Format: InstructionBaseOffset[63	3:6]			
		This field specifies the starting location of the DUAL_PATCH kernel program run by threads spawned by this FF unit.It is specified as a 64-byte-granular offset from the Instruction Base Address.This field is ignored if DS Function Enable is DISABLED. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.				
	5:0	Reserved				
		Access:		RO		
		Format:		MBZ		



3DSTATE_GS_BODY

				3DST	ATE_GS_BODY	
Source:		R	enderCS	5		
Size (in bits): 288						
Default V	/alue:			000, 0x00000000, 000, 0x00000000, 0		, 0x00000000, 0x00000000,
DWord	Bit				Description	
01	63:6	Kernel	Start Po	ointer		
		Format	t:	Instruction	onBaseOffset[63:6]	
			•	_	ocation of the kernel prog granular offset from the Ir	gram run by threads spawned by this FF nstruction Base Address.
=	5:0	Reserve	ed			
		Access	:			RO
		Format	t:			MBZ
2	31	Single	Progran	n Flow		
		Format: Enable				
		Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with $m = 1$) or as multiple program flows (SIMDnxm with $m > 1$). See CR0 description in ISA Execution Environment.				
		Va	lue	Name		Description
		0h		Disable	Single Program Flow dis	sabled
		1h		Enable	Single Program Flow en	abled
=	30	Vector Mask Enable				
		Format: Enable				
		•	•	•		into the EU's Vector Mask Enable
			r0.0[3]) 1	thread state. Refe		or the definition and use of VME state.
		0h		The Ell will use t	Descrip	ed by the GS stage) for instruction
		On	Dinask	execution.	ne Dispatch Mask (suppli	ed by the GS stage) for instruction
		1h	Vmask	The EU will use the Vector Mask (derived from Dispatch Mask) for instruction execution.		
					Programming Note	es
		approp SIMD4 would	oriate to x2 execu use as t	SIMD4x2 or SIME ution, the GS stag	D8 thread execution (as a e will generate a Dispatch or SIMD8 execution there	GS stage will provide a Dispatch Mask function of dispatch mode). E.g., for n Mask that is equal to what the EU e is no known usage model for use of



3DSTATE GS BODY

29:27 Sampler Count

Format: U3

Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.

Value	Name	Description
0h	No Samplers	No Samplers used
1h	1-4 Samplers	Between 1 and 4 samplers used
2h	5-8 Samplers	Between 5 and 8 samplers used
3h	9-12 Samplers	Between 9 and 12 samplers used
4h	13-16 Samplers	Between 13 and 16 samplers used
5h-7h	Reserved	

26 **Reserved**

Access: RO
Format: MBZ

25:18 **Binding Table Entry Count**

Format: U8

When **HW Generated Binding Table** is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. When **HW Generated Binding Table** bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.

Programming Notes

When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.

17 | Thread Dispatch Priority

Specifies the priority of the thread for dispatch.

Value Name		Description	
0h	Normal	Normal thread dispatch priority	
1h	High	High thread dispatch priority	

16 **Floating Point Mode**

Specifies the initial floating point mode used by the dispatched thread.

Value	Name	Description		
0h	IEEE-754	Use IEEE-754 Rules		
1h	Alternate	Use alternate rules		



		3DSTATE_GS_I	BODY				
	15:14	Reserved					
		Access:		RO			
		Format:		MBZ			
	13	Illegal Opcode Exception Enable					
		Format:	Enable	e			
		This bit gets loaded into EU CR0.1[12] (note the Execution Environment.	bit # diffe	erence). See Exceptions and ISA			
	12	Accesses UAV					
		Format:	Enable	e			
		This field must be set when GS has a UAV access	SS.				
		Programm	ning Note	es			
		This field must not be set when GS Function En	able is disa	abled.			
	11	Mask Stack Exception Enable					
		Format:	Enable	2			
		This bit gets loaded into EU CR0.1[11]. See Exceptions and ISA Execution Environment.					
	10:8	Reserved					
		Format:		MBZ			
	7	Software Exception Enable					
		Format:	Enable	e			
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .					
	6	Reserved					
		Access:		RO			
		Format:		MBZ			
	5:0	Expected Vertex Count					
		Format: U6					
		d by the GS thread. Input topologies iscardAdjacency is also considered s set, TRILIST_ADJ and TRISTRIP_ADJ bject to the GS threads).					
		Value		Name			
		[1,32]					
34	63:32	Reserved					
		Access:		RO			
		Format:		MBZ			



			3DS	TATE_GS_BODY		
	31:10	Scratch Space Base Pointer				
		Format: GeneralStateOffset[31:10]				
		aligned offset fr unit will be alloo computed offse Space Offset. Th scratch space, w	om the Genera cated some por t of the thread- ne thread is exp where the DataF	tion of this space, as specific- specific portion will be pass sected to utilize "stateless" [uired, ead ied by Pe sed in th DataPort State Bas	ch thread spawned by this FF er-Thread Scratch Space. The ne thread payload as Scratch read/write requests to access se Address to be added to the
	9:4	Reserved				
		Access:			RO	
		Format:			MBZ	
	3:0	Per-Thread Scr	atch Space			
		Format:				U4
		Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.				
		Value	Name		Descrip	tion
		[0,11]		indicating [1K Bytes, 2M B	ytes]	
5	31	Reserved				
		Access:			RO	
		Format:		MBZ		
	30:29	Dispatch GRF Start Register For URB Data [5:4]				
		Format: U2				
		Specifies bit [5:4] of the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register For URB Data [3:0] field is used to specify bits [3:0] of the starting GRF register number.				
	28:23	Output Vertex	Size			
		Format:				U6
		[0,63] indicating [1,64] 16B units				
		Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).				
				Programming Note	es	
		the following e	xception: Rend	ering is disabled (as per SO	L stage s	as a multiple of 32B units with state) and the vertex size _ state) the vertex size must be



	3DSTATE_GS_BODY					
	programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.					
22:17	Output Topology					
	Format: 3D_Prim_Topo_Type					
	This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).					
16:11	Vertex URB Entry Read Length Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments.					
	Programming Notes					
	Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.					
10	Include Vertex Handles					
	Format: Boolean					
	If set, all the input Vertex URB handles are included in the payload. These are referred to as "pull model" URB handles, as the thread will use them to read from the URB.					
	Programming Notes					
	Programming Restriction: This field must be set if Vertex URB Entry Read Length is cleared to zero.					
9:4	Vertex URB Entry Read Offset					
	Format: U6					
	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.					
	Dispatch GRF Start Register For URB Data					
3:0						
3:0	Format: U4					
3:0						
3:0						
3:0	Format: U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the					
3:0	Format: U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register for URB Data [5:4] field is used to extend the range of the					
3:0	Format: U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register for URB Data [5:4] field is used to extend the range of the starting GRF register number to [0,63].					
3:0	Format: U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register for URB Data [5:4] field is used to extend the range of the starting GRF register number to [0,63]. Value Name Description [0,15] indicating bits [3:0] of the GRF number					
3:0	Format: U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register for URB Data [5:4] field is used to extend the range of the starting GRF register number to [0,63]. Value Name Description					



			3DSTA	TE_GS_E	BODY			
		(((2*numVerticesPerObject) + 8 - 1)/8) + 1 For SINGLE and DUAL_INSTANCE dispatch modes this field should be: ((numVerticesPerObject +8 - 1)/8) + 1 If Include Primitive ID is set, then add 1 to the value obtained by using the above						
		InstanceCount =	== 1:numVerticesPe	rObject 2For	InstanceC	es case), then. simd8:For Count > 1:((numVerticesPerObject 8 - e obtained by using the above		
6	31:24	Reserved						
		Access:				RO		
		Format:				MBZ		
	23:20	Control Data Ho	eader Size					
		Format:				U4		
		entry. The value and neither Cut Header Size is su the GS thread. It	O indicates there is nor StreamID bits ar afficient to accommon	no control da re defined. So odate the ma a GS thread to	ata header oftware m oximum nu	ocated at the start of the GS URB r, and Control Data Format is ignored ust ensure that the Control Data umber of vertices possibly output by nore output vertices than can be		
			Value			Name		
		[0,8]		32B Unit	s			
	19:15	Instance Contro	ol					
		Format:				U5-1		
		•				out object. To avoid confusion, this		
						anceControl+1, with a range of [1,32]If e will likely want to use		
						E mode is also supported. When		
			•	3		decide which dispatch mode to use.		
			node would likely be E mode is not recom		•	erformance, followed by SINGLE mode.		
		Value	Name	inchaca bat	. 13 3uppoi	Description		
		[0,31]		ndicating [1,3	311 instan	•		
	14:13	Default Stream		<u> </u>				
	1 1.13	Format: U2						
		When the GS is enabled, unless the GS output entry contains StreamID bits in the control						
		header, this field specifies the default StreamID associated with any GS-thread output vertices. When the GS is disabled, StreamID will be output as 0.						
	12:11	Dispatch Mode						
		Format:				U2		
		This field specifi			nultiple ins	stances and/or multiple objects.		
		This field specifi	ies how the GS unit Description Each thread shades	on	·			



				3DS	STATE_GS_	BODY		
			li	ifferent obje	cts or (if t >1) 8 instances	stall after a 3dstate_gs state change and the Dispatch Mode is simd8 and the number of handles allocated to gs is less than 16.		
					Programr	ning Notes		
			must be I Object n		east two URB han	dles or behavior is UNDEFINED for Dual Instance		
		The on	ly valid Di	spatch Mode	e is SIMD8.			
	10	Statisti	cs Enable					
		Format	t:			Enable		
		This bit	controls	whether GS-	unit-specific statis	tics register(s) can be incremented.		
		Value	Name			Description		
		0h	Disable	GS_INVOCA	TIONS_COUNT an	d GS_PRIMITIVES_COUNT cannot increment		
		1h	Enable	GS_INVOCA	TIONS_COUNT an	d GS_PRIMITIVES_COUNT can increment		
9	9:5	Invocat	tions Incr	ement Value)			
		Format	t:			U5		
		object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation. In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value. In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.						
		Val	lue	Name		Description		
		[0,31]			indicating an incr	ement of [1,32]		
	4	Include	Primitiv	e ID				
		Format	t:			Boolean		
		If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive ID values are not included in the payload R1.						
	3	Hint						
		Format	t:			U1		
This state bit is simply passed in GS thread payloads for use by the GS kernel -								
	impact on hardware operation.							
	2	This bit				resulting from TRISTRIP[_ADJ][_REV] topologies ayload See Object Vertex Ordering table (below).		
		Value	Name			Description		
		0h	LEADING			ating triangles of a TRISTRIP[_ADJ] such that the consecutive order starting at v0. A similar		



				3DSTATE_GS_BODY					
				reordering is performed on alternating triangles in a TRISTRIP_REV.					
		TRAILING Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.							
	1	Discard	l Adjaceno	су					
		Forma	t:	Enable					
		are prowithou used the variant silently When primiti adjace must continue the primiti object. The on primiti otherw ensure object LINELIS unprecobject	cessed. In at-adjacence to the property of the	ent vertices will not be passed in the GS payload when objects with adjacency istead, only the non-adjacent vertices will be passed inthe same fashion as the cy form of the primitive. Software should set this bit whenever a GS kernel is of expect adjacent vertices. This allows both with-adjacency/without-adjacency rimitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will my adjacent vertices and present the GS thread with only the internal object. In cent vertices will be passed to the GS thread, as dictated by the incoming of tware should only clear this bit when a GS kernel is used that does expect it. Software should also clear this bit if the GS kernel expects a POINT or it is interested in the graph of the complete to expect a TRIANGLE_ADJ object, software it is compiled to expect a TRIANGLE object, software should set on the GS kernel is compiled to expect a TRIANGLE object, software should set on the GS kernel is compiled to expect a TRIANGLE object, software should set of the object type that is expected by the GS kernel. It is up to software to submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the conductive type (in 3DPRIMITIVE) is otherwise compatible with the conductive type that it is possible to craft a GS kernel will produce sults.) Also note that it is possible to craft a GS kernel which can accept any is thrown at it by first examining the PrimType passed in the payload.					
	0	Enable							
		Format		Enable					
		Specifi	es whethe	r the GS stage is enabled or disabled (pass-through).					
7	31	Contro	l Data For						
		Format: U1							
		This field specifies the format of the control data header (if any). Value Name Description							
				Description Cot bits					
		0h 1h		he control data header contains Cut bits.					
				ne control data header contains StreamID bits. Output Topology must be set to OINTLIST, or behavior is UNDEFINED.					



			3DS	TATE_GS_	BODY				
	30	Static Output							
		Format:			Enable	e			
		Specifies whether the GS shader outputs a static number of vertices per invocation. If this bit is clear, the number of vertices output by each GS shader invocation is stored by the GS thread in Vertex Count at the very beginning of the output URB entry (see GS URB Entry description).							
	29:27	Reserved							
		Access:				RO			
		Format:				MBZ			
	26:16	Static Output \	/ertex Count						
		Format:				U11			
		If GSEnable is ENABLED and StaticOutput is ENABLED, this field specifies the total nu vertices output each GS shader invocation. If GSEnable is ENABLED and StaticOutput DISABLED (i.e., variable GS output), the total number of vertices output by a GS shader is stored by the thread at the very beginning of the output URB entry, and this field is in (See GS URB Entry description).							
			Value	,		Name			
		[0,1024]							
	15:9	Reserved							
		Access:			RO				
		Format:			MBZ				
	8:0	Maximum Nun	nber of Thread	ds					
		Format:				U9-1			
		using up the scr threads based c since the archite actual dispatch	ratch space. Pro off number of the ecture allows the into the EU. Pro	ogramming the van reads supported reads to be buffe	alue of the I in the exe ered betwe nax values	allowed to be active. Used to avoid max threads over the number of ecution units may improve performance een the check for max threads and the to a number less than the number of ormance.			
		Value	Name			Description			
		[0,335]		indicating thread	d count of	[1,336]			
8	31:27	Reserved							
		Access:				RO			
		Format:			MBZ				
	26:21	Vertex URB En	try Output Re	ad Offset					
		Format:				U6			
		Specifies the of SBE.	fset (in 256-bit	units) at which V	ertex URB	data is to be read from the URB by			
			Value			Name			
		[0,63]							



	3DSTATE_GS	S_BODY					
20:16	Vertex URB Entry Output Length						
	Format:	U5					
	Specifies the amount of URB data written for increments.	each Vertex URB entry, in 256-bit register					
	Value	Name					
	[1,16]						
	Programming Notes						
	This length does not include the vertex header.						
15:8	User Clip Distance Clip Test Enable Bitmask						
	Format:	Enable[8]					
	This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial						
	accept / must clip determination needs to be made.DX10 allows simultaneous use of						
	ClipDistance and Cull Distance test of up to 8	distances.					
7:0	User Clip Distance Cull Test Enable Bitmas	K					
	Format:	Enable[8]					
	This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.						



3DSTATE_HIER_DEPTH_BUFFER_BODY

	3DSTATE_HIER_DEPTH_BUFFER_BODY								
Source:		Rend	erCS						
Size (in b	Size (in bits): 128								
Default \	Default Value: 0x00000000, 0x000000000, 0x000000000								
DWord	Bit			Description					
0	31:25	Hierarchica	al Depth Bu	ffer Object Control State					
		Format:		IORY_OBJECT_CONTROL_STATE					
		Specifies th	ne memory o	object control state for the hierard	hical	depth buffer.			
	24	Reserved							
		Access:			RO				
		Format:			MB	Z			
	23:22	Tiled Mode)						
				Description					
		This field s	pecifies the	tiled resource mode.					
		_							
		Value		Name		Description			
		0h		source (Tile Y Mode)		1			
		1h	TILEYF			4KB tiled resources			
		2h	TILEYS			64KB tiled resources			
		3h	Reserved						
				Programming No	tes				
		HZ buffer o	only support	s Tile Y mode.					
	21	Reserved							
		Access:			RO				
		Format:			MB	Z			
	20	Write thru	enable for	Texture					
				Description					
This bit must be set if the Depth buffer is used as a texture. If this bit is set, HZ will for of non-clear values to the Depth buffer avoiding the need of a Depth resolve. This me HZ will not write planes to the HZ\$.									
									HZ WIII NOU
Value Name									
		1h		Enable					
		0h		Disable [Default]					



		3DST	ATE_HIER_DEPTH_BUFF	ER_BODY				
			Programming Not	es				
		For MSAA with multiple resolves, SW may set this bit after the first resolve with compression disabled to enforce HW to write-through to depth buffer as uncompressed data to save of future resolves. However the clears on a surface must be done with this bit reset for MSAA.						
	19:18	Reserved						
		Access:		RO				
		Format:		MBZ				
	17	Reserved						
		Access:		RO				
		Format:		MBZ				
	16:0	Surface Pitch						
		Format:	U17	-1				
		This field specifie	s the pitch of the hierarchical depth buf	fer in (#Bytes - 1).				
		Value	Nar	ne				
		[7Fh,1FFFFh] corresponding to [128B, 512KB] also restricted to a multiple of 128B						
		Programming Notes						
		Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].						
12	63:0	Surface Base Add	Iress					
		Format:	GraphicsAddress[63:0]					
		This field specifie	s the address of the buffer in Graphics N					
		Programming Notes						
			Depth Buffer can only be mapped to Ma led, the base address must conform to t n TBD.					
3	31:16	Reserved						
		Access:		RO				
		Format:		MBZ				
	15	Reserved						
		Access:		RO				
		Format:		MBZ				
	14:0	Surface QPitch						
		Format:	U17[16:2]					
			n of this field is dependent on Surface T _2D/CUBE: distance in <i>rows</i> between arr					



3DSTATE_HIER_DEPTH_BUFFER_BODY

Format:

QPitch[16:2]

Value	Name	Description
[1h,7FFFh]		in multiples of 4 (low 2 bits missing)

Programming Notes

This field must be set to an integer multiple of 16 (QPitch[3] MBZ) Software must ensure that this field is set to a value sufficiently large such that the array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.



3DSTATE_HS_BODY

				3DSTATE	_HS_	BODY			
Source:		Rende	erCS						
Size (in bits): 256									
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000									
		0x000	000000, 0x0	0000000					
DWord	Bit				Desci	ription			
0	31:30	Reserved							
		Access:					RO		
		Format:					MBZ		
	29:27	Sampler Co	ount						
		Format:					U3		
		•	,	amplers (in multip r state entries.	oles of 4)	the HS ke	rnels use. Used only for prefetching		
		Value		Name			Description		
		0h	No Sampl	lers	no sam	olers used			
		1h	1-4 Samp	lers	between	n 1 and 4 s	samplers used		
		2h	5-8 Samp	lers	between 5 and 8 samplers used				
		3h	9-12 Sam	plers	between 9 and 12 samplers used				
		4h 13-16 Samplers between			betwee	en 13 and 16 samplers used			
		5h-7h Reserved Reserved							
	26	Reserved							
		Access:					RO		
		Format:					MBZ		
	25:18	Binding Table Entry Count							
		Format: U8							
							how many binding table entries the		
			•			•	entries and associated surface state. atries, it may be wise to set this field to		
			_	ing too many ent		_	=		
				· · · · ·		ning Note			
	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field								
		generated at JIT time.							
	17 Thread Dispatch Priority Specifies the priority of the thread for dispatch								
		Valu	ue	Name			Description		
		0h		Normal		Normal P	riority		
		1h		High		High Prio	rity		



	1		3DSTATE_H	S_BODY					
	16	Floating Point Mo							
		Specifies the initia	I floating point mode use	d by the dispa					
			Name	11 1555 75	Description				
		0h	IEEE-754	Use IEEE-75					
		1h	alternate	Use alternat	e ruies				
	15:14	Reserved			lno.				
		Access:			RO MBZ				
	42	Format:			IVIBZ				
	13	Illegal Opcode Ex	ception Enable	Enable	_				
			nd into ELL CPO 1[12] (note		erence). See Exceptions and ISA				
		Execution Environr	'	e the bit # dille	erence). See Exceptions and ISA				
	12	Software Exception	on Enable						
		Format:		Enable	e				
		This bit gets loade Execution Environr		e the bit # diffe	erence). See Exceptions and ISA				
	11	Reserved							
		Access:		RO					
		Format:			MBZ				
	10:8	Reserved							
		Format:			MBZ				
	7:4	Reserved							
		Access:			RO				
		Format:			MBZ				
	3:0	Reserved							
		Access:			RO				
		Format:			MBZ				
1	31	Enable							
		Format: Enable							
		MI_TOPOLOGY_FIL expecting. E.g., if the	ntly discard an PATCHLIST_32	r disabled (pass-through). If ENABLED discard any topologies that the HS kernel is not TCHLIST_32 topologies, MI_TOPOLOGY_FILTER pologies can reach the enabled HS.					
			Progr	Programming Notes					
		disabled as a group. l.e., draw led or all three stages are disabled,							



	3DSTATE_HS_BODY							
	30	Reserved						
		Access:			RC)		
		Format:			М	BZ		
	29	Statistics Enable						
		Format:		E	nable			
		This bit controls	whether HS-u	nit-specific statistics re	gister(s)) will increment (for each patch).		
	28:17	Reserved						
		Access:			RC)		
		Format:			М	BZ		
	16:8	Maximum Num	ber of Thread	s	•			
		Format:			U9-	-1		
		•				wed to be active. Used to avoid ax threads over the number of		
		J ,	•			ion units may improve performance		
				• •		the check for max threads and the		
		•		<i>-</i>		a number less than the number of		
				tion units may reduce				
		Value	Name	Description				
		[0,335] indicating thread count of [1,336]						
				Programming	Notes			
				eads must be set to at		ice the setting of		
		3DSTATE_HS:: Ir	stance Count.					
	7:5	Reserved						
		Access:			RC)		
		Format:			М	BZ		
	4:0	Instance Count						
		Format:			U5-			
				•		wned per input patch. If the HS		
						ance Count to the number of		
	threads that can be simultaneously active within a subslice. Factors which must be consider includes scratch memory availability.							
Value Name Description					escription			
		[0,31]	representing [1,32] instances					
23	63:6	Kernel Start Po	inter					
		Format:	Instruct	tionBaseOffset[63:6]				
		•	-	location of the kernel granular offset from t	_	n run by threads spawned by this FF uction Base Address.		



				3DS1	TATE_HS_BODY		
	5:0	Reserve	ed				
		Access:				RO	
		Format	t:			MBZ	
45	63:32	Reserve	ed				
		Access	:			RO	
		Format	t:			MBZ	
	31:10	Scratch	Space	Base Pointer			
		Format	t:	Genera	alStateOffset[31:10]		
		Value	Name		Descrip		
		[0,31]		•	•	area allocated to this FF unit, specified	
						State Base Address. If required, each cated some portion of this space, as	
					-Thread Scratch Space.	cated some portion of this space, as	
	9:4	Reserve	ed	<u> </u>	<u>·</u>		
	3.1	Access	:			RO	
		Format	t:			MBZ	
	3:0	Per-Thread Scratch Space					
	3.0	Format				U4	
		Specifies the amount of scratch space to be allocated to each thread spawned by this FF					
		unit.The driver must allocate enough contiguous scratch space, starting at the Scratch Space					
		Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.					
			lue	Name	anocated scratch	Description	
		[0,11]			Indicating[1K Bytes, 2M B	•	
6	31.20	Reserved					
O	31.23	Access				RO	
		Format				MBZ	
	28	L		Start Register Fo	or IIRR Data [5]		
	20	Format		start Register 1		U1	
		Specifies bit [5] of the starting GRF register number for the URB portion (Constant + Vertices)					
		the thread payload. The Dispatch GRF Start Register For URB Data [•				
		bits [4:0)] of the	starting GRF reg	ister number.		
	27	Single	Droarai	m Flow			
	21	Format		II FIOW	Enable	٩	
				nitial condition of		her a single program flow (SIMDnxm	
						m > 1). See CR0 description in <i>ISA</i>	
		Execution	on Envir	onment.			



			3DSTA	TE_HS_BODY		
	Va	lue	Name	Description		
	0h		Reserved			
	1h		Enable	Single Program Flow Enabled		
26	Vector	Mask E	nable			
	Forma	t:		Enable		
			•	ches, this bit is loaded into the EU's Vector Mask Enable the EU documentation for the definition and use of VME		
	Value	Name		Description		
	0h	Dmask	The EU will use the execution.	Dispatch Mask (supplied by the HS stage) for instruction		
	1h	Vmask	The EU will use the instruction execution	Vector Mask (derived from the Dispatch Mask) for on.		
				Programming Notes		
	approp SIMD4 EU wo	oriate to x2 threa uld use a	SIMD4x2 or SIMD8 d execution, the HS	specify DMask, as the HS stage will provide a Dispatch Mas thread execution (as a function of dispatch mode). E.g., for state will generate a Dispatch Mask that is equal to what the r SIMD8 execution there is no known usage model for use ders).		
25	-	es UAV				
	Forma	t:		Enable		
	This field must be set when HS has a UAV access					
	Programming Notes					
			be set when HS has			
	This fie					
24	L	eld must		Programming Notes		
24	Include Forma	eld must e Vertex t:	not be set when HS Handles	Programming Notes Function Enable is disabled. Boolean		
24	Forma:	eld must e Vertex t: all the in	not be set when HS Handles	Programming Notes Function Enable is disabled.		
24	Forma:	eld must e Vertex t: all the in	not be set when HS Handles put Vertex URB hand	Programming Notes Function Enable is disabled. Boolean		
24	Include Forma If set, a Function Progra	eld must e Vertex t: all the in on Enab	not be set when HS Handles put Vertex URB hand le is DISABLED. Restriction: This fie	Programming Notes Function Enable is disabled. Boolean Bles are included in payloads. This field is ignored if HS Programming Notes		
24	Include Forma If set, a Functio Progra cleared	eld must e Vertex t: all the in on Enab amming d to zero	not be set when HS Handles put Vertex URB hand le is DISABLED. Restriction: This fie	Programming Notes Function Enable is disabled. Boolean Bles are included in payloads. This field is ignored if HS Programming Notes Eld must be set if value if Vertex URB Entry Read Length is		
	Include Forma If set, a Functio Progra cleared	eld must e Vertex t: all the in on Enab amming d to zero	not be set when HS Handles put Vertex URB hand le is DISABLED. Restriction: This field.	Programming Notes Function Enable is disabled. Boolean Bles are included in payloads. This field is ignored if HS Programming Notes Eld must be set if value if Vertex URB Entry Read Length		
	Include Forma If set, a Function Progra cleared Forma Specifi	eld must e Vertex t: all the in on Enab d to zero ch GRF S t:	not be set when HS Handles put Vertex URB handle is DISABLED. Restriction: This field. Start Register For U	Programming Notes Function Enable is disabled. Boolean Bles are included in payloads. This field is ignored if HS Programming Notes eld must be set if value if Vertex URB Entry Read Length RB Data		



		3	DSTATE_HS_	BODY	
	Value	Name		De	escription
	[0,31]		indicating bits [4:0]	of the GRF	number
				ming Note	
	objects, pushe start in the pay	d vertex da [.] /load beyor	ta and/or pushed cornd the range of this fi	istants can eld (i.e., be	PATCH dispatch of PATCHLIST_3032 not be used as they would need to yond R31). When Include PrimitiveID dispatch of PATCHLIST_2932 objects.
18:17	Dispatch Mode	e			
	Format:				U2
	This field is un	used to set	the current thread di	spatch mo	de for the HS stage.
	Value Name	e		Descri	ption
	2h 8_PATC		ads are passed inputs in SIMD8 fashion. Se		tput handle associated with (up to) 8 I Thread Payload.
	3h Reserved				
			Programi	ming Note	es
	DUAL_PATCH	is not suppo	orted.		
16:11	Vertex URB Entry Read Length				
	Format:				U6
	•		•		thread payload <u>for each Vertex URB</u> f HS Function Enable is DISABLED.
		Value	•		Name
	[0,63]				
	Programming Notes Programming Restriction: This field must be a non-zero value if Include Vertex Handles is				
	cleared to zero	4	n: This field must be	a non-zero	value if include Vertex Handles is
10	Reserved				
	Access:				RO
	Format:				MBZ
9:4	Vertex URB En	try Read O	ffset		
	Format:				U6
	being included	in the threa	•	t applies to	data is to be read from the URB before all Vertex URB entries passed to the LED.
		Value			Name
	[0,63]				



				3DSTATE_HS_BODY	
	3:1	Patch Count Threshold			
		Format	t:		U3
		dispatcl	hed. The di	mum number of patches that will be ac spatch of threads can (optionally) be fo accumulated.	
		Value	Name	Descr	iption
		[1,7]		This specifies the maximum number of before a thread dispatch is forced.	patches that will be accumulated
		0	[Default]	Early thread dispatch due to the Patch complement of 8 patches can be accur	
	0	Include	Primitive	ID	
		Format	t:	Enabl	e
		-	R1 of the payd in the pay	yload is written with Primitive ID value(/load R1.	s).If clear, these Primitive IDs are not
				Programming Note	es
				sed when DUAL_PATCH DispatchMode is always passed in R0.	is specified. In SINGLE_PATCH, the
7	31:0	Reserve	ed		
		Access	:		RO
		Format	t:		MBZ



3DSTATE_INDEX_BUFFER_BODY

		3DSTATE_INDEX	_BUFFER_	BOD	Y	
Source:		RenderCS				
Size (in b	oits):	128				
Default \	/alue:	0x00000000, 0x00000000, 0x000000	000, 0x00000000			
DWord	Bit		Description			
0	31:12	Reserved				
		Access:	RO			
		Format:		MBZ		
	11	L3 Bypass Disable	L.			
		Format:	Disable			
			Description			
		coherent with the L3 cache, as controlled I.e., if portions of the index buffer already L3 agent), reads from VF may hit in the L3 miss in the L3 cache, the reads are directed data returned is not placed in the L3 cache in L3. When clear, index data fetches bypass the data in the L3 cache. If the vertex buffer of flushed to maintain vertex buffer data columns.	routed through the L3 and therefore that index data mantrolled by the Memory Object Control State (MOCS) value already reside in the L3 (e.g., were written or read by a night that the cached data returned to VF. If reads for directed to the next higher in the memory hierarchy, L3 cache. The MOCS value must not be set to cache the pass the L3 logic, therefore precluding the coherency obuffer data can be cached in L3, the L3 cache must first data coherency.	Control State (MOCS) value. Ere written or read by another eturned to VF. If reads from VF the memory hierarchy, but the t not be set to cache the data cluding the coherency of that		
	10	Reserved		DO		
		Access: Format:		RO MBZ		
=				IVIDZ		
	9:8	Index Format Format:			U2	
		This field specifies the data format of the	index huffer All	index va		
		Value	macx barrer. 7 m		Name	
		0h	BYTE			
		1h	WORD			
		2h	DWORD			
-	7	Reserved				
		Access:		RO		
		Format:	_	MBZ		



		3	DSTATE_INDEX_BUFFER_BC	DDY									
	6:0	Memory Object Control State											
		Format:	MEMORY_OBJECT_CONTROL_STATE										
		Specifies the m	emory object control state for this index buffe	r.									
12	63:0	Buffer Starting	Address										
		Format:	GraphicsAddress[63:0]										
			Description										
		VIRTUAL_ADDR[63:48] are ignored by the HW.											
		element of inte	ins the size-aligned (as specified by Index For rest within the index buffer. Software must pro um) of the base address of the memory resou to the starting structure within the buffer.	ogram this value with the									
												Programming Notes	
		Index Buffers ca	an only be allocated in linear (not tiled) graph	cs memory.									
3	31:0	Buffer Size											
		Format:		U32									
		•	ies the size of the buffer in bytes. Index access will return 0Note that BufferSize=0 indicate	_ ·									
			Value	Name									
		[0, FFFFFFFh]											



3DSTATE_MULTISAMPLE_BODY

			3DSTATE_M	IULTISAMPLE_	BODY
Source:		Reno	lerCS		
Size (in b	oits):	32			
Default \	/alue:	0x00	000000		
DWord	Bit			Description	
0	31:6	Reserved			
		Access:			RO
		Format:			MBZ
	5	Pixel Positi	on Offset Enable		
		Format:		Enable	е
		Enables the	device to offset pixel p	ositions by 0.5 both in I	norizontal and vertical directions.
				Programming Note	es
	4	to greater to vertical directly to be now the second of th	han one will cause the ections. oted this is done to adjourned screen space rectangles mode needs to be awo alignment restriction cose to set this bit only not setting this bit.	device to offset pixel po fust the pixel co-ordinat es (eg: legacy HiZ Clear, vare of this offset adjust taking this offset adjust for DX9 API. DX10/OGL	pper left and number of multisamples sitions by 0.5 both in horizontal and e system to DX9 like, so any Resolve etc) generated internally by ment and send the rectangles ment into consideration. API's should not have any effect by U1 tentroid or sample) values/attributes. Description 0.5. 0.5 offset)
		1h	UL CORNER	Use the pixel upper-le	
		111	OL_CONINER	Tose the pixel upper-le	it come
				Programming Note	25
		Specifically, APIs require	it is expected that Ope e UL_CORNER selection	enGL and DX10+ APIs re	of the API being supported. equire CENTER selection, while DX9-
		When 3DST must be 0h	-	ampleCount is other tha	an NUMRASTSAMPLES_0, this field
	3:1	Number of	Multisamples		
		Format:			U3
				•	and the Depth Buffer, as of Multisample Rasterization Mode .



	3	DSTATE_MULTIS	SAMPLE_	BODY		
	Value	Name		Description		
	0h	1	1 sample/	pixel		
	1h	2	2 samples	/pixel		
	2h	4	4 samples/pixel			
	3h	8	8 samples	/pixel		
	4h	16	16 sample	es/pixel		
	5h-7h	Reserved				
	Programming Notes					
	The setting of the		nber of Multis	samples field in SURFACE_STATE of all		
0	Reserved					
	Access:			RO		
	Format:			MBZ		



3DSTATE_PRIMITIVE_REPLICATION_BODY

		3DSTATE_PRIMITIVE_REPLI	CATION_BODY			
Source:		RenderCS				
Size (in l	oits):	160				
Default \	Value:	0x00000000, 0x00000000, 0x00000000, 0x000	00000, 0x00000000			
DWord	Bit	Descript	ion			
0	31:16	Replica Mask Specifies which replicas should be drawn. If bit k (0 rasterized. Bits $k > =$ numReplicas are ignored	<= k < 16) is clear, then replica k will not be			
	15:4	Reserved				
		Access:	RO			
		Format:	MBZ			
	3:0	Replication Count				
		Format:	U4			
		Specifies the number of replica positions produced match the SV_Position array length of the last pre-ra	•			
		Value	Name			
		[0h, Fh]				
1	31:28	Viewport Offset[7]				
		Format:	U4			
		Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	27:24	Viewport Offset[6]				
		Format:	U4			
		Specifies an offset to add to SV_ViewportArrayInde	x for each replica			
	23:20	Viewport Offset[5]				
		Format:	U4			
		Specifies an offset to add to SV_ViewportArrayInde	x for each replica			
	19:16	Viewport Offset[4]				
		Format:	U4			
		Specifies an offset to add to SV_ViewportArrayInde	x for each replica			
	15:12	Viewport Offset[3]				
		Format:	U4			
		Specifies an offset to add to SV_ViewportArrayInde	x for each replica			



11:8	Viewport Offset[2]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndo	ex for each replica				
7:4	Viewport Offset[1]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayInde	ex for each replica				
3:0	Viewport Offset[0]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndo	ex for each replica				
31:28	Viewport Offset[15]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndex for each replica					
27:24	Viewport Offset[14]	1				
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndex for each replica					
23:20	Viewport Offset[13]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndo	ex for each replica				
19:10	Viewport Offset[12]					
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndex for each replica					
15:12	Viewport Offset[11]	I				
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndo	ex for each replica				
11:8		1				
	Format:	U4				
	Specifies an offset to add to SV_ViewportArrayIndex for each replica					
7:4	Viewport Offset[9]					
	Format:	U4				



3:0	Viewport Offset[8]				
	Format:	U4			
	Specifies an offset to add to SV_ViewportA	arrayIndex for each replica			
31:28	RTAI Offset[7]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
27:24	RTAI Offset[6]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
23:20	RTAI Offset[5]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
19:16	RTAI Offset[4]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
15:12	RTAI Offset[3]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
11:8	RTAI Offset[2]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
7:4	RTAI Offset[1]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
3:0	RTAI Offset[0]				
	Format:	U4			
	Specifies an offset to add to SV_RenderTa	getArrayIndex for each replica			
31:28	RTAI Offset[15]	1			
	Format:	U4			



27:24	RTAI Offset[14]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each	replica				
23:20	RTAI Offset[13]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each	replica				
19:16	RTAI Offset[12]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica					
15:12	RTAI Offset[11]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica					
11:8	RTAI Offset[10]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica					
7:4	RTAI Offset[9]					
	Format:	U4				
	Specifies an offset to add to SV_RenderTargetArrayIndex for each replica					
3:0	RTAI Offset[8]					
5.0	Format:	U4				



3DSTATE_PS_BLEND_BODY

3DSTATE_PS_BLEND_BODY		
Source:		RenderCS
Size (in bits): 32		32
Default \	/alue:	0x0000000
DWord	Bit	Description
0	31	Alpha To Coverage Enable
		Format: Enable
		If set, indicates that AlphaToCoverage is on RT[0], since this bit must be set the same for all RTs
		in the MRT case.
	30	Has Writeable RT
		Format: Enable
		When set indicates the there is at least one non-null RT w/ at least one channel write enabled
	29	Color Buffer Blend Enable
		Format: Enable
		When set indicates that RT[0] has color buffer blend enabled.
	28:24	Source Alpha Blend Factor
		Format: 3D_Color_Buffer_Blend_Factor
		Indicates the "source factor" in alpha Color Buffer Blending stage for RT[0]
	23:19	Destination Alpha Blend Factor
		Format: 3D_Color_Buffer_Blend_Factor
		Indicates the "destination factor" in alpha Color Buffer Blending stage for RT[0]
	18:14	Source Blend Factor
		Format: 3D_Color_Buffer_Blend_Factor
		Indicates the "source factor" in Color Buffer Blending stage for RT[0]
	13:9	Destination Blend Factor
		Format: 3D_Color_Buffer_Blend_Factor
		Indicates the "destination factor" in Color Buffer Blending stage for RT[0]
	8	Alpha Test Enable
		Format: Enable
		Indicates the AlphaTestEnable for RT[0]



	3DSTATE_PS_BLEND_BODY						
7	Independent Alpha Blend Enable						
	Format:	Enable					
	Indicates the Independent Alpha Blend Enable for RT[0] When enabled, the other fields in this instruction control the combination of the alpha components in the Color Buffer Blend stage. When disabled, the alpha components are combined in the same fashion as the color components.						
6:0	6:0 Reserved						
	Access: RO						
	Format:	MBZ					



3DSTATE_PS_BODY

				3DSTATE	PS_BODY	
Source:		Reno	derCS			
Size (in b	oits):	352				
Default \	/alue:				00000, 0x00000000 00000, 0x00000000	, 0x00000000, 0x00000000, , 0x00000000
DWord	Bit				Description	
01	63:6	Kernel Sta	rt Pointer	0		
		Format:		InstructionBase	eOffset[63:6]	
				aligned address of tion Base Addre		struction in the kernel[0]. This pointer is
F	5:0	Reserved				
		Access:				RO
		Format:				MBZ
2	31	Single Program Flow Single Program Flow (SPF) specifies the program flow (SIMDnxm with m = 1) of CR0 description in ISA Execution Environments Value Name			r as multiple progra	of the kernel program as either a single am flows (SIMDnxm with m > 1). See Description
		0h	Mul	tiple	•	
		1h	Sing			
-	30	Vector Ma	sk Enable			
		Format:			Enabl	е
				· ·	•	mask to use to initialize the initial to use to generate execution channel
		Value	Name		Description	
		0h	Dmask	Channels are en	abled based on the	e dispatch mask
		1h	Vmask	Channels are en	abled based on the	e vector mask
	29:27	Sampler Count Specifies how many samplers (in multiples of 4) the vertex shader 0 kernel uses. Used only for prefetching the associated sampler state entries.			x shader 0 kernel uses. Used only for	
		Value		Name		Description
		[0,4]				
		0h	No Samp	lers	no samplers used	
		1h	1-4 Samp	olers	between 1 and 4	samplers used
		2h	5-8 Samp	olers	between 5 and 8	samplers used



3DSTATE PS BODY

3h	9-12 Samplers	between 9 and 12 samplers used
4h	13-16 Samplers	between 13 and 16 samplers used
5h-7h		Reserved

26 Single Precision Denormal Mode

Specifies the single precision denornal mode used by the dispatched thread.

Value Name		Description
0h	Flushed to Zero	Single Precision denormals are flushed to zero
1h	Retained	Single Precision denormals are retained

25:18 Binding Table Entry Count

Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. **Note:** For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if [PS Function Enable] is DISABLED.

When [HW Generated Binding Table] bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. See 3D Pipeline for more information.

Programming Notes

When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.

17 Thread Dispatch Priority

Specifies the priority of the thread for dispatch.

	Value	Name	Description
01	h	Normal	Normal Priority
11	h	High	High Priority

16 Floating Point Mode

Specifies the floating point mode used by the dispatched thread.

Value	Name	Description
0h	IEEE-754	Use IEEE-754 rules
1h	Alternate	Use alternate rules

15:14 **Rounding Mode**

Specifies the rounding mode used by the dispatched thread.

Value	Name	Description	
0h	RTNE	Round to Nearest Even	
1h	RU	Round toward +infinity	
2h	RD	Round toward -infinity	



			3D	STATE_PS_BC	DDY	
		3h	RTZ	Round toward	d zero	
	13					
		Format:			Enable	е
		This bit gets load Execution Environ		R0.1[12] (note the bit	# diffe	erence). See Exceptions and ISA
	12	Reserved				
		Access:				RO
		Format:				MBZ
	11	Mask Stack Exce	ption Enable	e		
		Format:			Enable	e
		This bit gets load Execution Environ		R0.1[12] (note the bit	# diffe	erence). See Exceptions and ISA
	10:8	Reserved				
		Format:				MBZ
	7	Software Exception Enable				
		Format:			Enable	е
		This bit gets load Execution Environ		R0.1[13] (note the bit	t # diffe	erence). See Exceptions and ISA
	6:0	Reserved				
		Access:				RO
		Format:				MBZ
34	63:32	Reserved				
		Access:				RO
		Format:				MBZ
	31:10	Scratch Space Ba	se Pointer			
		Format:		eralStateOffset[31:10]		
		Specifies the 1k-byte aligned address offset to scratch space for use by the kernel. This pointer is relative to the General State Base Address.				
		Programming Notes				
		Scratch Space per slice is computed based on 4 sub-slices. SW must allocate scratch space enough so that each slice has 4 slices allowed.				
		•				
	9:4	Reserved				
	9:4	Access:				RO



			3DSTATE_PS_BODY			
	3:0	Per Thread	Scratch Space			
		Format:		U4		
		by each thread. The driver must the Scratch Space Pointer, to ensure d Scratch Space size without exceeding				
		Value	located scratch space. Name	•		
		[0,11]	indicating [1k bytes, 2M bytes] in powers of	two		
5	31:23	Maximum N	Number of Fused Threads Per PSD			
		Format:		U9-1		
			Description			
		Specifies the maximum number of simultaneous virtual fused threads allowed to be active per Pixel Shader Dispatch(PSD). PSD serves a pair of subslices. This bit-field can be programmed in the range: [0,63] each integer in the range linearly maps to maximum number of virtual fused threads in the range: [1, 64]. The allowable range is larger than the maximum number of fused physical threads per PSD. It is advantageous for performance reasons to allow more virtual threads than physical threads to ensure maximum usage of compute resources. Each fused thread represents 2 threads.				
			Programming Note	es		
			s changed between 3DPRIMITIVE commands, reboard set is required to be issued.			
		This deadlo cause AMFS When Pixel expected to programme Maximum n notes for th using all ava	nly applies to 2 pass AMFS approach where Alck workaround is not needed for 3 pass approach unit to spawn Texel Shaders. Shader contains one or more evaluate message dispatch Texel Shaders, the maximum number of to be less than maximum number of fused number of fused physical threads is device special procedures that procedures that procedures that maximum physical fused threads.	ge for Procedural Texture, and AMFS is er of fused virtual threads must be physical threads possible per PSD. ecific. (see device specific programming s deadlocked by restricting PSD from		
	22	Reserved				
		Access:		RO		
		Format:		MBZ		
	21	Format: Pixel Scorel: Setting this	poard Disable bit disables the pixel shader scoreboard for o	MBZ		
	21	Format: Pixel Scorel: Setting this	bit disables the pixel shader scoreboard for o	MBZ rdering the RTs and ROVs on the same		



3DSTATE PS BODY 1) all blend functions are commutative, here are the most common cases: BLEND OP = ADD or MIN or MAX and both src and dst blend factors are constants = 1.0. 2) There is no over-draw in the render pass (for example full screen 3D PASS which accesses a pixel in the color buffer just once). When HW detects the change in this bit, it implicitly performs the PS scoreboard stall before allowing the subsequent group of pixel shader threads. When SIMD32 is enabled, this bit must not be set. Pixel Scoreboard must always be enabled when SIMD32 is enabled. 20 Reserved Access: RO MBZ Format: 19:12 Clear/Resolve BTI for Render Target **Description** When Color Clear or Resolve bit is set in this state packet, this bit field indicates BTI to be used to access the Render Target Surface that's being cleared/resolved. 11 **Push Constant Enable** Format: Enable This field must be enabled if the sum of the PS Constant Buffer [3:0] Read Length fields in 3DSTATE_CONSTANT_PS is nonzero, and must be disabled if the sum is zero. **3D Scoreboard Address Size select** 10 Select the granularity use for scoreboard address calculation. **Value** Name 0h 2x2 1h 4x2 **Programming Notes** This bit field allows programmable pixel scoreboard granularity: 2X2 pixel block(value = 0) or 4X2 pixel block(value = 1). When the value of this bit field changes, HW detects the change and takes the action to either force thread-group dependency or stalls at the scoreboard (based on the MMIO(PSS_MODE2):Thread Group Dependency Control). When enabling fused-SIMD32 dispatch mode, HW implicitly sets the scoreboard size to 4X2 independent of the value of this bit-field. 9 **Overlapping Subspans Enable** Enable Format: This field indicates if two subspans (from two objects) rasterized to same screen-space XY coordinates can be packed into a single EU thread payload or across fused threads. The shader compiler must set this field to DISABLED when pixel shader code requires serialized execution on per-pixel basis; examples include pixel shader using RT reads or pixel sync. This field must be set to DISABLED if kernel has any coding structures that can create possibility



3DSTATE PS BODY

of younger object (e.g. upper fused thread or upper SIMD8 of dual-SIMD8 pair) to issue message before older object in fused thread.

Examples include:

- SIMD16/dual-SIMD8 thread issuing 2 SIMD8 messages
- A message issued from within if-else. (if message else different message)
- 3DSTATE_PS_EXTRA:killpix is set and depth/stencil write is enabled
- 3DSTATE_PS_EXTRA:computed depth/stencil is set and depth/stencil write is enabled
- Read and write to same UAV or RT

Programming Notes

When 3DSTATE_PS:Pixel Scoreboard Disable is set, this field **must be set**. The intent of scoreboard disable is to allow overlapping primitives in the shader stage and therefore disabling overlapping pixels defeats the purpose of this optimization.

8 Render Target Fast Clear Enable

Format:

Enable

This field is set to enable fast clear of the bound render targets. See "Render Target Fast Clear" and "MCS/CCS Buffers for Render Targets" for restrictions on enabling this field.

A general programming sequence for doing the Render Target Fast Clear requires:

- -- setting up the Render Target State with RT that needs to be cleared as well as clear value is stored at the Clear Value Address in the RT State
- -- Provide the BTI for that RT in this state packet
- -- set this bit in the state packet provided the fast clear guidelines described in the Fast Clear section
- -- DRAW command with a rectangle (scaled appropriately) as a primitive

Programming Notes

For PoSH based Tiled Rendering, Color Fast clear operation is recommended to be performed outside of tile pass, for performance reasons. After Fast clear, render cache flush is required.

For PoSH based Tiled Rendering, Color Fast clear can be inside the tile pass without significant performance penalty and it does not require render cache flush after fast clear of color.

When this bit is set, corresponding BTI for the render target that is being cleared must be equal to 0.

When this bit is set, RENDER_SURFACE_STATE type must not be NULL.

3D/Volumetric surfaces do not support Fast Clear operation.

7:6 Render Target Resolve Type

Format:

U2

Specifies what type of Render Target Resolve is needed for the surface to be consumed properly by the end Client. Programming notes below.

Value	Name	Description	Programming Notes
0h	RESOLVE_DISABLED	No Resolve Needed	
1h	RESOLVE_PARTIAL	Partial resolve is for resolving	Display engine does not support
		RT for clear values i.e. it leaves	unresolved clear values in the



		3D5	STATE_PS_BODY		
			no cache lines at implied clear value.	display buffer, hence this resolve is required before binding any compressed RT to the display via flip commands.	
	2h	 	Fast Clear to 0 during Clear Pass; Used to Initialize CCS Buffer with 0s to support Lossless Compressed Without Clear.	This state has to be programmed only with Render Target Fast Clear Enable described above. If the Render Target Fast Clear = 0, this Field Cannot be programmed to 2h.	
	3h		Full Resolve is for Resolving RT for Clear/Compressed to Uncompressed State		
			Programming Notes		
	When equal t	•	nding BTI for the render target	that is being resolved must be	
	When this bit is set, RENDER_SURFACE_STATE type must not be NULL.				
		For multisample render target, this field must beRESOLVE_DISABLED.			
3D/Volumetric surfaces do not support in-place resolve pass operation.				s operation.	
5	Dual-SIMD8 Dispatch Enabled Format: Enable				
	This fiel	ld determines type of p field.	ixel shader enabled by 8 Pixel	Dispatch or Dual-8 Pixel Dispatch	
	If ENAB	•	kernel receives SIMD8 payload ernel receives dual-SIMD8 pay	(8 pixels from 1 object). load (8 pixels from 1 st object and 8	
4:3	Positio	n XY Offset Select			
	Format			U2	
This field specifies if/what Position XY Offset values are passed in the PS payload. No these are per-slot (pixel sample) offsets, and therefore separate from the subspan XY passed in R1.				. ,	
	Value	Name	D	escription	
	0h	POSOFFSET_NONE	No Position XY Offsets are i	ncluded in the PS payload.	
	1h	Reserved			
	2h	POSOFFSET_CENTROI	Position XY Offsets will be pwill reflect the Centroid pos	passed in the PS payload, and these ition(s).	
	3h	POSOFFSET_SAMPLE	Position XY Offsets will be p will reflect the multisample	passed in the PS payload, and these position(s).	



3DSTATE_PS_BODY

Programming Notes

SW Recommendation: If the PS kernel needs the Position Offsets to compute a Position XY value, this field should match Position ZW Interpolation Mode to ensure a consistent position.xyzw computation

If the PS kernel does not need the Position XY Offsets to compute a Position Value, then this field should be programmed to POSOFFSET_NONE, as the PS kernel should be using the various barycentric inputs to evaluate other-than-position attributes. However, this field can be used to pass Centroid or Sample offsets in the payload for special test modes (e.g., where barycentric coordinates are computed in the PS vs. being HW-generated and passed in the payload).

MSDISPMODE_PERSAMPLE is required in order to select POSOFFSET_SAMPLE.

2 | **32 Pixel Dispatch Enable**

Format:

Enable

Enables the Windower to dispatch 8 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.

Programming Notes

When NUM_MULTISAMPLES = 16 or FORCE_SAMPLE_COUNT = 16, SIMD32 Dispatch must not be enabled for PER_PIXEL dispatch mode.

Must not be enabled when dispatch rate is sample AND NUM_MULTISAMPLES > 1. SIMD32 may only be enabled if SIMD16 or (dual)SIMD8 is also enabled.

Must not be enabled when dispatch rate is coarse.

1 16 Pixel Dispatch Enable

Format:

Enable

Enables the Windower to dispatch 4 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.

0 8 Pixel Dispatch Enable

Format:

Enable

Description

Enables the Windower to dispatch 2 subspans from 1 object (polygon) in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.

If Dual-SIMD8 Dispatch Enabled, kernel pointer referenced by this field isDual-SIMD8 kernel pointer instead of SIMD8 kernel pointer.Dual-SIMD8 and SIMD8 modes are mutually exclusive and use the same kernel pointer entry.

If Dual-SIMD8 Dispatch Enabled, the Widower packs 2 subspans from one object followed by 2 subspans from another object into one PS thread payload.

Programming Notes

When Render Target Fast Clear Enable is ENABLED or Render Target Resolve Type =



		3DSTATE_PS_B	ODY					
		RESOLVE_PARTIAL or RESOLVE_FULL, this bit mu:	st be DISABLED.					
6	31:23	Reserved						
		Access:	RO					
		Format:	MBZ					
	22:16	Dispatch GRF Start Register For Constant/Setu	p Data 0					
		Format:	U7					
		Specifies the starting GRF register number for the for kernel[0].	e Constant/Setup portion of the thread payload					
		Value	Name					
		[0,127]						
	15	Reserved						
		Access:	RO					
		Format:	MBZ					
	14:8	Dispatch GRF Start Register For Constant/Setu	p Data 1					
		Format:	U7					
		Specifies the starting GRF register number for the for kernel[1].	e Constant/Setup portion of the thread payload					
		Value	Name					
		[0,127]						
	7	Reserved						
		Access:	RO					
		Format:	MBZ					
	6:0	Dispatch GRF Start Register For Constant/Setu	p Data 2					
		Format:	U7					
		Specifies the starting GRF register number for the for kernel[2].	e Constant/Setup portion of the thread payload					
		Value	Name					
		[0,127]						
78	63:6	Kernel Start Pointer 1						
		Format: InstructionBaseOffset[63:	6]					
		Specifies the 64-byte aligned address offset of the relative to the Instruction Base Address.	e first instruction in kernel[1]. This pointer is					
	5:0	Reserved						
		Access:	RO					
		Format:	MBZ					



			3DSTATE_PS_BODY		
910	63:6	Kernel Start Pointer 2	Kernel Start Pointer 2		
		Format:	InstructionBaseOffset[63:6]		
		Specifies the 64-byte aligned address offset of the first instruction in kernel[2]. This pointer is relative to the Instruction Base Address .			
	5:0	Reserved			
		Access:		RO	
		Format:		MBZ	



3DSTATE_PS_EXTRA_BODY

		3DSTATE_PS_EXTRA_BODY
Source:		RenderCS
Size (in b	its):	32
Default V	alue:	0x0000000
DWord	Bit	Description
0	31	Pixel Shader Valid
		Format: Enable
		When set indicates a valid pixel shader. When this bit clear the rest of this command should also
		be clear.
	30	Pixel Shader Does not write to RT
		Format: Enable
		When set indicates the pixel shader does not write to render target.
		Programming Notes
		When Pixel Shader writes to UAV but does not write to RT, a dummy render target write is required to convey EOT to the PS dispatch function. Hence, this bit must be reset in this case. If there is no RT or a NULL RT, Pixel Shader Kills Pixel is reset, and there is no UAV output from PS, SW must set this bit.
		When Pixel Shader has evaluate message present, i.e. '3DSTATE_PS_EXTRA:PS has Evaluate Message' is enabled, this bit field must be reset.
	29	oMask Present to Render Target
		Format: Enable
		This bit is inserted in the PS payload header and made available to the DataPort (either via the message header or via header bypass) to indicate that oMask data from the shader (one or two phases) is included in Render Target Write messages. If present, the oMask data is used to mask off samples.
	28	Pixel Shader Kills Pixel
		Format: Enable
		This bit, if ENABLED, indicates that the PS kernel has the ability to kill (discard) pixels or samples, other than due to depth or stencil testing. This bit is required to be ENABLED in the following situations:
		 The API pixel shader program contains "killpix" or "discard" instructions, or other code in the pixel shader kernel that can cause the final pixel mask to differ from the pixel mask received on dispatch.
	27:26	Pixel Shader Computed Depth Mode
		Format: U2
		This field specifies the computed depth mode for the pixel shader.



		3DST	ATE_PS_EXTRA_BODY		
	Value	Name	Description		
	0h	PSCDEPTH_OFF	Pixel shader does not compute depth		
	1h	PSCDEPTH_ON	Pixel shader computes depth with no guarantee as to its value		
	2h	PSCDEPTH_ON_GE			
	3h	PSCDEPTH_ON_LE	Pixel shader computes depth and guarantees that oDepth <= SourceDepth If the Position ZW interpolation mode in 3DSTATE_WM does not match the DX Multisample Rasterization mode in 3DSTATE_RASTER, HW will internally convert to PSCDEPTH_ON.		
			Programming Notes		
	RATE_0	COARSE or RATE_PIX	ue other than PSCDEPTH_OFF, a multi-phase shader (i.e. dispatch (EL with pixel/sample loops or sample loop respectively) must output only at the last phase.		
	When	PS dispatch rate is C	OARSE_RATE, this field must be programmed to PSCDEPTH_OFF.		
25	Force C	Computed Depth			
	Format	t:	Enable		
	Programming Notes				
	This field should be left DISABLED. This field should not be tested for functional validation.				
24	Pixel Shader Uses Source Depth				
	Format	t:	Enable		
	This bit, if ENABLED, indicates that the PS kernel requires the source depth value (vPos.z) to be passed in the payload. The source depth value is interpolated according to the Position ZW Interpolation Mode state.				
	Programming Notes				
	This bit cannot be enabled when dispatch rate is RATE_COARSE				
23	Pixel S	hader Uses Source	W		
	Forma	t:	Enable		
	This bit, if ENABLED, indicates that the PS kernel requires the interpolated source W value (vPos.w) to be passed in the payload. The W value is interpolated according to the Position ZW Interpolation Mode state.				
22	Pixel S	hader Requires Rec	uested Coarse Pixel Shading Size		
	Format		Enable		
	shading pixel sh	g size to be passed in	tes that the PS kernel requires values of requested coarse pixel n the payload for each 2x2 coarse pixel quad. Note: Actual coarse delivered (constant across thread slot). This bit can only be set when RSE.		



	3DST	ATE_PS_EXTRA_BODY				
21	Pixel Shader Requires Sou	urce Depth and/or W Plane Coefficients				
	Format: Enable					
	This bit, if ENABLED, indicates that the PS kernel requires the source depth and/or W plane equations to be passed in the payload. Note: both attributes are always delivered in same message phase, even if only one is used.					
20	Pixel Shader Requires Per	rspective Bary Plane Coefficients				
	Format:	Enable				
	This bit, if ENABLED, indicate passed in the payload.	ates that the PS kernel requires the perspective plane coefficients to be				
19	Pixel Shader Requires No	n-Perspective Bary Plane Coefficients				
	Format:	Enable				
	This bit, if ENABLED, indicates that the PS kernel requires the non-perspective plane coefficients to be passed in the payload.					
18	Pixel Shader Requires Sul	bpixel Sample Offsets				
	Format:	Enable				
	This bit, if ENABLED, indicates that the PS kernel requires the sub-pixel sample offsets to be passed in the payload.					
17	Reserved					
	Format:	MBZ				
16:12	Reserved					
	Format:	MBZ				
11	PS has Evaluate Message					
	Format: Enable					
	Description					
	This bit indicates if Pixel Shader has Evaluate Message typically used in conjunction with AMFS.					
	Value	Name				
	0	Disable [Default]				
	1 Enable					
		Programming Notes				
	This hit must be reset if 30	DSTATE_PS_EXTRA:PS Valid bit is not set.				
		ache Mode Register 1 [6] is set , ie Shader Independent AMFS is				



1 ()•()	3DSTATE_ Reserved		
10:9	Access:	RO	
	Format:	MBZ	
8	Attribute Enable		
	Format:	Enable	
		Description	
	This field must be enabled if the N nonzero, and must be disabled if t	lumber of SF Output Attributes field in 3DSTATE_SBE is hat field is zero.	
7	Pixel Shader Disables Alpha To C	overage	
	Format:	Enable	
	When set indicates the pixel shade The setting of this bit is API depend	er AlphaToCoverage should be disabled due to oMask outp dent.	
6	Pixel Shader Is Per Sample		
	Format:	Enable	
	Coarse Pixel. If this bit is ENABLED,	patch rate is determined by the value of Pixel Shader Is Per Pixel Shader Is Per Coarse Pixel bit must be DISABLED.	
5	Pixel Shader Computes Stencil	le II	
	Format:	Enable	
	This field when set indicates that the pixel shader computes the stencil reference value. Programming Notes		
		ase shader (i.e. dispatch RATE_COARSE or RATE_PIXEL with prespectively) must output stencil and render targets only	
	WhenPixel Shader is at COARSE_R	ATE, this field must not be set.	
1	Pixel Shader Is Per Coarse Pixel		
4	Format:	F 11	
4		Enable	
4	at the per coarse pixel shading rate	ABLED and this bit is ENABLED, the pixel shader is dispatcle. If Pixel Shader Is Per Sample is DISABLED and this bit is atched at the per pixel shading rate. If Pixel Shader Is Per	
4	at the per coarse pixel shading rate DISABLED, the pixel shader is dispa	ABLED and this bit is ENABLED, the pixel shader is dispatched. If Pixel Shader Is Per Sample is DISABLED and this bit is atched at the per pixel shading rate. If Pixel Shader Is Per	
4	at the per coarse pixel shading rate DISABLED, the pixel shader is dispa Sample is ENABLED, this bit must b	ABLED and this bit is ENABLED, the pixel shader is dispatche. If Pixel Shader Is Per Sample is DISABLED and this bit is atched at the per pixel shading rate. If Pixel Shader Is Per pixel DISABLED.	
3	at the per coarse pixel shading rate DISABLED, the pixel shader is dispa Sample is ENABLED, this bit must b SIMD32 kernel version cannot be	ABLED and this bit is ENABLED, the pixel shader is dispatche. If Pixel Shader Is Per Sample is DISABLED and this bit is atched at the per pixel shading rate. If Pixel Shader Is Per pixel DISABLED. Restriction	
	at the per coarse pixel shading rate DISABLED, the pixel shader is dispa Sample is ENABLED, this bit must b	ABLED and this bit is ENABLED, the pixel shader is dispatche. If Pixel Shader Is Per Sample is DISABLED and this bit is atched at the per pixel shading rate. If Pixel Shader Is Per pixel DISABLED. Restriction	



3DSTATE PS EXTRA BODY 2 **Pixel Shader Has UAV** Enable Format: Format: **U1** Enumerated Type This field when set indicates that the pixel shader has a UAV attached to it. 1:0 **Input Coverage Mask State** Format: U2 This field indicates the type of input coverage mask that the PS kernel requires to be passed in the payload. Value Name **Description Programming Notes** NONE 0h Pixel shader does not use input coverage masks. 1h **NORMAL** Input Coverage masks based on outer conservatism and factors in SAMPLE MASKs. If Pixel is conservatively covered, all samples are enabled. 2h INNER_CONSERVATIVE Input Coverage masks based on When PS Dispatch Rate is at inner conservatism. If Pixel is Coarse Pixel, requesting this conservatively fully covered all Input Coverage Mask mode samples are enabled else none is illegal and not supported of the samples are covered. by HW. Input converage masks based on inner consevatism incorrectly ANDs SAMPLE_MASK in HW. Therefore, PS must retrieve the INNER coverage mask per pixel by bit-wise OR operation. [] Input converage masks based on inner consevatism incorrectly ANDs SAMPLE MASK in HW. Therefore, PS must retrieve the INNER coverage mask per pixel by bit-wise OR operation. [] Input converage masks based on inner consevatism incorrectly ANDs SAMPLE MASK in HW. Therefore, PS must retrieve the INNER coverage mask



3DSTATE_PS_EXTRA_BODY							
			per pixel by bit-wise OR operation.				
3h	DEPTH_COVERAGE	Input coverage masks are computed after factoring depth/stencil test results, only if Early Depth Stencil Test is enabled. If Early Depth Stencil Test is not enabled, HW uses NORMAL Input Coverage Masks.					



3DSTATE_PTBR_MARKER_BODY

		3DSTATE_PTBR_MARK	ER_E	BODY
Source:		RenderCS		
Size (in bits	s):	32		
Default Va	lue:	0x00000000		
DWord	Bit	Descript	ion	
0	31:2	Reserved		
		Access:		RO
		Format:		MBZ
	1	End of Tile		
		Format:	Enable	e
		When set, indicates marker stating End of Tile in t	he con	nmand sequence.
	0	Start of Tile		
		Format:	Enable	e
		When set, indicates marker stating Start of Tile in	the co	mmand sequence.



3DSTATE_PTBR_TILE_SELECT_BODY

			3D	STATE_PTBR_TILE_SELE	EC1	Γ_BODY	
Source:		R	.enderCS				
Size (in b	its):	3	2				
Default V	Default Value: 0x00000000						
DWord	Bit	Description					
0	31	Free Re	ender Lis	t Disable			
		Format	t:	Disa	able		
			controls ler pipe.	the recycling (Freeing up, add back to	the	free pool) of the visibility data pages	
		Value	Name	Des	crip	tion	
		0		Render pipe will free the pages to be r for the current tile.	recyc	cled after consuming the visibility data	
		1		Render pipe will not free the pages to data for the current tile.	ender pipe will not free the pages to be recycled after consuming the visibility		
	30	Geome	try Stati	istics Disable			
		Format: Disable					
		This bit controls the incrementing statistics counters in geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF).					
		Value	Name	e Do	escri	ption	
		0	[Defaul	Geometry units (VF, VS, HS, TE, TE pipeline statistics counters.	os, G	S, SOL, CL, SF)will increment their	
		1		Geometry units (VF, VS, HS, TE, TD) pipeline statistics counters.	S, GS	S, SOL, CL, SF)will not increment their	
	29:24	Reserve	ed				
		Access	:			RO	
		Format	t:			MBZ	
	23:16	Render	List Ind	ex			
		Format	t:			U8	
		HW will location	fetch th	dex in to the Render-List for the current e starting page offset for the visibility se_address[47:12], 12b0} + {render_list	data	of the current tile from below memory	
		1/1		Programming I	Note	es	
				ex must be set to 0 when 3DSTATE_TIL Tile Pass.			



3DSTATE_PTBR_TILE_SELECT_BODY					
15:10	Reserved				
	Access:	RO			
	Format:	MBZ			
9:0	Tile Rect Array Index	-			
	Format:	U10			
	Specifies the index in to the Tile Rect Array of the current Tile Pass. Rang [01023].HW will fet the RECT_STATE of the current tile from below memory location [{dynamic_state_base_addres[47:12], 12b0} + {Tile Rect Array Pointer[31:6], 6b0} + (Tile Index				
	Programming Notes				
	Tile Rect Array Index must be set to 0 when 3DSTATE_TILE corresponding Tile Pass.	E_PASS_INFO:Tile Count is 0x0 for the			



3DSTATE_RASTER_BODY

			3DST/	ATE_RASTER_BOI	ΟY		
Source:		Rend	erCS				
Size (in b	oits):	128					
Default \	Value:	0x002	210000, 0x0000000	00, 0x00000000, 0x00000000			
DWord	Bit			Description			
0	31:29	Reserved					
		Access:			RO		
		Format:			MBZ		
	28:27	Reserved					
		Access:			RO		
		Format:			MBZ		
	26	Viewport Z	Far Clip Test Ena	ıble			
		Format:	•	Enable	e		
		This field is	used to control w	hether the Viewport Z Far ex	tent is considered in VertexClipTest.		
	25	Reserved					
		Access:			RO		
		Format:			MBZ		
	24	Conservative Rasterization Enable					
		Format: Enable					
		This field when set enables conservative rasterization rules for all primitives except rectangles, points and lines. For rectangle, points and lines, setting this bit is ignored by hardware.					
		Programming Notes					
		This bit must not be set for primitives with poly-stippling enabled or native rectlist.					
		When this bit is set, sampling mode must be set to "Centre" sampling i.e					
		3DSTATE_MULTISAMPLE::Pixel Location set to CENTER					
	23:22	API Mode					
		Software sets this field according to the API's version. These bits are set for DX9 or OGL/DX10.0/DX10.1+/DX11.1 per the following values.					
		Value	Name		Description		
		0h	DX9/OGL		Description		
		1h	DX370GL DX10.0				
		2h	DX10.0	This is used for DX10.1+ and	d Vulkan API		
		3h	Reserved	This is asea for DXTO.TT and	a valkali Al I		
	24		<u> </u>				
	21	Petermines	•	e object is considered "front	facing" if the screen space vertex		
			-		e (CW) or counter-clockwise (CCW)		
		-					



	3DSTATE_RASTER_BODY						
	winding o	rder. Does not apply to poi	nts or line	S.			
	Value	Nam	Description				
	0h	Clockwise			FRONTWINDING_CW		
	1h	Counter Clockwise [Defa	ult]		FRONTWINDING_CCW		
20:18	Forced Sa	imple Count					
	Format: U3						
	This field	specifies how many sample	s/pixel ex	ist for RT Inc	dependent Rasterization		
	Value	Name			Description		
	0h	NUMRASTSAMPLES_0		No RT Inde	pendent Rasterization		
	1h	NUMRASTSAMPLES_1		1 rast-samp	ole/pixel		
	2h	NUMRASTSAMPLES_2		2 rast-samp	oles/pixel		
	3h	NUMRASTSAMPLES_4		4 rast-samp	oles/pixel		
	4h	NUMRASTSAMPLES_8		8 rast-samp	oles/pixel		
	5h	NUMRASTSAMPLES_16		16 rast-sam	nples/pixel		
	6h-7h	Reserved					
	Programming Notes						
	When 3DSTATE_MULTISAMPLE::Number of Multisamples !=NUMSAMPLES_1, this field must be either NUMRASTSAMPLES_0 or NUMRASTSAMPLES_1. When 3DSTATE_MULTISAMPLE::Number of Multisamples == NUMSAMPLES_1, this field must not be NUMRASTSAMPLES_1.						
17:16			-		entation. The cull mode only applies to ngles.		
	Value	Name	Description				
	0h Cl	ULLMODE_BOTH	All triang drawn)	Il triangles are discarded (i.e., no triangle objects are rawn)			
		ULLMODE_NONE Default]	No triang	triangles are discarded due to orientation			
	2h Cl	ULLMODE_FRONT	Triangles with a front-facing orientation are discarded				
	3h CI	ULLMODE_BACK	Triangles with a back-facing orientation are discarded				
	Programming Notes Orientation determination is based on the setting of the Front Winding state.						
15	Reserved				-		
.5	Access:				RO		
	Format:				MBZ		



3DSTATE RASTER BODY 14 **Force Multisampling** This field provides a work around override for the computation of SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode. Value Name **Description** 0h Normal Multisampling mode is computed by HW according to formula for signal SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode in vol2a.11 3D Pipeline Windower > Windower Pipelined State > 3DSTATE_WM > 3DSTATE_WM. Force 1h Forces the DX Multisampling mode to be used directly 13 **Smooth Point Enable** Format: Enable Software sets this according to API. When OGL and smooth point rasterization is required, this bit must be set. HW ignores this bit for primitives other than points. 12 **DX Multisample Rasterization Enable Fnable** Format: Software sets this according to the API's multisample enable **Programming Notes** This state only effects how the SF INT/WM INT::Multisample Rasterization Mode are set depending on some other states. This state mainly modifies the how the line rendering is done by setting SF_INT/WM_INT::Multisample Rasterization Mode to either OFF* or ON* . Please refer to table under SF_INT::Multisample Rasterization Mode. 11:10 DX Multisample Rasterization Mode Format: U2 This field determines whether multisample rasterization is turned on/off, and how the pixel sample point(s) are defined. Software sets this according to the API's multisample state setting (if any) **Value Name** 0h MSRASTMODE_ OFF_PIXEL 1h MSRASTMODE OFF PATTERN 2h MSRASTMODE_ ON_PIXEL 3h MSRASTMODE_ ON_PATTERN **Programming Notes** This field is used to directly set the SF_INT/WM_INT::Multisample Rasterization Mode when DX Multisample Rasterization Enable is set. Please refer to equation of SF_INT::Multisample Rasterization Mode. 9 **Global Depth Offset Enable Solid** Format: Enable Enables computation and application of Global Depth Offset for SOLID objects.



solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and		3DSTATE_RASTER_BODY							
Enables computation and application of Global Depth Offset when triangles are rendered in WIREFRAME mode. 7 Global Depth Offset Enable Point Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode. 6:5 Front Face Fill Mode Format: U2		8	Global Depth Offset Enable Wireframe						
WIREFRAME mode. 7 Global Depth Offset Enable Point Format: Enable Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode. 6:5 Front Face Fill Mode Format: U2 This state controls how front-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topol			Format	Format: Enable					
Format: Enable Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode. 6:5 Front Face Fill Mode Format: U2 This state controls how front-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle object found to be back-facing is rendered as a series of line along the triangle object f				•	n and application of Global Depth Offset when triangles are rendered in				
Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode. 6:5 Front Face Fill Mode Format: This state controls how front-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle boundaries (as determined by the topology type and long the triangle of rectangle object found to be	-	7	Global	Depth Offset	Enable Point				
Front Face Fill Mode Format: This state controls how front-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. The WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. The WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle boundaries (as determined by the topology type and along the triangle			Format	t:	Enable				
Format: U2				•	n and application of Global Depth Offset when triangles are rendered in				
This state controls how front-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and	-	6:5	Front F	ace Fill Mode	2				
Value Name Description			Format	t:	U2				
Oh SOLID Any triangle or rectangle object found to be front-facing is rendered as a solid objects. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			This sta	ate controls h	ow front-facing triangle and rectangle objects are rendered.				
solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be front-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			Value	Name	Description				
along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags). 2h POINT Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type an controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.				
primitives at the triangle vertices (as determined by the topology type an controlled by the vertex EdgeFlags). 3h Reserved 4:3 Back Face Fill Mode Format: This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			1h	WIREFRAME	along the triangle boundaries (as determined by the topology type and				
4:3 Back Face Fill Mode Format: U2 This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			2h	POINT	primitives at the triangle vertices (as determined by the topology type and				
Format: This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. The WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			3h	Reserved					
This state controls how back-facing triangle and rectangle objects are rendered. Value Name Description Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. The WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and	-	4:3	Back Fa	ace Fill Mode					
Value Name Description 0h SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and			Format	t:	U2				
Oh SOLID Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and				ate controls h					
solid object. This setting is required when rendering rectangle (RECTLIST) objects. 1h WIREFRAME Any triangle object found to be back-facing is rendered as a series of line along the triangle boundaries (as determined by the topology type and					Description				
along the triangle boundaries (as determined by the topology type and			0h	SOLID	Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECTLIST) objects.				
			1h	WIREFRAME	, , ,				
2h POINT Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type an controlled by the vertex EdgeFlags).			2h	POINT	primitives at the triangle vertices (as determined by the topology type and				
3h Reserved			3h	Reserved					



		3DSTATE_RA	ASTER_BODY			
	2	Antialiasing Enable				
		Format:	Enable			
		This field enables "alpha-based" line antialiasing.				
		Pr	ogramming Notes			
		This field must be disabled if any of the format.	render targets have integer (UINT or SINT) surface			
	1	Scissor Rectangle Enable				
		Format:	Enable			
		Enables operation of Scissor Rectangle.				
	0	Viewport Z Near Clip Test Enable				
		Format:	Enable			
		This field is used to control whether the	Viewport Z Near extent is considered in VertexClipTest.			
1	31:0	Global Depth Offset Constant				
		Format:	IEEE_FLOAT			
		Specifies the constant term in the Globa	Il Depth Offset function.			
2	31:0	Global Depth Offset Scale				
		Format:	IEEE_FLOAT			
		Specifies the scale term used in the Global Depth Offset function.				
3	31:0	Global Depth Offset Clamp				
		Format:	IEEE_FLOAT			
		Specifies the clamp term used in the Gl	obal Depth Offset function.			



3DSTATE_SAMPLE_MASK_BODY

		3DSTATE_SAMPL	_E_MASK_	BODY
Source:		RenderCS		
Size (in b	oits):	32		
Default \	/alue:	0x00000000		
DWord	Bit		Description	
0	31:16	Reserved		
		Access:		RO
		Format:		MBZ
	15:0	Sample Mask		
		Format:	Enable[16]	
		with the sample coverage mask as part of centroid selection. This mask must be ignot Forced_Sample_Count > 0.		• • • • • • • • • • • • • • • • • • • •
		Prog	gramming Note	es
		 HW. If Number of Multisamples is NU HW. If Number of Multisamples is NU HW. 	IMSAMPLES_2, b	its 15:1 of this field will be zeroed by its 15:2 of this field will be zeroed by its 15:4 of this field will be zeroed by its 15:8 of this field will be zeroed by
		HW. When pixel shader writes to UAV but doe bound to pixel shader, even though, RT w SAMPLE_MASK must be all set depending	es not have actua vrite message is s	al render target write (i.e. no RT is sent for EOT), appropriate



3DSTATE_SAMPLER_STATE_POINTERS_BODY

		3DSTA	TE_SAMPLER_STATE_POIN	NTERS_BODY		
Source:	Source: RenderCS					
Size (in l	oits):	32				
Default \	Value:	0x00000	000			
DWord	Bit		Description			
0	31:5	Pointer to Sam	Pointer to Sampler State			
		Format:				
		Specifies the 32-byte aligned address offset of the function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.				
	4:0	Reserved				
		Access: RO				
		Format:		MBZ		



3DSTATE_SBE_BODY

		3DSTATE_SBE_	BODY				
Source:		RenderCS					
Size (in b	its):	160					
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000				, 0x0000000			
DWord	Bit	Desc					
0	31	Reserved					
		Access:		RO			
		Format:		MBZ			
-	30	Reserved					
		Access:		RO			
		Format:		MBZ			
-	29	Force Vertex URB Entry Read Length					
		Format:	Enable	e			
		This field provides a work around override for t	he compu	tation of SBE_INT::Vertex URB Entry			
		Read Length. If asserted, 3DSTATE_SBE::Vertex L	-	<u> </u>			
		Otherwise, SBE_INT::Vertex URB Entry Read Leng	gth is com	outed normally.			
=	28	Force Vertex URB Entry Read Offset					
		Format:	Enable	e			
		This field provides a work around override for t	•	•			
		Read Offset. If asserted, 3DSTATE_SBE::Vertex URB Entry Read Offset is be used di Otherwise, SBE_INT::Vertex URB Entry Read Offset is computed normally.					
-	27:22	Number of SF Output Attributes					
		Format:		U6			
		Specifies the number of vertex attributes passe include Position).	d from the	SF stage to the WM stage (does not			
		Value		Name			
		[0,32]					
	21	Attribute Swizzle Enable					
		Format:	Enable	e			
		Enables the SF to perform swizzling on (up to to vertex attributes are passed through.	vertex attributes. If DISABLED, all				
	20	Point Sprite Texture Coordinate Origin This state controls how Point Sprite Texture Coordinates are generated (when enabled on a attribute basis by Point Sprite Texture Coordinate Enable).					



	Value	Name	Description		
	0h	UPPERLEFT	Top Left = $(0,0,0,1)$ Bottom Left = $(0,1,0,1)$ Bottom Right = $(1,1,0,1)$		
	1h	LOWERLEFT	Top Left = $(0,1,0,1)$ Bottom Left = $(0,0,0,1)$ Bottom Right = $(1,0,0,1)$		
19	Primitive ID Override Component W				
13	Format: Enable				
		ne W compone en with the Pri	nt of output attribute selected by Primitive ID Override Attribute Sele mitive ID.		
18	Primitiv	e ID Override	Component Z		
	Format	:	Enable		
		ne Z componen len with the Pri	It of output attribute selected by Primitive ID Override Attribute Selection in the ID.		
17	Primitiv	e ID Override	Component Y		
	Format		Enable		
overridden with the Primitive ID. 16 Primitive ID Override Component X		militive iD.			
16	Primitiv	e ID Override	Component X		
16	Primitiv Format:		Component X Enable		
	Format: If set, th overridd	ne X componen	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID.		
15:11	If set, the override	ne X componen len with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. d Length		
	Format: If set, the overrided Vertex I Format:	ne X componen len with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. d Length U5		
	Format: If set, the overrided Vertex I Format:	ne X componenden with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. In a contract the selected by Primitive ID Override Attribute Selected by Primitive ID. In a contract the selected by Primitive ID Override Attribute Selected by Primitive ID Override		
	Format: If set, the overrided Vertex I Format: Specifie	ne X componenden with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. d Length U5		
	Format: If set, the overrided Vertex I Format:	ne X componenden with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. In a control of the selected by Primitive ID Override Attribute Selected by Primitive ID. In a control of the selected by Primitive ID Override Attribute Selected by Primitive ID Overr		
	Format: If set, the overrided Vertex I Format: Specifie	ne X componenden with the Pri JRB Entry Rea	Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. In a contract the selected by Primitive ID Override Attribute Selected by Primitive ID. In a contract the selected by Primitive ID Override Attribute Selected by Primitive ID Override		
	Format: If set, the override o	DEFINED to set o the minimum attribute is indicate in the control of the minimum attribute is indicate in the control of the minimum attribute is indicate Swizzle Ena	Enable In to foutput attribute selected by Primitive ID Override Attribute Selected by Primitive ID. In the selected by Primitive ID Override Attribute Selected by Primitive ID. In the selected by Primitive ID Override Attribute Selected by Primitive ID Override By Primitive ID Override Attribute Selected by Primitive ID Overr		
	Format: If set, the override Vertex I Format: Specifies [1,16] It is UN be set the source of Attribute read_lete Vertex I	DEFINED to set o the minimum attribute is indicate Swizzle Enangth = ceiling(Enable It of output attribute selected by Primitive ID Override Attribute Selected by Primitive ID. Id Length U5 Of URB data read for each Vertex URB entry, in 256-bit register incrementative Name Programming Notes It this field to 0 indicating no Vertex URB data to be read. This field show a length required to read the maximum source attribute. The maximum icated by the maximum value of the enabled Attribute # Source Attribute is set, Number of Output Attributes-1 if enable is not set. (max_source_attr+1)/2)		



		3DSTATE_SBE_BODY		
		Programming Notes		
		Set all Primitive ID Override Component Select X/Y/Z/W to 0 to indicate there is no Primitive ID override.		
1	31:0	Point Sprite Texture Coordinate Enable		
		Format: Enable[32]		
		When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by the Point Sprite Texture Coordinate Origin state bit. Bit 0 corresponds to output Attribute 0.		
2	31:0	Constant Interpolation Enable		
		Format: Enable[32]		
		This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.		
3	31:30	Attribute 15 Active Component Format		
		Format: Attribute_Component_Format		
		This state indicates which components of Attribute 15 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
	29:28	Attribute 14 Active Component Format		
		Format: Attribute_Component_Format		
		This state indicates which components of Attribute 14 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
	27:26	Attribute 13 Active Component Format		
		Format: Attribute_Component_Format		
		This state indicates which components of Attribute 13 are being used by the pixel shader Kernel.		
		SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
	25:24	Attribute 12 Active Component Format		
		Format: Attribute_Component_Format		
		This state indicates which components of Attribute 12 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		



23:22	Attribute 11 Active Component Format			
	Format:	Attribute_Component_Format		
	This state indica	ates which components of Attribute 11 are being used by the pixel shader Ker		
	•	form attribute delta calculations for any disabled components. Operation is		
	UNDEFINED if k	ernel uses attribute vertex delta for any disabled component.		
21:20	Attribute 10 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
		ates which components of Attribute 10 are being used by the pixel shader Ker		
	•	form attribute delta calculations for any disabled components. Operation is ernel uses attribute vertex delta for any disabled component.		
19:18	Attribute 9 Act	ive Component Format		
	Format:	Attribute_Component_Format		
	This state indicates which components of Attribute 9 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.			
17:16	Attribute 8 Act	ive Component Format		
	Format:	Attribute_Component_Format		
	This state indicates which components of Attribute 8 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.			
15:14	Attribute 7 Act	ive Component Format		
	Format:	Attribute_Component_Format		
	SBE will not per	ates which components of Attribute 7 are being used by the pixel shader Kern form attribute delta calculations for any disabled components. Operation is ernel uses attribute vertex delta for any disabled component.		
13:12	Attribute 6 Act	ive Component Format		
	Format:	Attribute_Component_Format		
		ates which components of Attribute 6 are being used by the pixel shader Kern		
	SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.			
11:10	Attribute 5 Act	ive Component Format		
	Format:	Attribute_Component_Format		



	9:8	3DSTATE_SBE_BODY Attribute 4 Active Component Format				
	9.0	Format: Attribute_Component_Format				
		This state indicates which components of Attribute 4 are being used by the pixel shader Kernel.				
		SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
	7:6	Attribute 3 Active Component Format				
		Format: Attribute_Component_Format				
		This state indicates which components of Attribute 3 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
	5:4	Attribute 2 Active Component Format				
		Format: Attribute_Component_Format				
		This state indicates which components of Attribute 2 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
	3:2	Attribute 1 Active Component Format Format: Attribute_Component_Format				
		This state indicates which components of Attribute 1 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
	1:0	Attribute 0 Active Component Format				
		Format: Attribute_Component_Format				
		This state indicates which components of Attribute 0 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
4	31:30	Attribute 31 Active Component Format				
		Format: Attribute_Component_Format				
		This state indicates which components of Attribute 31 are being used by the pixel shader Kernel SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				
	29:28	Attribute 30 Active Component Format				
		Format: Attribute_Component_Format				
		This state indicates which components of Attribute 30 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.				



27:26	Attribute 29 Active Component Format			
	Format:	Attribute_Component_Format		
	This state indicate	ates which components of Attribute 29 are being used by the pixel shader Ke		
	SBE will not per	form attribute delta calculations for any disabled components. Operation is		
	UNDEFINED if k	ernel uses attribute vertex delta for any disabled component.		
25:24	Attribute 28 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
	This state indica	ates which components of Attribute 28 are being used by the pixel shader K		
	•	form attribute delta calculations for any disabled components. Operation is ternel uses attribute vertex delta for any disabled component.		
23:22	Attribute 27 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
	SBE will not per	ates which components of Attribute 27 are being used by the pixel shader Kernel uses attribute delta calculations for any disabled components. Operation is ternel uses attribute vertex delta for any disabled component.		
21:20	Attribute 26 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
	This state indicates which components of Attribute 26 are being used by the pixel shader Kerne SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.			
19:18	Attribute 25 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
	SBE will not per	ates which components of Attribute 25 are being used by the pixel shader Korm attribute delta calculations for any disabled components. Operation is ternel uses attribute vertex delta for any disabled component.		
17:16	Attribute 24 Ad	ctive Component Format		
	Format:	Attribute_Component_Format		
	This state indica	ates which components of Attribute 24 are being used by the pixel shader K		
	· ·	form attribute delta calculations for any disabled components. Operation is ternel uses attribute vertex delta for any disabled component.		
15:14	Attribute 23 Ac	ctive Component Format		
	Format:	Attribute_Component_Format		
		ates which components of Attribute 23 are being used by the pixel shader Ko		



13:12	Attribute 22 Active Component Format		
	Format:	Attribute_Component_Format	
	This state indicates which components of Attribute 22 are being used by the pixel shader Kerne SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
11:10	Attribute 21 Act	ive Component Format	
	Format:	Attribute_Component_Format	
	SBE will not perfo	es which components of Attribute 21 are being used by the pixel shader Kerrm attribute delta calculations for any disabled components. Operation is the luses attribute vertex delta for any disabled component.	
9:8	Attribute 20 Acti	ive Component Format	
	Format:	Attribute_Component_Format	
	This state indicates which components of Attribute 20 are being used by the pixel shader Kerne SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
7:6	Attribute 19 Active Component Format		
	Format:	Attribute_Component_Format	
	This state indicates which components of Attribute 19 are being used by the pixel shader Kerne SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		
5:4	Attribute 18 Acti	ive Component Format	
	Format:	Attribute_Component_Format	
	SBE will not perfo	es which components of Attribute 18 are being used by the pixel shader Kerrm attribute delta calculations for any disabled components. Operation is rnel uses attribute vertex delta for any disabled component.	
3:2	Attribute 17 Act	ive Component Format	
	Format:	Attribute_Component_Format	
	SBE will not perfo	es which components of Attribute 17 are being used by the pixel shader Kerrm attribute delta calculations for any disabled components. Operation is the relation to the component of the componen	
1:0	Attribute 16 Act	ive Component Format	
	Format:	Attribute_Component_Format	
		es which components of Attribute 16 are being used by the pixel shader Kerl rm attribute delta calculations for any disabled components. Operation is	



3DSTATE_SBE_SWIZ_BODY

		3DSTATE_SBE_SWIZ_BODY		
Source:	Ren	derCS		
Size (in bits):	320			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWI		1		
DWord	Bit	Description		
07	255:0	Attribute Format: SF_OUTPUT_ATTRIBUTE_DETAIL[16]		
89	63:60	Attribute 15 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	59:56	Attribute 14 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	55:52	Attribute 13 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	51:48	Attribute 12 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	47:44	Attribute 11 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	43:40	Attribute 10 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	39:36	Attribute 09 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	35:32	Attribute 08 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	31:28	Attribute 07 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	27:24	Attribute 06 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	23:20	Attribute 05 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	19:16	Attribute 04 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		
	15:12	Attribute 03 Wrap Shortest Enables		
		Format: WRAP_SHORTEST_ENABLE		



3DSTATE_SBE_SWIZ_BODY				
	11:8	Attribute 02 Wrap Shortest Enables		
		Format:	WRAP_SHORTEST_ENABLE	
	7:4	7:4 Attribute 01 Wrap Shortest Enables		
		Format:	WRAP_SHORTEST_ENABLE	
	3:0 Attribute 00 Wrap Shortest Enables			
		Format:	WRAP_SHORTEST_ENABLE	



3DSTATE_SCISSOR_STATE_POINTERS_BODY

		3DSTA	TE_SCISSOR_STATE_POINTI	ERS_BODY				
Source:	rce: RenderCS							
Size (in b	oits):	32						
Default Value: 0x00000000								
DWord	Bit		Description					
0	31:5	Scissor Rect Po	Scissor Rect Pointer					
		Format:	DynamicStateOffset[31:5]SCISSOR_RECT*16					
		Specifies the 32-byte aligned address offset of the SCISSOR_RECT state. This offset is relative to the Dynamic State Base Address .						
	4:0	Reserved	Reserved					
		Access: RO						
		Format:	MI	ВΖ				



3DSTATE_SF_BODY

		3DSTATE_SF_BODY					
Source:		RenderCS					
Size (in b	oits):	96					
Default Value: 0x00000000, 0x00000000, 0x00000800							
DWord	Bit	Description					
0	31:30						
		Access:	RO				
		Format:	MBZ				
	29:12	Line Width					
		Format: U	11.7				
		Range: [0.0, 2047.9921875]					
		Controls width of line primitives. Setting a Line Width of 0.0 specifies the rasterization of the "thinnest" (one-pixel-wide), non-antialiased lines. Note that this effectively overrides the effect of AAEnable (though the AAEnable state variable is not modified).					
		Programming Notes					
		Software must not program a value of 0.0 when running in MSRASTMODE_ON_xxx modes - zero-width lines are not available when multisampling rasterization is enabled.					
	11	Legacy Global Depth Bias Enable					
		Format: Enab	le				
		Enables the SF to use the Global Depth Offset Constant state unmodified. If this bit is not set, the SF will scale the Global Depth Offset Constant as described in section Error! Reference source not found. of this document.					
		Programming Notes					
		This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.					
	10	Statistics Enable					
		Format: Enable					
		If ENABLED, this FF unit will increment CL_PRIMITIVES_COUNT on behalf of the CLIP stage. If DISABLED, CL_PRIMITIVES_COUNT will be left unchanged.					
		Programming Notes					
		This bit should be set whenever clipping is enabled and CLIP_STATE. It should be cleared if clipping is disabled o clear.					
	9:2	Reserved					
		Access:	RO				
		Format:	MBZ				



			3DSTATE_SF_BO	DY					
	1	Viewpo	ort Transform Enable						
		Forma	t:	Enable					
		This bi	This bit controls the Viewport Transform function.						
	0	Reserv	ed						
		Access	:		RO				
		Forma	t:		MBZ				
1	31	Reserv	ed						
		Access	:		RO				
		Forma	t:		MBZ				
	30:29	Deref E	Block Size						
		Forma	<u> </u>			U2			
			e EODB batch size						
		Value	Name			Description			
		0h	Default Mode. Block deref size 32 [Default]	Block deref size of 32					
		1h	Per Poly Deref Mode when VS/DS have minimal handles.	Per Poly. Deref mode when VS/DS have minimal handles.					
		2h	Block deref size 8	8 han	dles mo	de, block size.			
		3h	Reserved						
		- (Programming Notes					
		Deref Block size depends on the last enabled shader and number of handles programmed for that shader 1) For GS last shader enabled cases, the deref block is always set to a per poly(within hardware) If the last enabled shader is VS or DS. 1) If DS is last enabled shader then if the number of DS handles is less than 324, need to set per poly deref. 2) If VS is last enabled shader then if the number of VS handles is less than 192, need to set per							
		poly d	eref						
	28	Reserv							
	27:18	Reserve							
		Access			RO				
		Forma			MBZ				
	17:16		d Cap Antialiasing Region Width			1112			
		Forma	t: eld specifies the distances over which the cov	.0.000	of onti-	U2			
		comput	•	rerage	OI anti-a	anaseu ime enu caps are			



			3DSTATE	_SF_BOD	Y				
		Value	Nan	1e		Description			
		0h	0.5 pixels		0.5 pixels				
		1h	1.0 pixels		1.0 pixels				
		2h	2.0 pixels		2.0 pixels				
		3h	4.0 pixels		4.0 pixels				
	15:14	Reserved							
		Access:			RO				
		Format:			MBZ				
	13	Reserved							
	12	Reserved							
	11:0	Reserved							
		Access:			RO				
		Format:			MBZ				
2	31	Last Pixel Enable							
		Format: Enable							
		-		nd line will be lit. This state will only affect the rasterization					
		of Diamond lines (will not affect wide lines or anti-aliased lines). Programming Notes							
		Last pixel is applied to	Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.						
	30.30	9 Triangle Strip/List Provoking Vertex Select							
	30.23	Format: U2							
			f a triangle (in a tı	riangle strip or l	ist primitive	e) is considered the "provoking			
		vertex". Used for flat shading of primitives. Does current implementation send provoking vertex first?							
		Value	9	Name					
		0h		0					
		1h		1					
		2h		2					
		3h Reserved							
	28:27	Line Strip/List Provok	cing Vertex Selec	t					
		Format:				U2			
					tive) is con	sidered the "provoking vertex".			
		Value	Nan			Description			
		0h	0		Vertex 0	Vertex 0			
		1h	1		Vertex 1				
		2h	Reserved		Reserved				
		3h	Reserved		Reserved				



26:25	Triangl	e Fan	Provoking V	ertex	Select			
	Format: U2							
	Selects	which	vertex of a ti	riangl	e (in a trian	gle fa	an primitiv	ve) is considered the "provoking
	vertex".							
			Value					Name
	0h				0			
	1h				1			
	2h				2			
	3h				Re	serve	ed	
24:15								
	Access	:						RO
	Forma	t:						MBZ
14	AA Line	e Dista	ance Mode					
	Forma	Format:						U1
	This bi	t contr	ols the distan	ce co	mputation	for a	ntialiased	lines.
	Value		Name				Description	
	1h					distance computation. This is the normal setting which dyield WHQL compliance.		
13	Smoot	h Poin	t Enable					
	Format:					Enable		
	_Custom_Display_DoubleBufferArmedBy: Enables logic to draw smooth OGL Points							
	Programming Notes							
	If Enabled, SF will treat points in the same fashion that AA lines are processed							
12	Vertex Sub Pixel Precision Select							
	Forma							U1
	Selects	the n	umber of frac	tional	bits mainta	ainec	I in the ve	rtex data
	Val	ue	Name			Description		
	0h		8	8 su	b pixel pred	cisior	n bits mair	ntained
	1h		4	4 su	b pixel pred	cisior	n bits mair	ntained
	Programming Notes							
	When	Conse	rvative Raster	izatio	n is enabled	d, thi	s bit must	be programmed to 0.
11	Point V Contro	Is whe		t widt	h passed o	n the	vertex or	from state is used for rendering po
		•		-				
	Val	ue	N	lame				Description



	3DSTATE_SF_BODY							
		1h	State [Default]	Use Point Wid	dth from State			
10	0:0	Point Width	Point Width					
		Format: U8.3						
		Range: [0.125, 255.875] pixels						
		•	ecifies the size (width) of point en) whenever point width info		xels. This field is overridden (though red in the FVF			



3DSTATE_SO_BUFFER_INDEX_BODY

		3DSTATE_SO_BUFFER_INDEX	K_BODY						
Source:		RenderCS							
Size (in k	oits):	224							
Default \	Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000,						
DWord	Bit	Description							
0	31	SO Buffer Enable							
		Format: Enable	2						
		If set, stream output to SO Buffer is enabled, , if 3DSTATE also enabledlf clear, the SO Buffer is considered "not boulength buffer for the purposes of SO output and overflow Stream to Buffer Selects includes this buffer it is by definit will cause no writes to occur, and only SO_PRIM_STORAGE	nd" and effectively treated as a zero- detection. If an enabled stream's on an overflow condition. That stream						
	30:29	Reserved							
		Access:	RO						
		Format:	MBZ						
	28:22	SO Buffer Object Control State							
		Format: MEMORY_OBJECT_CONTROL_STATE							
		Specifies the memory object control state for the SO buffer.							
	21	Stream Offset Write Enable							
		Format: Enable							
		When set, this field allows the hardware to write SO_WRITE_OFFSET[n] as specified in the Stream Offset field.							
		Programming Notes							
		The field is operates irrespective of whether SO Buffer Enable is set or clear.							
	20	Stream Output Buffer Offset Address Enable							
		Format: Enable	2						
		When set, this field allows the hardware to read/write the stream output buffer offset as specified in the "Stream Output Buffer Offset Address" field.							
		Programming Note	es						
		The field is operates irrespective of whether SO Buffer En	able is set or clear.						
	19:0	Reserved							
		Access:	RO						
		Format:	MBZ						



		3DST	ATE_SO_BUFFI	ER_INDEX	X_BODY		
12	63:2	Surface Base Addre	ess				
		Format:	VIRTUAL_ADDF	R[63:2]			
				Description			
			48] are ignored by the I				
		•	the starting address of t	he butter in Gr	aphics Memory.		
	1:0	Reserved			1		
		Access:			RO		
		Format:			MBZ		
3	31:30						
		Access:			RO		
		Format:			MBZ		
	29:0	Surface Size		1120	1		
		Format:	ha size of huffer in num	U30	ninus 1 of the buffer in Graphics		
		Memory.	ile size of buller in fluir	ibei Dwords ii	illius i of the buffer in Graphics		
45	63:2	Stream Output Buffer Offset Address					
		Format:	VIRTUAL_ADDF	R[63:2]			
		Description Description					
		VIRTUAL_ADDR[63:48] are ignored by the HW					
		This field specifies the starting address of the buffer in Graphics Memory where the Stream Output Buffer Offset is stored when all the data has been written. It is also used to fetch the					
		·	er Offset when needed.		written. It is also used to leter the		
	1:0	Reserved					
		Access:			RO		
		Format:			MBZ		
6	31:0	end of an existing b 0xFFFFFFFF then loa		e DWORD alig m Output Buffe			



3DSTATE_STENCIL_BUFFER_BODY

			3DSTATE_S	TENCIL_BUF	FFER_BODY			
Source:		Rer	nderCS					
Size (in bits): 224								
Default \	Value:		00000000, 0x00000000 00000000), 0x00000000, 0x000	000000, 0x00000000, 0x00000000,			
DWord	Bit			Descript	tion			
0	31:29	Surface T	Гуре					
		Value	Name		Description			
		0h	Reserved					
		1h	SURFTYPE_2D	Defines a 2-dime	ensional map or array of maps			
		2h	Reserved					
		3h	SURFTYPE_CUBE	Defines a cube n	nap			
		4h-6h	Reserved					
		7h	SURFTYPE_NULL	Defines a null su	rface			
			•	•				
		Programming Notes						
		1. Rende targets a 2. Depth buffer su If stencil type and while the program Issue Semi pip Workaro Astep or	The Surface Type of the Stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL. If stencil is enabled with 1D render target, stencil surface type needs to be set to 2D surface type and height set to 1. For this case only, the Surface Type of the stencil buffer can be 2D while the Surface Type of the render target(s) are 1D, representing an exception to a programming note above. Issue Semi pipelined flush not back pressuring when stencil buffer state is enabling thread dispatch. Workaround Astep only An additional pipe control with post-sync = store dword operation would be required.(w/a is to have an additional pipe control after the stencil state whenever the surface					
	28	<u> </u>	/rite Enable	97				
		Format:			Enable			
		This field	This field enables stencil writes to the Stencil buffer surface. Both this field and the Stencil Buffer Write Enable field in DEPTH_STENCIL_STATE must be enabled in order for stencil writes to occur.					
	27	Null Page	e Coherency Enable					
		Format:			Enable			

This field is used for enabling NULL coherency as defined under Tiled Resources.



		3DSTATI	E_STENCI	L_BUFFER	R_BODY	
	1	/alue			Name	
	1		Enable			
	0 Disable [Default]					
				gramming Not		
	SW must e	nable this bit o	nly if Tiled Res	ource is enabled		
26	Reserved					
	Access:				RO	
	Format:				MBZ	
25	if enabled, i	led, Stencil Buf	tencil Buffer Co	ompression is En initialized via st	abled encil clear (HZ_OP) before any	
			Pro	gramming Not	tes	
		et this bit if the n Bit[24] of this		l surface enable	is also set. The Stencil surface control	
	opcodes se surface. If the control surf uncompres	Control Surface Enable If set to 1, it indicates if the common control surface is present. The read and write transaction opcodes sent by the clients (HZ, Z, STC) to the fabric are different depending on the control surface. If the control surface is not present, the reads and writes are in legacy mode. If the control surface is present, the reads and write opcodes will be either UNCOMPRESSED_TYP for uncompressible transactions or COMPRESSED_TYP for compressible transactions. Programming Notes				
23	SW must set this bit to "1", if the common control surface is present in the system. Corner Texel Mode					
23	Format:	ici iviode		Enab	le	
	This field, v		,	n a surface is usi	ing corner texel-mode for stencil calculating the offset within a surface.	
	Value	Na	me		Description	
	0h	Disable [Defa	ult]	Corner Texel m	ode is not enabled.	
	1h	Enable		Corner Texel M	ode is enabled.	
	Programming Notes Corner texel mode for the stencil buffer must be the same as the Corner texel mode of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL					



		31	DSTA	TE_STENCIL_BUFFER	BODY				
	22:18	Reserved							
		Access:			RO				
		Format:			MBZ				
	17	Reserved							
		Access:			RO				
		Format:			MBZ				
	16:0	Surface Pitch							
		Format:		U17	-1				
		Data Formats s	ection fo	- ·	the Cu parameter (refer to <i>Memory</i> er depending on the case). The range in ^(Cu) tiles]				
		Value	Name	Des	cription				
		[7Fh,1FFFFh]		corresponding to [128B, 256KB] al	so restricted to a multiple of 128B				
		Programming Notes							
		The pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB]. The minimum pitch should be calculated as per the formula given below. The minimum pitch should be calculated based on Cu, Cv, W_L . The Cu, Cv are the tile constants and W_L is the aligned width adjusted for MSAA. use this for pitch formula: Minimum_pitch = (ceiling((W_0 * pixel_size) / (1 « Cu)) *(1 « Cu)) 1; // W_0 is the aligned width for the largest LOD (i.e LOD 0) (1 « Cu) = tile width in bytes (1 « Cv) = tile height in lines Pixel_size = 1 (for STC buffer)							
12	63:0	Surface Base A	Address						
		Format: GraphicsAddress[63:0] This field specifies address of the buffer in mapped Graphics Memory. Graphics Address [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] = [47].							
		Programming Notes							
		The stencil Buffer can only be mapped to Main Memory (uncached). If the surface is tiled, the base address must conform to the Per-Surface Tiling Alignment. If the buffer is linear, the surface must be 64-byte aligned.							
		If the buffer is	linear, t	he surface must be 64-byte aligned	surface must be 64-byte aligned.				
3	31	Reserved							
		Access:			RO				
		Format:			MBZ				



3DSTATE STENCIL BUFFER BODY

30:17 **Height**

U14-1 Format:

This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level.

Value	Name	Description	Exists If
[0,16383]	Legal	Height of surface -	(Structure[RENDER_SURFACE_STATE][Surface
	Range	1 (y/v dimension)	Type]=='SURFTYPE_2D')
[0,16383]	Legal Range	•	(Structure[RENDER_SURFACE_STATE][Surface Type] = = 'SURFTYPE_CUBE')

Programming Notes

The Height of the stencil buffer must be the same as the

- 1. Height of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE 2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).
- 2.Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_typeare SURFTYPE_NULL

16 Reserved

Access:	RO
Format:	MBZ

15 Reserved

1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
Access:	RO
Format:	MBZ

14:1 | Width

U14-1 Format:

This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels.

Value	Name	Description	Exists If
[0,16383]			(Structure[RENDER_SURFACE_STATE][Surface
	Range	(x/u dimension)	Type]=='SURFTYPE_2D')
[0,16383]	Legal	Width of surface - 1	(Structure[RENDER_SURFACE_STATE][Surface
	Range	(x/u dimension)	Type]=='SURFTYPE_CUBE')

Programming Notes

The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to Height.

- 1. The Width of the stencil buffer must be the same as the Width of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).
- 2.Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf typeare SURFTYPE NULL



			3DS	TATE_STEN	CIL_BUFFER	BODY				
	0	Reserved								
		Access:				RO				
		Format:				MBZ				
4	31	Reserved								
		Access:				RO				
		Format: MBZ								
	30:20	Depth								
		Format:			U11-	-1				
		elements	allowed to	be accessed starti	ng at the Minimum	texture or the number of array Array Element for arrayed surfaces. If depth of the base MIP level.				
		Value	Name	Description		Exists If				
		[0,2047]	Legal Range	Number of array elements - 1	(Structure[RENDE Type]=='SURFTYF	R_SURFACE_STATE][Surface PE_2D')				
		[0,0]	Legal Range	Must be zero	(Structure[RENDE Type]=='SURFTYF	R_SURFACE_STATE][Surface PE_CUBE')				
		Programming Notes								
		The Depth of the Stencil buffer must be the same as 1. The Depth of the render target(s) (defined in SURFACE_STATE). 2.Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless Depth buffer surf_type is SURFTYPE_NULL								
	19	Reserved								
		Access:				RO				
		Format:				MBZ				
	18:8	Minimun	n Array El	ement						
		Format:				U11				
		this surfa	ce. The de		is added to this field	ement that can be accessed as part of I before being used to address the				
		Value	Name	e	E	xists If				
		[0,2047]	SURFTYP	-	•	ATE][Surface :[RENDER_SURFACE_STATE][Surface				
					Dun anna granden - North					
		N 41 1			Programming Note					
		1. Rende		(defined in SURFAC		same as the Surface Type of the ther the Stencil buffer or render				
		2. Depth	buffer (de	fined in 3DSTATE_E	DEPTH_BUFFER) unle	ess either the depth buffer or Stencil				



			3DSTAT	E_STEN	ICIL_BUFFER	BODY				
		buffer surf_	type are SUR	FTYPE_NULL						
	7	Reserved								
		Access:				RO				
		Format:				MBZ				
	6:0	Stencil Buf	Stencil Buffer Object Control State							
		Format:	MEMO	ORY_OBJECT	_CONTROL_STATE					
		Specifies th	ne memory ob	ject control	state for the stencil b	ouffer.				
5	31:30	Tiled Mode For stencil ignored.		es: This field	specifies the tiled mo	ode. For other surfaces: This field is				
		Value	Name		De	scription				
		0h	NONE	No tiled mo	odes (TileYf, TileYs). U	Jse Standard TileY				
		1h	TILEYF	4KB tiled m	ode					
		2h	TILEYS	64KB tiled i	mode					
		3h	Reserved							
		Programming Notes								
		If Tile Mode is not set to TILEMODE_YMAJOR, this field must be set to TRMODE_NONE.								
	29:26	Mip Tail St	art LOD							
		Format:				U4				
		the first one layout than	e in the MIP ta	nil if Tiled M e surface. Re	ode is not TRMODE_ efer to the <i>Memory Do</i>	NONE. The MIP tail has a different ata Formats section for more details.				
					Programming Note	es es				
		This field must be zero if the Surface Format is MONO8. This field is ignored if Tiled Mode is TRMODE_NONE unless Surface Type is SURFTYPE_1D.								
		tail do not	overlap given able indicates cases:	the storage the maximu	algorithms given in t	et to ensure that mips within the mip the Memory Data Formats section. The at is set to be the Mip Tail Start LOD				
		Tiling Mode	Slot Size in Bytes	8-bit Size						
		2D TileYs		(128, 256)						
		2D TileYf	1x 2KB	(32, 64)						
	25:6	Reserved								
		Access:				RO				
		Format:				MBZ				



			3DS	TATE_STENC	IL_B	UFFER	BODY	Y		
	5:0	Reserved	l							
		Access:					RO			
		Format:					MBZ			
6	31:21	Render T	arget Vie	w Extent						
		Format:				U11-	·1			
		Value	Value Name Description					sts If		
		[0,2047]	Legal Range	Number of array elements- 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')					
		[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type] = = 'SURFTYPE_CUBE')					
				Pi	rogramı	ming Note	es			
		Render Target View Extof the stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the depth buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL								
	20	Reserved								
		Access:					RO			
		Format:					MBZ			
	19:16	Surf LOD)							
		Format:					L	J4		
		LOD unit	S		Į					
				Value			Name			
		[0-14]								
			Programming Notes							
		Surf LOD of the stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL								
	15	Reserved								
		Access:					RO			
		Format:					MBZ			



3DSTATE STENCIL BUFFER BODY

14:0 Surface QPitch

Format: U17[16:2]

The interpretation of this field is dependent on **Surface Type** as follows:

• SURFTYPE_2D/CUBE: distance in *rows* between array slices.

Other surface types: field is ignored

Format:

QPitch[16:2]

Value	Name	Description
[1h,7FFFh]		in multiples of 4 (low 2 bits missing)

Programming Notes

For 2D Surfaces: This field must be set to an integer multiple of 8. Software must ensure that this field is set to a value sufficiently large that array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored.

TYS/TYF QPitch is valid only for 2D array surfaces and represents the tile-padded total number of texels(lines) in a single array slice.

Height of each LOD:

 $HL = AlignToTileHeight(MSAA_height_factor * (height »L) > 0?height »L : 1), where AlignToTileHeight(x) is (ceiling((x) / (1 « Cv)) *(1 « Cv))$

Height of all LODs is a sum:

H = H0 + H1 + ... Hn,

N is number of mip levels.

If surface has MIP tail, equation stops at Hn where n=MipTailStartLOD. MipTail is single tile.

QPitch is multiple of tile height (1 « Cv) and should be equal or greater H computed above.



3DSTATE_STREAMOUT_BODY

		3DSTATE_STREAMOUT_B	ODY						
Source:		RenderCS							
Size (in b	oits):	128							
Default V	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000							
DWord	Bit	Description							
0	31	SO Function Enable							
		Format:	U1						
		If set, the SO function is enabled. Vertex data will be streat overflow detection) as controlled by the various SO-related function is disabled, and therefore no vertex data will be stream Select fields will still (if any) are forwarded down the pipeline for (possible) rendered.	d state variables. If clear, the SO treamed out to memory. However, the I be used to determine which vertices						
	30	API Rendering Disable							
		Format: U1							
		If set, Indicates the API wants the SO stage not to forward any topologies down the pipeline. If clear, Indicates the API wants the SO stage to forward topologies associated with Render Stream Select down the pipeline. This bit is used even if SO Function Enable is DISABLED.							
		Programming Notes							
		The SOL unit generates an SOL_INT::Render_Enable which ultimately controls whether rendering occurs or not.							
	29	Reserved							
		Access:	RO						
		Format:	MBZ						
	28:27	Render Stream Select							
		Format: U2							
		This field specifies which stream has been selected to be to possible rendering. Topologies from other streams will not Rendering Disable is set, this field is ignored, as no topologies.	t be passed down the pipeline. If						
		SO Function Enable must also be ENABLED in order for this field to select a strea rendering. When SO Function Enable is DISABLED and Rendering Disable is clear rendering is enabled), StreamID is ignored downstream of the SO stage, allowing be rendered.							
	26	Reorder Mode This bit controls how vertices of triangle objects in TRISTR reordered for the purposes of stream-out only (does not in Buffering.							



			3	DSTA	TE_STREAMOUT_B	ODY	,						
		Value	Name		Descri	ption							
		0h	LEADING	leading	the vertices of alternating trian (first) vertices are in consecutive ing is performed on alternating	e order	starting at v0. A similar						
		1h	TRAILING	trailing	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.								
	25	SO Stat	istics Ena	ble									
		Format	:		Enable)							
		This bit	controls	whether S	StreamOutput statistics register(s) can b	e incremented.						
		Value	Name		Descrip	tion							
		0h			D_NUM_PRIMS_WRITTEN[03] and SO_PRIM_STORAGE_NEEDED[03] registed annot increment.								
		1h		SO_NUM_ can incren	PRIMS_WRITTEN[03] and SO_Fnent.	PRIM_ST	ORAGE_NEEDED[03] registers						
	24:23	This fie			around override for the comput								
		Value		ame Description									
		0h Normal			SOL_INT::Render_Enable is computed normally								
		1h	Resre	ved									
		2h	Force	_Off	Forces the rendering to be disa								
		3h	Force	_on	Forces the rendering to be enabled.								
	22:0	Reserve	ed										
		Access	:			RO							
		Format	:	MBZ									
1	31:30	Reserve	ed										
		Access	•			RO							
		Format	:			MBZ							
	29	Stream	3 Vertex	Read Of	fset								
		Format	:				U1						
			Specifies amount of data to skip over before reading back Stream 3 vertex data. (See Stream 0 Vertex Read Offset)										
	28:24	Stream	3 Vertex	Read Ler	ngth								
		Format	:		I	J5-1							
		(See St	ream 0 Ve	ertex Reac	Length)								
	23:22	Reserve	ed			l.							
		Access				RO							
		Format	:			MBZ							



		3DSTATE_STREAMOUT_B	BODY							
	21	Stream 2 Vertex Read Offset								
		Format:	U1							
		Specifies amount of data to skip over before reading back Stream 2 vertex data. (See Stream 0 Vertex Read Offset)								
-	20:16	6 Stream 2 Vertex Read Length								
		Format:	U5-1							
	15:14	Reserved								
		Access:	RO							
		Format:	MBZ							
	13	Stream 1 Vertex Read Offset								
		Format:	U1							
		Specifies amount of data to skip over before reading back Vertex Read Offset)	k Stream 1 vertex data. (See Stream 0							
	12:8	Stream 1 Vertex Read Length								
		Format:	U5-1							
		(See Stream 0 Vertex Read Length)								
	7:6	Reserved								
		Access:	RO							
		Format:	MBZ							
	5	Stream 0 Vertex Read Offset								
		Format:	U1							
		Specifies amount of data to skip over before reading back the GS is enabled and the Output Vertex Size field in 3DST 16B unit).								
	4:0	Stream 0 Vertex Read Length								
			U5-1							
		Specifies amount of vertex data to read back for Stream C Vertex Read Offset location. Maximum readback is 17 256 Read data past the end of the valid vertex data has undefi be used to source stream out data. Must be zero (i.e., read and the Output Vertex Size field in 3DSTATE_GS is program	s-bit units (34 128-bit vertex attributes). ined contents, and therefore shouldn't d length = 256b) if the GS is enabled							
2 3	31:28	Reserved								
		Access:	RO							
		Format:	MBZ							
2	27:16	Buffer 1 Surface Pitch								



		3	DSTATE_STREAMOUT_E	BODY						
1	5:12	Reserved								
		Access:		RO						
		Format:		MBZ						
1	11:0	Buffer 0 Surface	Pitch							
		Format:		U12						
		This field specifie	s the pitch of the SO buffer in #Bytes.							
		Value	N	ame						
		[0,2048]	Must be 0 or a multiple of 4 Bytes.							
		Programming Notes								
		A Surface Pitch o Address is ignore	f 0 indicates an un-bound buffer. No wr ed.	ites are performed. Surface Base						
3 3	31:28	Reserved								
		Access:		RO						
		Format:		MBZ						
2	27:16	Buffer 3 Surface	Pitch							
		Format:		U12						
1	5:12	Reserved								
		Access:		RO						
		Format:		MBZ						
1	11:0	Buffer 2 Surface	Pitch							



3DSTATE_TE_BODY

	3DSTATE_TE_BODY																						
Source:	urce: RenderCS																						
Size (in																							
Default	Value:	alue: 0x00000000, 0x00000000, 0x000000000																					
DWor																							
d	Bit					Descri	ption																
0	31:2		Reserved																				
	4	Acce						R															
		Form						IV	IBZ														
	23:2		Header Layout	- £ + +		4: £-		NACO	DC :	. د. د مله	-4-1- 1-	I T	h = 1=										
	2		field describes the layout on Inds on the value of this fie					VVOR	ווו כעי	ше ра	atch h	eauer. i	ne layout										
		Valu											Programmi										
		e 0h	Name LEGACY		1		De	scripti	on	1			ng Notes										
		OII	LEGACT		DW 7	DW6	DW5	DW4	DW	3 DW	DV /2 1												
					UEQ	UEQ1	VEQ0				de -	-											
				QUAD	0 UEQ	VEQ0	WEQ	1 Insid	U -	V -		_											
				TRI	0	7200	0	e															
				ISOLIN	Line Deta	Line Densit	. -	-	-	-	-	-											
				E	il	у																	
		2h	REVERSED		DW 7	DW 6	DW5	DW4	DW3	DW2	DW1	DW0											
														QUAD	-	-	Insid e V	Insid e U	VEQ1	VEQ0	UEQ1	UEQ 0	
				TRI	-	-	-	-	Insid e	WEQ 0	VEQ0	UEQ 0											
					-	-	-	-	-	-	Line Densit	Line Detai											
	2h DEVEDEED TRUINGIDE CEDAD										у	<u> </u>	T										
		3h	REVERSED_TRI_INSIDE_SEPAR ATE	TRI -	W7 DV	V6 DW			V3 DW	-			This layout may only be										
		used with									used with a TE Domain												
		of TRI.																					
	21	Reser	ved										1										
		Acce						R															
		Form	at:					M	IBZ														



20	- ·	-41 F		DSTATE_TE_BODY				
20	Tessellation Factor Format							
	Value	Name		ption				
	0h	FLOAT32	The tessellation factors in the patch header are in a FLOAT32 format.					
	1h		tessellatic	The tessellation factors in the patch header are in a FLOAT16 format. The tessellation factors still occupy the same DWORD as with the FLOAT32 format, but occupy only bits [15:0] of the DWORD.				
19	Tessella	ation Scale	Factor E	nable				
	Forma	t:		Enable	2			
	If ENA	BLED, the te	essellation	factors will be multiplied by the	e Tessellation Scale Factor.			
				Programming Note	es			
	Note t	Note that if ENABLED, the Tessellation Factor Format must be FLOAT16.						
18:1	Reserved							
7	Access	:			RO			
	Forma	t:			MBZ			
16	Reserved							
	Access	•		RO				
	Forma	t:		MBZ				
15:1	Reserve	ed						
4	Access	:		RO				
	Format:				MBZ			
13:1	Partitio	ning						
2	Forma	t:			U2			
	This fie	ld specifies	how edg	es are partitioned based on tess	sellation factor.			
	Value	Nan	ne	D	escription			
	0h	INTEGER		Outside/inside edges are divid sized segments.	ed into an integer number of	equa		
	1h	ODD_FRAC	CTIONAL	Outside/inside edges are dividunequal-sized segments.	ed into an odd number of po	ssibly		
	2h	EVEN_FRA	CTIONAL	Outside/inside edges are dividunequal-sized segments.	ed into an even number of po	ossibl		
	3h POW2 Outside/inside edges are divi			Outside/inside edges are divid- sized segments.	ed into a power of 2 number	of ec		
11:1	Reserve	ed						
0	Access	:			RO			
	Format:				MBZ			



	•		3	DSTATE_TE_BODY			
9:8	Output	Topology	/			,	
	Format: U2					U2	
	This fie	ld specifie	s which pr	imitive types are to be output.			
	Value	Name		Descri	ption		
	0h	POINT	Points are	e output (as POINTLIST topologi	es)		
	1h	LINE	Lines are selected.	ines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is elected.			
	2h	TRI_CW		Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.			
	3h	TRI_CCW		ockwise-ordered triangles are ou r topologies). Not valid if ISOLIN	•		
7:6	Reserve	ed					
	Access	•			RO		
	Format	t:			MBZ		
5:4	TE Don	nain					
	Format	t:				U2	
			which type of domain is to be tessellated.				
	Valu	ie l	lame Descript		escription	on	
	0h	QUA	D	2D (U, V) domain is tessellated			
	1h	TRI		Triangular (U, V, W) domain is	tessellate	ed	
	2h	ISOL	INE 2D (U, V) domain is tessellated.				
3	Reserve	ed					
	Access	:			RO		
	Format	t:			MBZ		
2:1	TE Mod	de					
	Format: U2 When TE Enable is ENABLED, this field specifies the overall operation of the TE stage. This field is			U2			
				n of the TE stage. This field is			
	ignored if TE Enable is DISABLED.						
	Value	Name		Descri			
	0h	HW_TESS		HW Tessellation Mode. The Tessl d are used to perform fixed-fund domain		•	



			3DS	TATE_TE_BODY				
	0	TE Enable						
		Format: Enable						
		If ENABLED, the TE stage will perform tessellation processing on incoming patch primitives. The TE Mode field determines how this tessellation operation proceeds. If DISABLED, the TE goes into pass-through mode. All other state fields are ignored.						
				Programming Notes				
		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw common can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.						
1	31:0	Maximum Tessellation Fa	actor O	edd				
		Format:		IEEE_FLOAT				
		This field specifies the max mode.	ximum	TessFactor for ODD_FRACTIONAL partitioning when in HW_TESS				
		Value	Name	Description				
		[3F800000h,427C0000h] [Value can be set between [1,63]. Value must be a IEEE_Float representation of an odd integer.				
		Programming Notes						
		Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.						
2	31:0	Maximum Tessellation Fa	actor N	lot Odd				
		Format:		IEEE_FLOAT				
		This field specifies the maxwhen in HW_TESS mode.	ximum '	TessFactor for EVEN_FRACTIONAL, INTEGER or POW2 partitioning				
		when in HW_TESS mode.	Name	TessFactor for EVEN_FRACTIONAL, INTEGER or POW2 partitioning Description				
		when in HW_TESS mode.	Name [2,64]	· -				
		when in HW_TESS mode. Value	Name [2,64]	Description Value can be set between [2,64]. Value must be a IEEE_Float				
		when in HW_TESS mode. Value [40000000h,42800000h]	Name [2,64]	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer.				
		when in HW_TESS mode. Value [40000000h,42800000h] [Note that ISOLINE's LineD Partitioning state.	Name [2,64] Density	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes				
3	31:0	when in HW_TESS mode. Value [40000000h,42800000h] [Note that ISOLINE's LineD Partitioning state.	Name [2,64] Density	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes TF is always subjected to INTEGER partitioning regardless of the				
3	31:0	when in HW_TESS mode. Value [40000000h,42800000h] Note that ISOLINE's LineD Partitioning state. If Partioning is set to POW	Name [2,64] Density	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes TF is always subjected to INTEGER partitioning regardless of the				
3	31:0	when in HW_TESS mode. Value [40000000h,42800000h] Note that ISOLINE's LineD Partitioning state. If Partioning is set to POW Tessellation Scale Factor Format:	Name [2,64] Density	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes TF is always subjected to INTEGER partitioning regardless of the field must be programmed to a power of 2 number.				
3	31:0	when in HW_TESS mode. Value [40000000h,42800000h] Note that ISOLINE's LineD Partitioning state. If Partioning is set to POW Tessellation Scale Factor Format: If Tessellation Scale Factor	Name [2,64] Density	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes TF is always subjected to INTEGER partitioning regardless of the field must be programmed to a power of 2 number. IEEE_FLOAT				
3	31:0	when in HW_TESS mode. Value [40000000h,42800000h] Note that ISOLINE's LineD Partitioning state. If Partioning is set to POW Tessellation Scale Factor Format: If Tessellation Scale Factor multiplied by this value.	Name [2,64] Density V2, this	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer. Programming Notes TF is always subjected to INTEGER partitioning regardless of the field must be programmed to a power of 2 number. IEEE_FLOAT e is ENABLED, the tessellation factors in the patch header will be				



3DSTATE_URB_ALLOC_DS_BODY

	3DSTATE_URB_ALLOC_DS_BODY							
Sour	ce:	Render	CS					
Size (ze (in bits): 64							
Default Value: 0x00000000, 0x00000000								
DW								
ord	Bit		Descrip	tion				
0	31:29							
		Access:			RO			
		Format:			MBZ			
	28:21	DS URB Starting	Address SliceN					
		Format:				U8		
		allocation, specif	This field specifies the offset (from the start of the URB memory in additional slices) of the DS URB allocation, specified in multiples of 8 KB. For each additional, enabled slice, HW will increase the DS URB Starting Address by the value specified, resulting in an DS URB Starting Address within the total URB space.					
			Value			Name		
		[0,127]	[0,127]					
		Programming Notes						
		This field is ignored by HW as there is only one slice in the device.						
	20:18							
		Access:			RO			
		Format: MBZ						
	17:10	DS URB Starting Address Slice0						
		Format:				U8		
		for Slice0, specifi	es the offset (from the start of Slice0 ed in multiples of 8 KB. This address ons begin at offset 0 in URB memory	must ac	-			
		Value	Pro	grammi	ing Not	es		
		[0,127]	The DS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS,3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.					
	9:0	DS URB Entry A	llocation Size					
		Format:		U10-	1			
		Specifies the size	e, count of 512-bit units, of each UR	B entry o	wned by	y DS.		



		3DSTATE_URB_ALLO	_DS_B	ODY			
		Value		Name			
		[0,511]					
1	31:16	DS Number of URB Entries SliceN	_				
		Format:		U16			
		This field specifies the number of URB entries in slice	s beyond S	lice0 to be allocated to DS.			
		Value		Name			
		[0,3576]					
		Programmin					
		This field is ignored by HW as there is only one slice in the device.					
		DS Number of URB Entries must be divisible by 8 if to 512-bit URB entries."2:0" = reserved "000b"	ne DS URB	Entry Allocation Size is less than 9			
	15:0	DS Number of URB Entries Slice0					
		Format:		U16			
		This field specifies the number of URB entries in Slice	0 URB men	nory to be allocated to DS.			
		Value		Name			
		[0,3576]					
		Programming Notes					
		DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"					



3DSTATE_URB_ALLOC_GS_BODY

	3DSTATE_URB_ALLOC_GS_BODY						
Source:		RenderCS					
Size (in bits	s):	64	64				
Default Val	lue:	0x000000	00, 0x0000000				
DWord	Bit		Descrip	otion			
0	31:29	Reserved					
		Access:			RO		
		Format:			MBZ		
	28:21	GS URB Sta	rting Address SliceN				
		Format:			U8		
		•	pecifies the offset (from the start of t allocation, specified in multiples of 8		memory in slices beyond Slice0) of		
			Value		Name		
		[0,127]					
		Programming Notes This field is ignored by LIW as there is only one slice in the device					
		This field is ignored by HW as there is only one slice in the device.					
	20:18	Reserved					
		Access:			RO		
		Format:			MBZ		
	17:10		rting Address Slice0		Tue T		
		Format:			U8		
		specified in	multiples of 8 KB. This address must occitions begin at offset 0 in Slice0 Ul	accoun			
		Value			g Notes		
		[0,127]	The GS URB Starting Address Slice (push constant space allocated using3DSTATE_PUSH_CONSTANT_A	0 must be greater than the render and posh ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLO ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALL			
	9:0	GS URB Ent	ry Allocation Size				
		Format:		U10			
		Specifies th	e size,count of 512-bit units, of each	URB er	,		
			Value		Name		
		[0,511]					



		3DSTATE_URB_ALLOC_G	S_BODY			
1	31:16	GS Number of URB Entries SliceN				
		Format:	U16			
		This field specifies the number of URB entries in sli SW shall ensure that the GS Number of URB Entries range listed below.	•			
		Value	Name			
		[0,1548]				
		Programming	Notes			
		This field is ignored by single-slice devices.				
		GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"				
		This field is ignored by HW as there is only one slic	This field is ignored by HW as there is only one slice in the device.			
	15:0	GS Number of URB Entries Slice0				
		Format:	U16			
		This field specifies the number of URB entries in Sli SW shall ensure that the GS Number of Entries does range listed below.	•			
		Value	Name			
		[0,1548]				
		Duo avanamaina	Notes			
		Programming				
		GS Number of URB Entries must be divisible by 8 if than 9 512-bit URB entries."2:0" = reserved "000b"	<u>-</u>			



3DSTATE_URB_ALLOC_HS_BODY

	3DSTATE_URB_ALLOC_HS_BODY						
Source:		Render	CS				
Size (in b	its):	64					
Default Value: 0x00000000, 0x00000000							
DWord	Bit		Descrip	tion			
0	31:29	Reserved					
		Access:			RO		
		Format:			MBZ		
	28:21	HS URB St	arting Address SliceN				
		Format:			U8		
			pecifies the offset (from the start of the ocation, specified in multiples of 8 KB.	e URB m	emory in slices beyond Slice0) of the		
			Value		Name		
		[0,127]					
		Programming Notes					
		This field is ignored by HW as there is only one slice in the device.					
	20:18	Reserved					
		Access:			RO		
		Format:			MBZ		
	17:10	HS URB Starting Address Slice0					
		Format:			U8		
		This field specifies the offset (from the start of Slice0 URB memory) of the HS URB allocation, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.					
		Value	Progra	amming	Notes		
		[0,127]	The VS URB Starting Address Slice 0 n	nust be	greater than the render and posh		
			S,3DSTATE_PUSH_CONSTANT_ALLOC	nt space allocated TE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS SH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.			
	9:0	HS URB En	try Allocation Size				
		Format:	,	U10	-1		
		Specifies tl	ne size,count of 512-bit units, of each L	JRB entr	y owned by HS.		
			Value		Name		
		[0,511]					



		3DSTATE_URB_ALLOC_H	S_BODY				
1	31:16	HS Number of URB Entries SliceN					
		Format:	U16				
		This field specifies the number of URB entries in slice shall ensure that the total HS Number of URB Entries range listed below.	•				
		Value	Name				
		[0,1548]					
		Programming Notes					
		This field is ignored by HW as there is only one slice in the device.					
		HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"					
	15:0	HS Number of URB Entries Slice0					
		Format:	U16				
		This field specifies the number of URB entries in Slice shall ensure that the total HS Number of Entries does listed below.					
		Value	Name				
		[0,1548]					
		Programming Notes					
		HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"					



3DSTATE_URB_ALLOC_VS_BODY

	3DSTATE_URB_ALLOC_VS_BODY								
Source:		Rende	erCS						
Size (in bits): 64									
Default Value: 0x00000000, 0x00000000									
DWord	Bit		Descrip	otion					
0	31:29	Reserved							
		Access:			RO				
		Format:			MBZ				
	28:21	VS URB St	arting Address SliceN						
		Format:				U8			
		URB allocat	pecifies the offset (from the start of the tion, specified in multiples of 8 KB. For e Starting Address by the value specified	each add	itional, e	enabled slice, HW will increase			
			Value			Name			
		[0,127]							
		Programming Notes							
		This field is ignored by HW as there is only one slice in the device.							
		Reserved							
	20:18	Access:			RO				
		Format:			MBZ				
	17:10	VS URB Starting Address Slice0							
	17.10	Format:							
		This field specifies the offset (from the start of Slice0 URB memory) of the VS URB allocation							
		specified in multiples of 8 KB. This allocation must account for any Push Constant allocations, as							
			ations begin at offset 0 in Slice0 URB m	emory.					
		Value	_	amming					
		[0,127]	[0,127] The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_H S,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS,3D STATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.						
	9:0	VS URB En	try Allocation Size						
		Format:		U10-	1				
		Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).							



		3DSTAT	E_URB_ALL	OC_VS	BODY			
		Valu	ie		Name			
		[0,511]						
				mming No				
		-	•	•	and output of the VS shader, the VS ne vertex input and output structures.			
1	31:16	VS Number of URB Entrie	es SliceN					
		Format:			U16			
		This field specifies the number of URB entries in slices beyond Slice0 to be allocated to VS. SW shall ensure that the total Number of Entries does not exceed the relevant ValidValue range listed below.						
		Value	Name					
		[64,3576]		RenderCS				
		[64,1280]		PositionC	5			
		Programming Notes						
		This field is ignored by HW as there is only one slice in the device.						
		VS URB entries shall be allocated even if VS Function Enable is DISABLED.						
		VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"						
	15:0	VS Number of URB Entries Slice0						
		Format:			U16			
					JRB memory to be allocated to VS. SW cceed the relevant ValidValue range listed			
		Value	Name					
		[64,3576]		RenderCS				
		[64,1280]		PositionC	5			
		Programming Notes						
		VS URB entries shall be all	located even if VS F	unction En	able is DISABLED.			
		VS Number of URB Entries 9 512-bit URB entries."2:0		-	VS URB Entry Allocation Size is less than			



3DSTATE_URB_DS_BODY

		3DSTATE_URB_DS_I	BODY				
Source:		RenderCS					
Size (in bits): 32							
Default V		0x00000000					
DWord	Bit	Description	on				
0	31:25	•					
		Format:	U7				
		Offset from the start of the URB memory where DS s 8 KB.	starts its allocation, specified in multiples of				
		Value	Name				
		[0,127]					
		Programming	Notes				
		If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8.					
		If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT					
		1, the lower limit is 4.					
-		If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.					
	24:16	DS URB Entry Allocation Size	lug 4				
		Format: U9-1					
		Specifies the length, count of 512-bit units, of each URB entry owned by DS. This field is always used (even if DS Function Enable is DISABLED).					
	15:0	DS Number of URB Entries					
		Specifies the number of URB entries that are used by DS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if DS Function Enable is DISABLED).					
		If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that mu be allocated is 34 URB entries.					
		Value	Name				
		[0,3576]					
		Programming	Notes				
		DS Number of URB Entries must be divisible by 8 if t					
		programmed to a value less than 9, which is 10 512-	•				



3DSTATE_URB_GS_BODY

		3DSTATE_URB_GS	BODY				
Source:	Source: RenderCS						
Size (in b	oits):	32					
Default \		0x0000000					
DWord	Bit	Description					
0	31:25	GS URB Starting Address					
		Format:	U7				
		Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB.					
		Value	Name				
		[0,127]					
		Programming Notes					
		If CTXT_SR_CTL::POSH_Enable is set and Push Con	stants are required or Device[SliceCount] GT				
		1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT					
		1, the lower limit is 4.	onstants are required or Device[SilceCount] G1				
		If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.					
	24:16	6 GS URB Entry Allocation Size					
		Format:	U9-1				
		Specifies the length, count of 512-bit units, of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).					
	15:0	 					
	. 5.10	Specifies the number of URB entries that are used multiple slices are enabled, HW will multiply the va order to determine the total number of entries. SW	llue programmed by the number of slices in				
		does not exceed the relevant ValidValue range listed below.					
		This field is always used (even if GS Function Enabl	e is DISABLED).				
		Value	Name				
		[0,1548]					
		Programmir	ng Notes				
		Only if GS is disabled can this field be programmed to 0. If GS is enabled this field shall be					
		programmed to a value greater than 0. For GS Dispatch Mode "Single", this field shall be					
		programmed to a value greater than or equal to 1. For other GS Dispatch Modes, refer to the definition of Dispatch Mode (3DSTATE_GS) for minimum values of this field.					
		GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000"					
		When 3DSTATE_GS:Enable is true, the minimum number of GS Number of URB Entries must be set to 2.					



3DSTATE_URB_HS_BODY

3DSTATE_URB_HS_BODY							
Source:		RenderCS					
Size (in bits):		32					
Default \	/alue:	0x00000000					
DWord	Bit	Description					
0	31:25	HS URB Starting Address					
		Format:	U7				
		Offset from the start of the URB memory where HS starts its allocation, specified in multiples of 8 KB.					
		Value	Name				
		[0,127]					
		Programming Notes					
		If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 4.					
		If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.					
-	24:16	HS URB Entry Allocation Size					
		Format:	U9-1				
		Specifies the length, count of 512-bit units, of each URB entry owned by HS. This field is always used (even if HS Function Enable is DISABLED).					
	15:0	HS Number of URB Entries Specifies the number of URB entries that are used by HS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if HS Function Enable is DISABLED). Programming Restriction:HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000" Value Name					
		[0,1548]					



3DSTATE_URB_VS_BODY

		3DS	TATE URB	VS BODY			
Source: Size (in b	oits):	RenderCS 32					
Default Value:		0x00000000					
DWord	Bit	Description					
0	31:25	VS URB Starting Address					
		Format:		U7			
		Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.					
		Valu	ie	Name			
		[0,127]					
		Programming Notes					
		If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT					
		1, the lower limit is 4. If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.					
	24:16	6 VS URB Entry Allocation Size					
		Format:		U9-1			
		Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).					
		Programming Notes					
		Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.					
	15:0	VS Number of URB Entri	es				
		Format:		U16			
		Specifies the number of URB entries that are used by VS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if VS Function Enable is DISABLED).					
		Value	Name				
		[64,3576]		RenderCS			
		[64,1280]		PositionCS			



Programming Notes Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"

intel

3DSTATE_VF_BODY

	3DSTATE_VF_BODY								
Source:		RenderCS							
Size (in l	oits):	32							
Default '	Value:	0x00000000							
DWord	Bit	Description							
0	31:0	Cut Index This field specifies the index value that is considered the "cut index" which vertex indices are compared to if a Cut Index Enable is set. The Cut Index is compared to the fetched (and possibly-sign-extended) vertex index, and if these values are equal, the current primitive topology is terminated. Note that, for index buffers less than 32bpp, it is possible to set the Cut Index to a (large) value that will never match a sign-extended vertex index.							



3DSTATE_VF_COMPONENT_PACKING_BODY

	3DSTATE_VF_COMPONENT_PACKING_BODY						
Source:	RenderCS	;					
Size (in bits):	128						
Default Value:	0x000000	00, 0x0000000	0, 0x00000000, 0x00000000				
DWord	Bit		Description				
03	127:0	Vertex Elements Enables					
		Format:	COMPONENT_ENABLES[32]				



3DSTATE_VF_INSTANCING_BODY

	3DSTATE_VF_INSTANCING_BODY								
Source:		R	enderCS						
Size (in b	oits):	6	4						
Default \	Value:	0x00000000, 0x00000000							
DWord	Bit			Description					
0	31:10	Reserve	ed						
		Access	:		RO				
		Forma	t:		MBZ				
	9	Instanc	e Stride E	nable					
		Forma	t:	Enable	2				
		Value	Name	Descri	ntion				
		0h		The Instance Stride value is neither defin	'	or this vertex element			
			Disabled	VF will access the Vertex Buffer as a simple Pitch as a stride.					
		1h	Enable	Instance Advancement State field define	vertex element, VF will access the Vertex Buffer as a 2D array. The e Advancement State field defines the stride between instances. The Buffer Pitch defines the stride between vertices within a given instance.				
				Programming Note	es				
		This fie	eld must b	e DISABLED when Instancing Enable is EN	IABLED.				
	8	Instanc	ing Enabl	e					
		Forma	t:	Enable	<u> </u>				
		Value	Name	Description		Programming Notes			
		Oh		This vertex element is not instanced and vertices within instances can each received data for this vertex element. Within each source vertex data for this vertex element determined according the Vertex Access 3DPRIMITIVE command. There is no Inst Step Rate state defined for this vertex element.	e different instance, the nt is Type of the ance Data	J. Oglania			
		1h	Enabled	This vertex element is instanced and the within instances will receive the same da vertex element. The source pointer for the vertex element will be (a) initialized at the 3DPRIMITIVE processing, (b) held constant vertices within an instance, and (c) advantages as a function of Instance Data	nta for this nis particular ne start of ant for all nced between	The Instance Advancement State field provides the Instance Data Step Rate.			



		3DSTATE_VF_INSTAN	ICING_	BODY		
		Programming Notes This field must be DISABLED when Instance Stride Enable is ENABLED.				
	7:6	Reserved Access: Format:	RO RO			
	5:0	Vertex Element Index Format: This field identifies which vertex element state i Value [0,33]	identifies which vertex element state is to be modified by this command.			
1	31:0	Instance Advancement State If Instancing Enable is ENABLED, this field deterry vertex element is changed between instances. On this field is generated is new (sequential) vertex for each group of instances defined in the 3DPR this field causes new data to be supplied for this group of vertices. A value of 2 causes every other new vertex element data. The special value of 0 the 3DPRIMITIVE command to be provided with effect can be achieved by setting this field to its If Instance Stride Enable is ENABLED, this field do to the next. An InstanceStride of 0 means there array with an instance dimension of 1). For this was data sequentially for each vertex within first inst buffer for the vertices in the next instance, and sequentially for each vertex within first instance.	nly after the element da IMTIVE consider instance of the same of maximum etermines to only one pertex elements, and to on.	the number of instances specified by ata provided. This process continues mmand. For example, a value of 1 in ment with each sequential (instance) group of vertices to be provided with vertices of all instances generated by data for this vertex element. (The same value.) the stride in BYTES from one instance set of instance data (a degenerate 2D ent, VF will access the vertex buffer hen return to the start of the vertex		
		The interpretation/use of this field depends on whether the Instancing Enable or Instance Stride Enable state bit is ENABLED. Software shall not concurrently ENABLE both of those state bits. If both state bits are DISABLED, this field is ignored.				



3DSTATE_VF_SGVS_2_BODY

			3DS1	TATE_VF_SGVS_	2_B(ODY	
Source:	purce: RenderCS						
Size (in b	e (in bits): 64						
Default \	/alue:	0x0	0000000, 0x000	00000			
DWord	Bit			Descript	tion		
0	31	XP1 Enak	ole	•			
		Format:		Вос	olean		
		Value	Name		De	scription	
		0h	Disabled	XP1 is not inserted			
		1h	Enabled	XP1 (as defined by XP1 So	ource S	Select) is inserted.	
	30:29	If XP1 Ena	nt VUE) where it	, this field specifies the 32	-bit co	mponent location (within the 4-	
		Value	Name	Description		escription	
		0	COMP_0	If enabled, XP1 is inserted in component 0 (.x)			
		1 COMP_1		If enabled, XP1 is inserted in component 1 (.y)			
		2	COMP_2	If enabled, XP1 is inserted in component 2 (.z)			
		3 COMP_3 If enabled, XP1 is inserted in component 3 (.w)					
	28	inserted.	able is ENABLED	, this field selects betweer o, this field is ignored.	n the av	vailable sources for the XP1 SGV to be	
		Value	Name	Description		Programming Notes	
		_	tart Instance ocation	The XP1 value is sourced from the Start Instance Location Parameter.		nstance Location is the only valid if 3DSTATE_VF::InstanceIDOffsetEnable	
		0h X	P1_PARAMETER	The XP1 value is sourced from the XP1 parameter as defined by 3DPRIMITIVE.			
-	27:22	Reserved					
		Access:				RO	
		Format:				MBZ	



04.46	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		ATE_VF_SGV	3_Z_B(
21:16	XP1 Element Offset						
	Format: U6						
			•		nent offset of the 128-bit element		
		e inserted.	rne XPT Component	Number sp	pecifies where in the specified element		
	10 15 10 15	Value	1		Name		
	[0,33]						
15	XP0 Ena	ıble		<u> </u>			
	Format:			Boolean			
	Value	Name		Do	escription		
	0h		KPO is not inserted	De	scription		
	1h		KP0 (as defined by XP	0 Source S	Select) is inserted		
14.13	XP0 Cor	mponent Number	<u> </u>				
1 1.13		-		e 32-bit co	omponent location (within the 4-		
	component VUE) where it is inserted. If XPO Enable is DISABLED, this field is ignored.						
	Value	Name	ne Description		escription		
	0	COMP_0	If enabled, XP0 is inserted in component 0 (.x)				
	1	COMP_1	If enabled, XP0 is inserted in component 1 (.y)				
	2	COMP_2	If enabled, XP0 is inserted in component 2 (.z)				
	3	COMP_3	If enabled, XP0 is inserted in component 3 (.w)				
12	If XP0 Er inserted		this field selects betw	veen the av	vailable sources for the XP0 SGV to be		
	Value	Name		D	Description		
	1h	vertex_location	parameters passed SEQUENTIAL, the S	The XPO value is sourced from one of the two Vertex Location parameters passed in 3DPRIMITIVE. If Vertex Access Mode is SEQUENTIAL, the Start Vertex Location value is used. If Vertex Access Mode is RANDOM, the Base Vertex Location value is used.			
0h XP0_PARAMETER The XP0 value is sourced from the XP0 paramet 3DPRIMITIVE.			m the XP0 parameter as defined by				
11.	Reserved						
11:6			RO				
11:6	Access:				RO		



				3DST	ATE_VF_SGV	S_2_BC	DDY		
	5:0	XP0 Ele	ment Off	set					
		Format: U6							
					•		nent offset of the 128-l		
					The XP0 Component Enable is DISABLED, the	•	ecifies where in the sp	ecified element	
		10 15 10 15	e miserice	. 11 7(1 0		ווס ווכום וס ונ	griorea.		
		[0 22]		Valu	e		Name		
-	21.16	[0,33]	•						
1	31:16	Access:					RO		
		Format:					MBZ		
	15	XP2 Ena					<u></u>		
		Format				Boolean			
		Value	Name			Descri	ption		
		0h			XP2 is not inserted				
		1h Enabled XP2 is inserted, sourced from the XP2 parameter as defined by 3DPRIMITIVE.							
	14:13	XP2 Component Number If XP2 Enable is ENABLED, this field specifies the 32-bit component location (within the 4-							
					•		DISABLED, this field is		
		Value	e Na	ame		De	scription		
		0	COMF	2_0	If enabled, XP2 is ins	erted in cor	rted in component 0 (.x)		
		1	COMF	2_1	If enabled, XP2 is ins	erted in cor	ed in component 1 (.y)		
		2	COMF		If enabled, XP2 is ins		•		
		3	COMF	2_3	If enabled, XP2 is ins	erted in cor	mponent 3 (.w)		
	12:6	Reserve							
		Access:					RO		
		Format					MBZ		
	5:0	Format	ment Off	set			U6		
		L		NABI FD), this field specifies th	e VUF elem	ent offset of the 128-l	bit element	
					-		ecifies where in the sp		
		it is to b	e inserted		Enable is DISABLED, th	nis field is i			
				Valu	е		Name		
		[0,33]							



3DSTATE_VF_SGVS_BODY

	3DSTATE_VF_SGVS_BODY								
Source:		Ren	derCS						
Size (in b	Size (in bits): 32								
Default V	Default Value: 0x00000000								
DWord	Bit				Desc	ription			
0	31	Instancel	D Enable						
		Format:				Enable)		
		Valu		Name				cription	
		0h	Dis	sabled	Instance	ID is not in	serted		
		1h	Ena	abled	Instance	ID is inserte	ed		
	30:29	If Instance componer	ID Enable nt VUE) wh	nent Number is ENABLED, this finere it is inserted. is DISABLED, this f	·		bit com	ponent location (within the 4-	
		Value	Name			Des	cription	1	
		0	COMP_0	If enabled, Ins	If enabled, InstanceID is inserted in component 0 (.x)				
		1	COMP_1	If enabled, Ins	If enabled, InstanceID is inserted in component 1 (.y)				
		2	COMP_2	If enabled, Ins	If enabled, InstanceID is inserted in component 2 (.z)				
		3	COMP_3	3 If enabled, InstanceID is inserted in component 3 (.w)					
	28:22	Reserved							
		Access:					RO		
		Format:			MBZ				
	21:16	Instancell	D Elemen	t Offset					
		Format: U6							
		If InstanceID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The InstanceID Component Number specifies where in the specified element it is inserted.							
		•		Value		Name		Name	
		[0,33]							
	15	VertexID	Enable						
		Format: Enable							
		Valu		Managa			Door		
		Valu		Name	Venter	Dianetic		scription	
		0h		sabled	-	ID is not in:			
		1h	En	nabled	Vertex	ID is inserte	ed		



[0,33]

3DSTATE VF SGVS BODY 14:13 VertexID Component Number If VertexID Enable is ENABLED, this field specifies the 32-bit component location (within the 4component VUE) where it is inserted. If VertexID Enable is DISABLED, this field is ignored. **Value Name Description** COMP_0 0 If enabled, VertexID is inserted in component 0 (.x) COMP_1 If enabled, VertexID is inserted in component 1 (.y) COMP_2 If enabled, VertexID is inserted in component 2 (.z) 3 If enabled, VertexID is inserted in component 3 (.w) COMP_3 Reserved 12:6 RO Access: MBZ Format: 5:0 **VertexID Element Offset** U6 Format: If VertexID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The VertexID Component Number specifies where in the specified element it is inserted. This is also the vertex element index. If VertexID Enable is DISABLED, this field is ignored. **Value Name**



3DSTATE_VF_TOPOLOGY_BODY

	3DSTATE_VF_TOPOLOGY_BODY						
Source:	Re	RenderCS					
Size (in bits):	32						
Default Value:	0x0	0000000					
DWord	Bit		Description				
0	31:6	Reserved					
		Access:		RO			
		Format:		MBZ			
	5:0	Primitive Topology Ty	pe				
		Format: 3D_Prim_Topo_Type					
		This field specifies the \	VF stage's Topology state.				



3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY

	3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY							
Source:		RenderCS						
Size (in b	oits):	32						
Default \	/alue:	0x000000	000					
DWord	Bit		Description					
0	31:5	CC Viewport Po	inter					
		Format:	DynamicStateOffset[31:5]CC_VIEWPORT*1	16				
		Specifies the 32 the Dynamic Sta	-byte aligned address offset of the CC_VIEV te Base Address.	WPORT state. This offset is relative to				
	4:0	Reserved	Reserved					
		Access: RO						
		Format:		MBZ				



3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY

	3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY						
Source:	urce: RenderCS						
Size (in l	oits):	32					
Default Value: 0x00000000							
DWord	Bit		Description				
0	31:6	SF Clip Viewpo	ort Pointer				
		Format:	DynamicStateOffset[31:6]SF_CLIP_VIEWPOF	RT*16			
		'	4-byte aligned address offset of the SF_CLIP State Base Address.	_VIEWPORT state. This offset is relative			
	5:0	Reserved					
		Access:		RO			
		Format:		MBZ			



3DSTATE_VS_BODY

				3DSTATE_VS_BODY				
Source:		R	enderCS					
Size (in b	its):	2	256					
Default \	/alue:			00, 0x00000000, 0x00000000, 0x00000000 00, 0x00000000	, 0x00000000, 0x00000000,			
DWord	Bit			Description				
01	63:6	Kernel	Start Po	inter				
		Format	t:	InstructionBaseOffset[63:6]				
		pipeline	stage. I	es the starting location of the kernel prog t is specified as a 64-byte-granular offset f if VS Function Enable is DISABLED.	·			
=	5:0	Reserve	ed					
		Access	:		RO			
		Format	t:		MBZ			
2	31	Reserved						
		Access:			RO			
		Format	t:		MBZ			
-	30	Vector Mask Enable						
		Format: Enable						
		Upon subsequent VS thread dispatches, this bit is loaded into the EUs Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to EU documentation for the definition and use of VME state.						
		Value	Name	Descrip	otion			
		0h	Dmask	The EU will use the Dispatch Mask (suppli execution.	ed by the VS stage) for instruction			
		1h	Vmask	The EU will use the Vector Mask (derived instruction execution.	from the Dispatch Mask) for			
				Programming Note	es			
		Under normal conditions SW shall specify DMask, as the VS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of SIMD8 Dispatch Enable). E.g., for SIMD4x2 thread execution, the VS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).						



3DSTATE_VS_BODY

29:27 Sampler Count

Format: U3

This field specifies (in multiples of 4)the number of sets of sampler state that will be prefetched for use by the VS kernel. While the prefetching of sampler state is optional and does not impact functionality, it may improve performance.

This field is ignored if the Function Enable state is set to DISABLED.

Value	Name	Description	
0h	No Samplers	no samplers used	
1h	1-4 Samplers	between 1 and 4 samplers used	
2h	5-8 Samplers	between 5 and 8 samplers used	
3h	9-12 Samplers	between 9 and 12 samplers used	
4h	13-16 Samplers	between 13 and 16 samplers used	

26 Reserved

Access:	RO
Format:	MBZ

25:18 Binding Table Entry Count

Format: U8

Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if VS Function Enable is DISABLED.

When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.

Value	Name
[0,255]	

Programming Notes

When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.

17 Thread Dispatch Priority

Format: U1

Specifies the priority of the thread for dispatch: This field is ignored if VS Function Enable is DISABLED.

Value	Name	Description
0h	Normal	Normal Priority
1h	High	High Priority



			3DSTATE_V	S_BODY			
	16	Floating Point Mode					
		Format:			U1		
		Specifies the initial floating point mode used by the dispatched thread. This field is ignored if VS Function Enable is DISABLED.					
		Value	Name		Description		
		0h	IEEE-754	Use IEEE-754	4 Rules		
		1h	Alternate	Use Alternat	e Rules		
	15	Reserved					
		Access:			RO		
		Format:			MBZ		
	14	Reserved					
		Access:			RO		
		Format:			MBZ		
	13	Illegal Opcode Ex	ception Enable				
		Format:		Enable	e		
		This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.					
	12	Accesses UAV					
		Format:		Enable	e		
		This field must be set when VS has a UAV access.					
		Programming Notes					
		This field must not be set when VS Function Enable is disabled.					
		This bit shall not be set when the command is executed in the PCS pipeline.					
	11	Reserved					
		Access:			RO		
		Format:			MBZ		
	10:8	Reserved					
		Format:			MBZ		
	7	Software Exception Enable					
		Format: Enable					
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.					
	6:0	Reserved					
		Access:			RO		
		Format:			MBZ		



	3DSTATE_VS_BODY					
34	63:32	Reserved				
		Access:			RO	
		Format:			MBZ	
	31:10	Scratch Space Base Pointer				
		Format:	Gener	ralStateOffset[31:10]		
		Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if VS Function Enable is DISABLED. In 64b OS all pointers need to be seen by SW as 48b. HW does not support a Scratch Space Base Pointer larger than 32b, therefore SW must ensure Bits <63:32> are set to 0's.				
		onter larger t	idii 525, thereit	Programming Note		
		•		o the POCS VSR stage and I	RCS VS stage shall not overlap with nabled stage in the RCS pipeline.	
	9:4	Reserved				
		Access:			RO	
		Format:			MBZ	
	3:0	Per-Thread Sci	ratch Space			
		Format:			U4	
		unit.The driver Base Pointer, to	must allocate en ensure that the out exceeding t	nough contiguous scratch s e Maximum Number of Thre	each thread spawned by this FF pace, starting at the Scratch Space eads can each get Per-Thread Scratch space. This field is ignored if VS	
		Value	Name		Description	
		[0,11]		Indicating [1K Bytes, 2M B	ytes]	
		Programming Notes				
					y. It will be passed verbatim (if not te access messages, but the Data Port	
5	31:25	Reserved				
		Access:			RO	
		Format:			MBZ	



24:20	Dispatch GRF St		ATE_VS_			
24.20	Format:	art Register For	UND Data		U5	
	Specifies the starting GRF number for the URB portion (URB constants and vertices) of the thread					
	payload.			(01)		
	This field is ignore		Enable is DIS	ABLED.		
	Value	Name			Description	
	[0,31]		indicating	GRF [R0, R3	31]	
19:17	Reserved					
	Access:				RO	
	Format:				MBZ	
16:11	Vertex URB Entr	y Read Length				
	Format:				U6	
	·	•			to be passed into the payload for each	
		_			ED. For SIMD4x2 dispatch, each vertex	
					number of GRFs with vertex data will be	
	double the value	programmed in t	his field. For S	SIMD8 disp	oatch, each vertex element requires 4	
	GRFs of payload	data, therefore th	e number of	GRFs with ι	vertex data will be 8 times the value	
	programmed in t	his field. The EU li	mit of 128 GI	RFs impose	es a maximum limit of 30 elements per	
	vertex pushed int	o the payload, th	ough the pra	ctical limit	may be lower. If input vertices exceed	
	vertex pushed into the payload, though the practical limit may be lower. If input vertices exceed the practical limit, software must decide between resorting to pulling elements during thread					
	execution or dropping back to SIMD4x2 dispatch. Note that the VUE is used for both input and					
	output, so when using the pull-model software must ensure inputs are not overwritten before					
	last use.					
	Value	ue Name Description			Description	
	[1,63]		if SIMD8 disp	atch disab	oled	
	[0,15]	·				
10	Reserved					
	Access:				RO	
	Format: MBZ					
9:4	Vertex URB Entry Read Offset					
	Format: U6					
	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before					
	being included in the thread payload. This offset applies to all Vertex URB entries passed to the					
	thread. This field is ignored if VS Function Enable is DISABLED.					
		Value			Name	
	[0,63]					
2.0	Reserved					
3:0						
3:0	Access:				RO	
3:0					RO MBZ	



3DSTATE VS BODY 6 31:22 Maximum Number of Threads U10-1 Format: Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if VS Function Enable is DISABLED. Value Name **Description** [0,191] indicating thread count of [1,192] [0,545] indicating thread count of [1,546] 21:11 Reserved Access: RO Format: MBZ 10 **Statistics Enable** Format: Enable If ENABLED, the VS stage will perform statistics gathering. See the Statistics Gathering subsection. If DISABLED, statistics information associated with the VS stage will be left unchanged. **Programming Notes** When a 3DPRIMITIVE command with POSH Enable set is executed from the RCS command stream, VS statistics gathering is inhibited for that command. 9 SIMD8 Single Instance Dispatch Enable Format: Enable This field is used to specify whether vertices from different instances can be combined in a single SIMD8 dispatch. This bit is ignored if SIMD4x2 dispatches are enabled (i.e., SIMD8 Dispatch Enable is DISABLED). If ENABLED, SIMD8 VS thread dispatches will not combine vertices from different instances. This allows the VS kernel to handle instance-specific operations (e.g., read constants indexed by the InstanceID) in a global fashion, as these operations pertain to all vertices of the dispatch. If DISABLED, SIMD8 VS thread dispatches can combine vertices from different instances. The VS kernel must determine if instance-specific operations can be handled globally (vs. per-vertex). E.g., it can examine the Single Instance payload bit. **Programming Notes** SIMD8 Single Instance Dispatch Enable is not supported for HPCXTs. 8:3 Reserved RO Access: Format: MBZ



3DSTATE VS BODY 2 **SIMD8 Dispatch Enable** Enable Format: This field determines how VS threads are dispatched and how the thread payloads are generated. The setting of this field must agree with how the VS kernel was compiled. If ENABLED, SIMD8 VS thread dispatches are performed. The Single Vertex Dispatch field is If DISABLED, SIMD4x2 thread dispatches are performed. The Single Vertex Dispatch field can be used to force single-vertex dispatches. **Programming Notes** The only supported mode is SIMD8 Dispatch Enable set to Enable (1). 1 **Vertex Cache Disable** Format: Disable This bit controls the operation of the Vertex Cache. This field is always used. If the Vertex Cache is DISABLED and the VS Function is ENABLED, the Vertex Cache is not used and all incoming vertices will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is ENABLED, only incoming vertices that do not hit in the Vertex Cache will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is DISABLED, input vertices that miss in the Vertex Cache will be assembled and written to the URB (by the VF stage), and subsequently passed through the VS stage unmodified (i.e, no VS threads are spawned). The Vertex Cache is invalidated whenever the Vertex Cache becomes DISABLED, whenever the VS Function Enable toggles, between 3DPRIMITIVE commands and between instances within a 3DPRIMITIVE command. **Programming Notes** See the Vertex Caching subsection for details on implicit Vertex Cache disabling. 0 **Function Enable** Format: Enable This bit determines whether or not the VS stage spawns VS threads, which comprises the bulk of the VS stage functionality. If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline. If DISABLED, VF-generated vertices will pass thru the VS function and are sent down the pipeline unmodified. The Vertex Cache (if enabled) is still available. 7 31:27 Reserved RO Access: MBZ Format:



3DSTATE VS BODY 26:21 Vertex URB Entry Output Read Offset U6 Format: Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by the Setup Back-End (SBE) function. The offset programmed will specify the start of Attribute 0 to be passed in subsequent Pixel Shader thread payloads. Refer to the Attribute Interpolator Setup documentation. Value Name [0,63] **Programming Notes** As the vertex header data located at the start of the Vertex URB entry is typically only used by 3D pipeline FFs (i.e., Clipper, Setup FrontEnd) and not required as interpolated attributes in Plxel Shader threads, it is expected that SW will program this Start Offset skip over the vertex header. This offset value is ignored if SBE's Number of SF Attributes state is programmed to 0 (i.e., no attributes are defined beyond the position read from the Vertex Header) 20:16 Vertex URB Entry Output Length Format: U5 Specifies the amount of Vertex Attribute URB data to be read by the Setup Back-End function for each Vertex URB entry, in 256-bit units. The attribute data will be read starting at the offset specified by the Vertex URB Entry Output Read Offset state. Value Name [1,16] **Programming Notes** This length value is ignored if SBE's Number of SF Attributes state is programmed to 0 (i.e., no attributes are defined beyond the position read from the Vertex Header). **User Clip Distance Clip Test Enable Bitmask** 15:8 Format: U8 This 8 bit mask field selects which of the 8 Clip Distance Values (if any) are to be included in the Clip stage's trivial reject / trivial accept / must clip determination function. The ClipDistance Values (if present) are located in DW8-15 of the VUE Vertex Header located at the beginning of VUE URB entries. Bit 0 of this field corresponds to Clip Distance Value 0. 7:0 **User Clip Distance Cull Test Enable Bitmask** U8 Format: This 8 bit mask field selects which of the 8 Clip Distance Values (if any) are to be included in the Clip stage's trivial reject / trivial accept determination function. Note that must clip determination is not included in this function. The ClipDistance Values (if present) are located in DW8-15 of the VUE Vertex Header located at the beginning of VUE URB entries. Bit 0 of this field corresponds to Clip Distance Value 0.



3DSTATE_WM_BODY

				3DSTATE_WM_BODY				
Source:		R	RenderCS					
Size (in bits): 32								
Default Value: 0x00000000								
DWord	Bit			Description				
0	31	Statisti	ics Enable					
		Forma	t:	Enable				
			s informati	Vindower and pixel pipeline will engage in statis on associated with this FF stage will be left unch	5			
				Programming Notes				
		3DSTA	This bit must be disabled if any of these bits is set: 3DSTATE_WM::Legacy Depth Buffer Clear, 3DSTATE_WM::Legacy Hierarchical Depth Buffer Resolve Enable or 3DSTATE_WM::Legacy Depth Buffer Resolve Enable.					
	30:27	Reserv	ed					
		Access	:	RO				
		Forma	t:	MBZ				
	26	Legacy Diamond Line Rasterization						
		Format: Enak						
		rasteriz	ation rules.	ED, indicates that the Windower will rasterize zer If DISABLED, the Windower will rasterize zero w (see Strips Fans chapter).	2			
	25:23	Reserved						
		Access	s:	RO				
		Forma	t:	MBZ				
	22:21	Early D	epth/Sten	cil Control				
		Forma	t:		U2			
		This fie	eld specifie	the behavior of early depth/stencil test.				
		Value	Name	Description				
		0h	NORMAL	Depth/Stencil Test/Write behaves as if it happe pixel shader is not necessarily executed if the p (this is the legacy behavior)				
		1h	PSEXEC	Depth/Stencil Test/Write behaves as if it happe shader is executed if the pixel fails depth or ste actions such as primitive inclusion, stipple, etc. to execute)	ncil test (although pre-shader			
		2h	PREPS	Depth/Stencil Test/Write behaves as if it happe shader is not executed if the pixel fails depth or	•			



3DSTATE WM BODY

		writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.
3h	Reserved	

Programming Notes

The Early Depth/Stencil Control field cannot be set to PREPS (value = 2h) if ForceKillpix = ForceON or Forced Thread Dispatch = ForceON

20:19 Force Thread Dispatch Enable

Value	Name	Description
0h	Normal	WM_INT::ThreadDispatchEnable is computed normally
1h	ForceOff	Forces WM_INT::ThreadDispatchEnable Off
2h	ForceON	Forces WM_INT::ThreadDispatchEnable On
3h	Reserved	

Programming Notes

This should must always be set to Normal. This field should not be tested for functional validation

18:17 **Position ZW Interpolation Mode**

Format: U2

This field elects "interpolation mode" associated with the Position Z (source depth) and W coordinates passed in the PS payload when the PS requires Position as input. This field does not determine whether these coordinates are actually included in the payload (see Pixel Shader Requires Depth, Pixel Shader Requires W).

Value	Name Description		
0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)	
1h	Reserved		
2h	INTERP_CENTROID		
3h	INTERP_SAMPLE		

Programming Notes

WM_INT::RT Independent Rasterization Enable must be disabled in order to select INTERP_SAMPLE.

MSDISPMODE_PERSAMPLE is required in order to select INTERP_SAMPLE.

16:11 **Barycentric Interpolation Mode**

Format:	Enable[6]
---------	-----------

Controls which barycentric interpolation terms must be passed into the pixel shader kernel.

- Bit 0: Perspective Pixel Location barycentric is required
- Bit 1: Perspective Centroid barycentric is required
- Bit 2: Perspective Sample barycentric is required



		3DSTATE_WM_I	BOD	Υ					
	Bit 3: Non-perspective Pixel Location barycentric is required Bit 4: Non-perspective Centroid barycentric is required Bit 5: Non-perspective Sample barycentric is required								
		Programm		tes					
	If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can set, all other bits in this field must be zero. Pixel Location below refers to either the upper corner or pixel center depending on the Pixel Location state of 3DSTATE_MULTISAMPLING).MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.								
10	Reserved								
	Access:			RO					
	Format:			MBZ					
9:8	Line End Cap Antia	liasing Region Width							
	Format:			U2					
	This field specifies the distances over which the coverage of anti-aliased line end caps are computed.								
	Value	Name		Description					
	0h	0.5 pixels	C	0.5 pixels					
	1h	1.0 pixels	1	1.0 pixels					
	2h	2.0 pixels	2.0 pixels						
	3h	4.0 pixels	4.0 pixels						
7:6	Line Antialiasing R	Line Antialiasing Region Width							
	Format: U2								
		he distance over which the ar	nti-alias	ed line coverage is computed.					
	Value	Name	Description						
	0h	0.5 pixels	C	0.5 pixels					
	1h	1.0 pixels	1.0 pixels						
	2h 2.0 pixels			2.0 pixels					
		_io pineis							
	3h	4.0 pixels		4.0 pixels					
5	3h Reserved	•		4.0 pixels					
5		•		4.0 pixels					
5	Reserved	•		· · · · · · · · · · · · · · · · · · ·					
5 4	Reserved Access:	4.0 pixels		RO					
	Reserved Access: Format:	4.0 pixels		RO MBZ					
	Reserved Access: Format: Polygon Stipple En	4.0 pixels able		RO MBZ					
	Reserved Access: Format: Polygon Stipple En	4.0 pixels able n Stipple function.		RO MBZ					



	3DSTATE_WM_BODY								
2	Point Rasterization Rule This field specifies the rasterization rules to be applied whenever the edges of a point primitive fall exactly on a pixel sampling point.								
	Value	Name	9	Description					
	0h	RASTRULE_UPP	ER_LEFT	To match "normal" upper left rules for surface primitives					
	1h	RASTRULE_UPP	ER_RIGHT	To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).					
1:0	Force K	Cill Pixel Enable							
	Value	Name		Description					
	0h	Normal	WM_INT:	: Pixel Shader Kill Pixel is computed normally					
	1h	ForceOff	Forces W	M_INT:: Pixel Shader Kill Pixel Off					
	2h	ForceON	Forces W	M_INT:: Pixel Shader Kill Pixel On					
	Programming Notes								
	Normal. This field should not be tested for functional								



3DSTATE_WM_CHROMAKEY_BODY

3DSTATE_WM_CHROMAKEY_BODY							
Source:		RenderCS					
Size (in b	its):	32					
Default V	'alue:	0x0000000					
DWord	Bit	Description					
0	31	ChromaKey Kill Enable					
		Format:	Enable				
		If ENABLED, indicates that at least one of the attached samplers has ChromaKeyKill enabled.					
	30:0	Reserved					
		Access:		RO			
		Format:		MBZ			



3DSTATE_WM_DEPTH_STENCIL_BODY

		3DSTATE_	WM_DEPTH_STENCIL_BODY			
Source:		RenderCS				
Size (in b	oits):	96				
Default Value: 0x00000000, 0x000000000						
DWord	Bit		Description			
0	31:29	Stencil Fail Op				
		Format:	3D_Stencil_Operation			
		This field specifies the op test fails.	eration to perform on the Stencil Buffer when the (front face) stencil			
			Programming Notes			
			encil Fail, Stencil Pass Depth Fail, and Stencil Pass Depth Pass) are the stencil buffer is not read.			
	28:26	Stencil Pass Depth Fail O	р			
		Format:	3D_Stencil_Operation			
		This field specifies the op test passes but the depth	eration to perform on the Stencil Buffer when the (front face) stencil pass fails.			
-	25:23	Stencil Pass Depth Pass	Ор			
		Format:	3D_Stencil_Operation			
		This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test passes but the depth test passes.				
-	22:20	Backface Stencil Test Fu	nction			
		Format:	3D_Compare_Function			
	19:17	Backface Stencil Fail Op				
		Format:	3D_Stencil_Operation			
	16:14	Backface Stencil Pass De	pth Fail Op			
		Format:	3D_Stencil_Operation			
		This field specifies the op but the depth pass fails.	eration to perform on the Stencil Buffer when the stencil test passes			
=	13:11	Backface Stencil Pass De	pth Pass Op			
		Format:	3D_Stencil_Operation			
		This field specifies the operation to perform on the Stencil Buffer when the stencil test passes and the depth pass passes (or is disabled).				
-	10:8	Stencil Test Function				
		Format:	3D_Compare_Function			
		This field specifies the co	mparison function used in the (front face) StencilTest function.			



	3DS	TATE_WM	/LDEPTH	I_STENCIL_BODY		
7:5	Depth Test Fu	nction				
	Format: 3D_Compare_Function					
	Specifies the co	omparison funct	ion used in D	epthTest function.		
			Progra	mming Notes		
	If the Depth Te	est Function is A	LWAYS or NE	VER, the depth buffer is not read.		
4	Double Sided	Stencil Enable				
	Format:			Enable		
		d sided stencil o	perations.			
	Value	Name		Description		
	0h	False	Double Side	d Stencil Disabled		
	1h	True	Double Side	d Stencil Enabled		
			Progra	mming Notes		
		cing primitives h /inding state.		vinding order opposite to the currently selected		
	Culling	of primitives is n	not affected by	y the double sided stencil state		
	Back-face	cing primitives w	vill be rendere	ed, honoring all current device state, as though it		
	were a f	front-facing prim	nitive with no	implicitly overloaded state.		
3	Stencil Test Enable					
	Format: Enable					
	Enables Stencil	Test function of	the Pixel Prod	cessing pipeline.		
	Programming Notes					
	If any of the render targets are YUV format, this field must be disabled.					
2	Stencil Buffer Write Enable					
	Format:			Enable		
	Enables writes to the Stencil Buffer.					
				mming Notes		
	If this field is enabled, Stencil Test Enable must also be enabled.					
1	Depth Test En	able				
	Format:			Enable		
	Enables the De		n of the Pixel I	Processing pipeline.		
		Value		Name		
	0h			Disable		
	1h			Enable		
			Progra	mming Notes		
	If any of the render targets are YUV format, this field must be disabled.					



		3DSTATE_WM_DEPTH_STENC	CIL_BODY							
	0	Depth Buffer Write Enable								
		Format: Enable	2							
		Enables writes to the Depth Buffer.								
		Programming Note	es							
		A Depth Buffer must be defined before enabling writes to	it, or operation is UNDEFINED.							
		This bit must not be set when WM_INT::RT Independent F	Rasterization Enable is true.							
1	31:24	Stencil Test Mask								
		Format:	U8							
		This field specifies a bit mask applied to stencil test values value read from the stencil buffer will be logically ANDed comparison test is performed.								
	23:16	Stencil Write Mask								
		Format:	U8							
		This field specifies a bit mask applied to stencil buffer writes. Only those stencil buffer bits								
		corresponding to bits set in this mask will be modified.								
	15:8	Backface Stencil Test Mask								
		Format:	U8							
		This field specifies a bit mask applied to backface stencil test values. Both the stencil reference value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.								
	7:0	Backface Stencil Write Mask								
		Format:	U8							
		This field specifies a bit mask applied to backface stencil bits corresponding to bits set in this mask will be modified	•							
2	31:16	Reserved								
		Access:	RO							
		Format:	MBZ							
	15:8	Stencil Reference Value								
		Format:	U8							
		This field specifies the stencil reference value to compare function.	against in the (front face) StencilTest							
	7:0	Backface Stencil Reference Value								
		Format:	U8							
		This field specifies the stencil reference value to compare	against in the StencilTest function.							



3DSTATE_WM_HZ_OP_BODY

	3DS	TATE	_WN	/LHZ_O	P_BODY	
Source:	RenderCS					
Size (in bits):	128					
Default Value:	0x00000000, 0x0	0000000	, 0x0000	00000, 0x000	000000	
D	Word	Bit			Descrip	otion
	0	31	Stenci	Buffer Clea	ar Enable	
			Forma	t:		Enable
			When	set, the sten	icil buffer is init	ialized.
					Programmi	ng Notes
			If this	field is enab	led,	
			1.	the Depth	Buffer Resolve	Enable (full or partial) and
				Hierarchica both be dis	-	r Resolve Enable fields must
			2.	_	-	Stencil Write Enable must be UFFER::Stencil buffer enable is
			When be dis		enabled, Stenci	l Buffer Resolve Enable should
		30	Depth	Buffer Clea	r Enable	
			Forma	t:		Enable
			When	set, the dep	th buffer is initi	ialized.
					Programmi	ng Notes
			If this	field is enab	led,	
			1.	-	al Depth Buffe	e Enable(full or partial) and er Resolve Enable fields must
			2.	3DSTATE_D set.	EPTH_BUFFER::	Depth Write Enable must be
		29	Scisso	Rectangle	Enable	
			Forma	t:		Enable
			Enable	s operation	of Scissor Recta	angle.
					Programmi	ng Notes
			must o	_	rectangle to so	nt if this bit is disabled, driver cissor rectangle if scissor test



3DSTATE WM HZ OP BODY

28 **Depth Buffer Resolve Enable**

Format:

Enable

When set, the depth buffer is made to be consistent with the hierarchical depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer is to be used as a surface outside of the 3D rendering operation. The Depth buffer will be in uncompressed state after this operation.

Programming Notes

If this field is enabled,

- the Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled.
- 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.
- 3. Depth Buffer Partial Resolve Enable field should be disabled.

For validation reasons, the need to resolve an area smaller than the whole depth buffer can occur. See the programming notes for X/Y Min and X/Y Max

27 Hierarchical Depth Buffer Resolve Enable

Format:

Enable

When set, the hierarchical depth buffer is made to be consistent with the depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer has been modified outside of the 3D rendering operation.

Programming Notes

If this field is enabled.

- the Depth Buffer Clear and Depth Buffer Resolve Enable (full or partial) fields must both be disabled.
- 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.
- 3. Stencil Buffer Resolve Enable must be disabled.

Doing a Hierarchical Depth Buffer resolve (HZ resolve) on a partial HZ buffer is not permitted. The HZ resolve operation must be done on the entire HZ buffer.

Performance Note: expect the hierarchical depth buffer's impact on performance to be reduced for some period of time after this operation is performed, as the hierarchical depth buffer is initialized to a state that makes it ineffective. Further rendering will tend to bring the hierarchical depth buffer back to a more effective state.



3DSTATE WM HZ OP BODY

Pixel Position Offset Enable

Format: Enable

Enables the device to offset pixel positions by 0.5 both in horizontal and vertical directions.

Programming Notes

Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions. It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any WM_HZ_OP screen space rectangles (eg: legacy HiZ Clear, Resolve etc) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration. SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.

25 Full Surface Depth and Stencil Clear

Format: Enable

Programming Notes

Setting this field to "1" along with "Depth buffer clear" will cause all the pixels/samples in an the HZ and Stencil CLs to be cleared. Software must set this only when the APP requires the entire Depth surface to be cleared. Setting this field to "1" for STC-buffer only clear without "depth buffer clear" will cause all the pixels/samples in the STC-CL to get the stc-ref value.

24 Stencil Buffer Resolve Enable

When set, the stencil buffer is filled with the true stencil values. This is intended to be used when the stencil buffer is to be used as a surface outside of the 3D rendering operation. When this is enabled, Stencil Buffer Clear Enable field should be disabled.

Programming Notes

The STC buffer is required to be done only if the "compression bit" in the 3DSTATE_STENCIL_BUFFER is enabled. If STC buffer compression is enabled, then the STC buffer will hold compressed data. To get the true stencil values for all the pixels, a stencil resolve operation is required.

<u>Issue</u>

The stencil resolve bit in WM_HZ_OP state is not being



3DST	ATE	_ WM _H	Z_OP_BODY	7	
		Considered by WM in the right pipeline stage Workaround Astep only W/a is to have a pipe control with thread_dispatch set to OFF before the WM_HZ_OP with stencil buffer resolve is required(bit 24 below). 1) Setting the force thread dispatch enable(bits 20:19) in the 3dstate_WM_body state to be set to Force_OFF (value of 1) before the first WM_HZ_OP state cycle 2) Before second WM_HZ_OP state which is required by programming sequencing to complete the HZ_OP operation, reprogram the 3dstate_WM_body to set to NORMAL(value of 0). 3DSTATE_WM.ForceThreadDispatchEnable = 1(ForceOff) PIPE_CONTROL commit the above state before HZ_OP 3DSTATE_WM_HZ_OP (stencil resolve bit set) PIPE_CONTROL 3DSTATE_WM.ForceThreadDispatchEnable = 0(Normal) 3DSTATE_WM_HZ_OP (empty, no bits set)			
	23:16	Stencil Clear	Value		
		Format:			U8.0
		This field spe	ecifies the stencil cle	ear val	ue.
	15:13	Number of N	Multisamples		
		Format:			U3
			ecifies how many sa encil buffers, as log		/pixel exist in the Depth nples).
		Value	Name		Description
		0h	1	1 sam	nple/pixel
		1h	2	2 sam	nples/pixel
		2h	4	4 sam	nples/pixel
		3h	8	8 sam	nples/pixel
		4h	16	16 saı	mples/pixel
		5h-7h Reserved			
	12:9	Reserved			
		Access:			RO
		Format:			MBZ
	8:0	Reserved			
		Access:			RO
		Format:			MBZ



3DS1	ATE	E_WM_HZ_OP_BODY		
1	1			
Programming Notes:		Format: U16		
The Clear/Resolve rectangle X and Y Min values must be shifted by the LOD level; i.e. the hardware does not include the LOD in this function. Hence to clear		Specifies Ymin value of (inclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with Y coordinates less than Ymin will not be affected.		
any particular X, Y from the base level,	15:0	Clear Rectangle X Min		
to clear the contents at level "LOD" use (X»LOD) and (Y»LOD).		Format: U16		
The final X and Y Min values, after LOD adjustment described above, have to be manually 8x4 or 8x8 aligned for Depth and HZ Resolve passes only. For Clears see "Full Surface Depth and Stencil Clear" field in this command instead. For multisample set to 1X together with Z format set to16 bpp: resolve_aligned_y_min = (y_min & ~0x7) //round down to last multiple of 8 resolve_aligned_x_min = (x_min & ~0x7) //round down to last multiple of 8 All other cases: resolve_aligned_y_min = (y_min & ~0x3) //round down to last multiple of 4 resolve_aligned_x_min = (x_min & ~0x7) //round down to last multiple of 8		Specifies Xmin value of (inclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with X coordinates less than or equal to Xmin will not be affected.		
2	31:16	Clear Rectangle Y Max		
Programming Notes:		Format: U16		
See the programming note in the previous DWORD for the Min values. The Clear/Resolve rectangleX and YMax values must be shifted by the		Specifies Ymax value of (exclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with Y coordinates greater than Ymax will be not be cleared.		
LOD level; i.e. the hardware does not include the LOD in this function. Hence	15:0	Clear Rectangle X Max		
to clear any particular X, Y from the		Format: U16		
base level, to clear the contents at level "LOD" use (X»LOD) and (Y»LOD). The final X and Y Max values, after LOD adjustment described above, have to be manually 8x4 or 8x8 aligned for Depth and HZ Resolve passes only. For		Specifies Xmax value of (exclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with X coordinates greater than or equal to Xmax will be not be affected.		



3DST	ATE	WM_HZ_OP_BODY	
Clears see "Full Surface Depth and Stencil Clear" field in this command instead. For multisample set to 1X together with Z format set to16 bpp: resolve_aligned_y_max= (y_max & ~0x7) + ((y_max & 0x7 == 0) ? 0 : 8) //round up to next multiple of 8 resolve_aligned_x_max= (x_max & ~0x7) + ((x_max & 0x7 == 0) ? 0 : 8) //round up to next multiple of 8 All other cases: resolve_aligned_y_max= (y_max & ~0x3) + ((y_max & 0x3 == 0) ? 0 : 4) //round up to next multiple of 4 resolve_aligned_x_max= (x_max & ~0x7) + ((x_max & 0x7 == 0) ? 0 : 8) //round up to next multiple of 8			
3	31:16	Reserved	T
		Access:	RO
	15:0	Format:	MBZ
	. 3.0	Format: Right-justified bitmask (Bit (of bits that are used is determ Multisamples (3DSTATE_WM_HZ_OP) A per-multisample-position mask statimmediately and unconditionally AND coverage mask as part of the rasterize applied prior to centroid selection.	nined by Num te variable that is Ded with the sample
		Programming N	lotes
		If Number of Multisamples is NUMSA field will be zeroed by HW.If Number NUMSAMPLES_2, bits 15:2 of this field Number of Multisamples is NUMSAM field will be zeroed by HW.If Number NUMSAMPLES_8, bits 15:8 of this field	MPLES_1, bits 15:1 of this of Multisamples is d will be zeroed by HW.If IPLES_4, bits 15:4 of this of Multisamples is



A32 Buffer Base Address Message Header Control

MHC	_A32	2_BBA - A32 Bu	iffer Base Address N	lessage Header Control						
Size (in b	oits):	32								
Default \	/alue:	0x0000000								
DWord	Bit		Description							
0	31:10	Buffer Base Address Of	fset							
		Format:	GeneralStateOffset[31:10]							
		Specifies the base addre	ess offset page [31:10] for A32 stat	eless messages.						
			Restriction							
		When using stateless A32 Data Port messages, General State Base Address[47:12] + Buffer Base Address[31:10] must be less than 2^48. It is illegal for this to be greater or equal than 2^48.								
	9:0	Reserved								
		Access:		RO						
		Format:		MBZ						



A32 Scaled Header Present Message Descriptor Control Field

MDO	MDC_A32_MHP - A32 Scaled Header Present Message Descriptor						
			Cont	trol F	ield		
Size (in b	Size (in bits):						
Default \	Default Value: 0x00000000						
DWord	Bit	Description					
0	0	Message Ho	eader Present				
		Format:			Boolean		
		•	he message uses the option ion with the MDC_A32_SSO		age header to modify the A32 address calculation,		
		Value	Name		Description		
		0h	No [Default]	Messag	e header is not present.		
		1h	Yes	Messag	e header is present.		
		The access present.	Programming Notes he access is Out-of-bounds if the SideB and Offset is enabled when the Message Header is not				



A32 Sideband Scale and Offset Enable Message Descriptor Control Field

MDC	<u>_</u> _A	32_SBSO - A32 Sideband Scale and	d Offset Enable Message					
		Descriptor Control Fi	ield					
Size (in b	oits):	8						
Default \	/alu	e: 0x00000000						
DWord	Bit	Description						
0	7	Sideband Offset Enable						
		Format:	MBO					
	Must be set for a scaled SLM access. The 16-bit offset from the Sideband is added to all the offsets in the Address Payload for the SLM access. The 16-bit Sideband Offset is specified in the extended function control field in the SEND instruction.							
	6:0	Scale						
		Format: U7						
		Specifies the scale pitch to be used for SLM messages as	(#bytes-1).					



A64 Data Size Message Descriptor Control Field

MDC_A64_DS - A64 Data Size Message Descriptor Control Field 2 Size (in bits): Default Value: 0x00000000 **DWord Bit Description** 1:0 Data Size Specifies the number of data elements to be read or written **Value Description Name** 00h DE1 1 data element (B, DW, QW) 01h DE2 2 data elements (B, DW, QW) 02h DE4 4 data elements (B, DW, QW) Restriction

The number of elements is constrained by SIMD Mode and Data Width. The max data payload limit is 256B: 2 elements SIMD16 QW, 4 elements SIMD16 DW, or 4 elements SIMD8 QW.



A64 Hword Block Message Header

		MH_A64_HWB - A64 Hword Block	Message Header
Source:		EuSubFunctionDataPort1	
Size (in b	oits):	256	
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000	00, 0x00000000, 0x00000000,
DWord	Bit	Description	
01	63:0	BlockOffset	
		Format:	U64
		Specifies the U64 byte offset of Oword block.	
		Programming Not	tes
		If the BlockOffset is not in the 48-bit canonical address ra	ange, the access is Out-of-Bounds.
		Restriction	
		The byte offset must be aligned to the message's data ty $[2:0] = 0$, and Hwords have $[4:0] = 0$.	pe. Dwords have [1:0] = 0, Qwords have
24	95:0	Reserved	
		Access:	RO
		Format:	MBZ
5	31:0	Reserved	
		Access:	RO
		Format:	MBZ
67	63:0	Reserved	
		Access:	RO
		Format:	MBZ



A64 Hword Data Blocks Message Descriptor Control Field

MDC_A	MDC_A64_DB_HW - A64 Hword Data Blocks Message Descriptor				
			Control Field		
Size (in bits):	3	3			
Default Value:	(0x00000001			
DWord	Bit		Description		
0	2:0	Data Blocks Specifies the num	nber of Hwords to be read or writter	n	
		Value	Name	Description	
		01h	HW1 [Default]	1 Hword block	
		02h	HW2	2 Hword blocks	
		03h	HW4	4 Hword blocks	
		04h	HW8	8 Hword blocks	
		Others	Reserved	Ignored	



A64 Oword Block Message Header

	N	MH_A64_OWB - A64 Oword Block M	lessage Header				
Source:	Source: EuSubFunctionDataPort1						
Size (in b	its):	256					
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000,				
DWord	Bit	Description					
01	63:0	BlockOffset					
		Format:	U64				
		Specifies the U64 byte offset of Oword block.					
		Programming Note	s				
		If the BlockOffset is not in the 48-bit canonical address ra	nge, the access is Out-of-Bounds.				
		-					
		Restriction					
		The byte offset must be aligned to the message's data type. Dwords have $[1:0] = 0$, Qwords have $[2:0] = 0$, and Hwords have $[4:0] = 0$.					
27	191:0	eserved					
		Access:	RO				
		Format:	MBZ				



A64 Oword Data Blocks Message Descriptor Control Field

MDC	_A	64_DI	B_OW	- A64 Oword Data Blocks Message Descriptor		
				Control Field		
Size (in bi	ts):	3				
Default Va	alue:	0:	×00000000			
DWord	Bit			Description		
0	2:0	Data Blo	ocks			
		Specifie	s the num	ber of Oword blocks to be read or written		
		Value	Name	Description		
		00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register		
		01h	01h Reserved Reserved			
		02h	O2h OW2 2 Owords			
		03h	OW4	4 Owords		
		04h	8WO	8 Owords		
		Others	Reserved	Ignored		



A64 Scaled Header Present Message Descriptor Control Field

MDO	MDC_A64_MHP - A64 Scaled Header Present Message Descriptor						
				Control Field			
Size (in b	oits):	1					
Default \	/alu	e: 0x000	000000				
DWord	Bit			Description			
0	0	Specifies if th					
		1h					
		The access is present.	Out-of-Bounds	if the SideBand Offset is enabled when the Message Header is not			



AddrSubRegNum

AddrSubRegNum

Source: Eulsa Size (in bits): 4

Default Value: 0x00000000

Address Subregister Number This field provides the subregister number for the address register. The address register contains 8 sub-registers. The size of each subregister is one word. The address register contains the register address of the operand, when the operand is in register-indirect addressing mode. This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand. This field is present if the operand is in register-indirect addressing mode; it is not present if the operand is directly addressed. An address subregister used for indirect addressing is often called an index register.

DWord	Bit	Description		
0	3:0	Address Subre	gister Number	
		Value	Name	
		0-15	Address Subregister Number	



Any Binding Table Index Message Descriptor Control Field

MDC_BTS_SLM_A32 - Any Binding Table Index Message Descriptor Control Field

Size (in bits): 8

Default Value: 0x00000000

DWord Bit Description

0 7:0

7:0 **Binding Table Index**Specifies the surface for the message, which can be Surface State Model, SLM or Stateless.

Value	Name	Description
00h- 0EFh	BTS	Index of Binding Table State Surfaces
F0h- 0FBh	Reserved	Reserved for future use
0FCh	SSO	Specifies a Surface State Offset supplied by the extended message descriptor
0FEh	SLM	Specifies an SLM access
0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)
0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).

Restriction

When using A32_A64_NC, SW must ensure that 2 threads do not both access the same cache line (64B)



Atomic Float Binary Operation Message Descriptor Control Field

MDC_FOP2 - Atomic Float Binary Operation Message Descriptor **Control Field** 3 Size (in bits): Default Value: 0x0000001 **DWord Bit Description** 0 2:0 Atomic Float Operation Type Specifies the atomic float binary operation to be performed **Description** Value **Name Programming Notes** 01h AOP_FMAX new_dst = The fmax operation implements the IEEE specification, [Default] fmax(old_dst, which differs slightly from the DX and OCL specifications src0) when a source operand is a sNaN. fmax(x,qNaN) = $fmax(qNaN_{,x}) = x fmax(x,sNaN) = fmax(sNaN_{,x}) =$ quietize(sNaN) fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNan,sNaN) = quietize(sNaN) fmax(qNaN,qNan) = qNaN fmax(-0, +0) = fmax(+0, -0) = +0Fmax with sNaN operand returns sNaN instead of quietize(sNaN) 02h AOP FMIN new dst = The fmin operation implements the IEEE specification, fmin(old_dst, which differs slightly from the DX and OCL specifications src0) when a source operand is a sNaN. fmin(x,qNaN) = $fmin(gNaN_{x}x) = x fmin(x_{x}x) = fmin(x_{y}x) =$ quietize(sNaN) fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNan,sNaN) = quietize(sNaN) fmin(qNaN,qNan) = qNaN fmin(+0, -0) = fmin(-0, +0) = -0Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.



DWord Bit

Atomic Float Operation Message Descriptor Control Field

MDC_FOP - Atomic Float Operation Message Descriptor Control Field

Description

Size (in bits): 3

Default Value: 0x00000000

0 2:0 Atomic Float Operation Type

Specifies the atomic float operation to be performed.

Value	Name	Description	Programming Notes
01h	AOP2_FMAX	new_dst = fmax(old_dst, src0) (default binary opcode)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. fmax(x,qNaN) = fmax(qNaN,x) = x fmax(x,sNaN) = fmax(sNaN,x) = quietize(sNaN) fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNan,sNaN) = quietize(sNaN) fmax(qNaN,qNan) = qNaN fmax(-0, +0) = fmax(+0, -0) = +0 Fmax with sNaN operand returns sNaN instead of quietize(sNaN)
02h	AOP2_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. fmin(x,qNaN) = fmin(qNaN,x) = x fmin(x,sNaN) = fmin(sNaN,x) = quietize(sNaN) fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNan,sNaN) = quietize(sNaN) fmin(qNaN,qNan) = qNaN fmin(+0, -0) = fmin(-0, +0) = -0 Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.
03h	AOP3_FCMPWR	new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary opcode)	The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized).fcmpwr(NaN,x,y) = NaNfcmpwr(x, NaN,y) = xfcmpwr(x,x, NaN) = NaN
Others	Reserved	Ignored	

Programming Notes

Binary opcodes AOP2_FMAX, AOP2_FMIN, AOP2_FADD, AOP2_FSUB, AOP2_FADD_64b, and AOP2_FSUB_64b have one source data payload.

Ternary opcode AOP3_FCMPWR has two source data payloads.



Atomic Float Ternary Operation Message Descriptor Control Field

MDC	C_F	OP3	- Atomic F	loat Ternar	y Operation Message Descriptor	
				Contro	l Field	
Size (in b	oits):		3			
Default \	Value	e:	0x00000003			
DWord	Bit				Description	
0	2:0	Specifie		t ternary operation	·	
		Value	Name	Description	Programming Notes	
		03h	AOP_FCMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst	The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized).fcmpwr(NaN,x,y) = NaNfcmpwr(x, NaN,y) = xfcmpwr(x,x, NaN) = NaN	
	Others Reserved Ignored					
				Prog	gramming Notes	
		When F	Return Data Contr	ol is set, old_dst is	returned.	



Atomic Half Float Binary Operation Message Descriptor Control Field

				Descripto	or Control Field
Source:			BSpec		
Size (in l	oits):		3		
Default '	√alu€	9:	0x0000001		
DWord	Bit				Description
0	2:0		Float Operates the atomic		ration to be performed
		Value	Name	Description	Programming Notes
		01h	AOP_FMAX [Default]	new_dst = fmax(old_dst, src0)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. fmax(x,qNaN) = fmax(qNaN,x) = x fmax(x,sNaN) = fmax(sNaN,x) = quietize(sNaN) fmax(sNaN,sNaN) = fmax(qNan,qNaN) = fmax(qNan,sNaN) = quietize(sNaN) fmax(qNaN,qNan) = qNaN fmax(-0, +0) = fmax(+0, -0) = +0 Fmax with sNaN operand returns sNaN instead of quietize(sNaN)
		02h	AOP_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. fmin(x,qNaN) = fmin(qNaN,x) = x fmin(x,sNaN) = fmin(sNaN,x) = quietize(sNaN) fmin(sNaN,sNaN) = fmin(qNan,sNaN) = fmin(qNan,sNaN) = quietize(sNaN) fmin(qNaN,qNan) = qNaN fmin(+0, -0) = fmin(-0, +0) = -0 Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.



Atomic Integer Binary Operation Message Descriptor Control Field

			Control	Field
Size (in bits):		4		
Default Value	e:	0x000000	01	
DWord	Bit			Description
0	3:0		teger Operation Type he atomic integer binary ope	eration to be performed
		Value	Name	Description
		01h	AOP_AND [Default]	new_dst = old_dst AND src0
		02h	AOP_OR	new_dst = old_dst src0
		03h	AOP_XOR	new_dst = old_dst ^ src0
		04h	AOP_MOV	new_dst = src0
		07h	AOP_ADD	new_dst = old_dst + src0
		08h	AOP_SUB	new_dst = old_dst - src0
		09h	AOP_REVSUB	new_dst = src0 - old_dst
		0Ah	AOP_IMAX	new_dst = imax(old_dst, src0)
		0Bh	AOP_IMIN	new_dst = imin(old_dst, src0)
		0Ch	AOP_UMAX	new_dst = umax(old_dst, src0)
		0Dh	AOP_UMIN	new_dst = umin(old_dst, src0)
		Others	Reserved	Ignored
			Pro	gramming Notes
		When Retu	urn Data Control is set, old_c	dst is returned.



Atomic Integer Operation Message Descriptor Control Field

MDC_AOP - Atomic Integer Operation Message Descriptor Control Field

Size (in bits): 4

Default Value: 0x00000000

DWord Bit Description

0 3:0 Atomic Integer Operation Type

Specifies the atomic integer operation to be performed.

Value	Name	Description
05h	AOP1_INC	new_dst = old_dst + 1 (default unary opcode)
06h	AOP1_DEC	new_dst = old_dst - 1
0Fh	AOP1_PREDEC	new_dst = old_dst - 1
01h	AOP2_AND	new_dst = old_dst AND src0 (default binary opcode)
02h	AOP2_OR	new_dst = old_dst src0
03h	AOP2_XOR	new_dst = old_dst ^ src0
04h	AOP2_MOV	new_dst = src0
07h	AOP2_ADD	new_dst = old_dst + src0
08h	AOP2_SUB	new_dst = old_dst - src0
09h	AOP2_REVSUB	new_dst = src0 - old_dst
0Ah	AOP2_IMAX	new_dst = imax(old_dst, src0)
0Bh	AOP2_IMIN	new_dst = imin(old_dst, src0)
0Ch	AOP2_UMAX	new_dst = umax(old_dst, src0)
0Dh	AOP2_UMIN	new_dst = umin(old_dst, src0)
00h	AOP3_CMPWR_2W	new_dst = (src0_2W == old_dst_2W) ? src1_2W : old_dst_2W
0Eh	AOP3_CMPWR	new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary opcode)
Others	Reserved	Ignored

Programming Notes

For Unary Opcodes, when Return Data Control is set, new_dst is returned by AOP_PREDEC and otherwise old_dst is returned.

For Binary and Ternary Opcodes, when Return Data Control is set, old_dst is returned.

Unary Opcodes AOP1_* do not have a source data payload.

Binary Opcodes AOP2_* have one source data payload.

Ternary Opcodes AOP3_* have two source data payloads.



Atomic Integer Ternary Operation Message Descriptor Control Field

MDC_AOP3 - Atomic Integer Ternary Operation Message Descriptor Control Field							
Size (in bit	Size (in bits): 4						
Default Va	lue:	0x	000000E				
DWord	Bit			Description			
0	3:0						
		0Eh AOP_CMPWR [Default] new_dst = (src0 == old_dst) ? src1 : old_dst					
		Programming Notes When Return Data Control is set, old_dst is returned.					



Atomic Integer Unary Operation Message Descriptor Control Field

MDC_AOP1 - Atomic Integer Unary Operation Message Descriptor Control Field																						
Size (in b	Size (in bits): 4																					
Default V	alue:	0x0000	0005																			
DWord	Bit		D	escriptio	n																	
0	3:0 Atomic Integer Operation Type Specifies the atomic integer unary operation to be performed																					
		Value	Name		Description																	
		05h	AOP_INC [Default]		new_dst = old_dst + 1																	
		06h	AOP_DEC		new_dst = old_dst - 1																	
		0Fh	AOP_PREDEC		new_dst = old_dst - 1																	
Others Reserved Ignored				Ignored																		
																			When Return		amming returned	Notes by AOP_PREDEC and otherwise old_dst is



Audio Power State Format

Audio Power State Format							
Size (in bits):	2						
Default Value:	0x000	000003					
DWord	Bit		Description				
0	1:0	Power State					
		Value	Name	Description			
		00b	D0	D0			
		01b,10b Unsupported Unsupported					
		11b	D3 [Default]	D3			



AVC CABAC

		AVC CABAC					
Source:		VideoCS					
Size (in b	oits):	16					
Default \	/alue:	0x00000000					
DWord	Bit	Description					
0	15	Reserved					
		Access:	RO				
		Format:	MBZ				
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the b	it-stream is out-of-bound.				
	13:12	Reserved					
		Access:	RO				
		Format:	MBZ				
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.					
	10	Reserved					
		Access:	RO				
		Format:	MBZ				
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs of	oded in the bit-stream.				
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.					
	7	MacroBlock QpDelta Error This flag indicates out-of-bound MB QP delta SEs coded in the bit-stream.					
	6	Motion Vector Delta SE Error This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.					
	5	Reference Index SE Error This flag indicates out-of-bound Refidx SEs coded in the	bit-stream.				
	4	Residual Error This flag indicates out-of-bound absolute coefficient leve	l SEs coded in the bit-stream.				
	3	Slice end Error This flag indicates a pre-matured slice_end SE or inconsis	tent slice end on the last MB of a slice.				
	2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction m	node SEs coded in the bit-stream.				
	1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mod	le SE coded in the bit-stream.				



AVC CABAC				
0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.			



AVC CAVLC

		AVC CAVLC					
Source:							
,	te (in bits): 16						
Default \							
DWord		·					
0	15	Total Zero out-of-bound Error This flag indicates the Total zero SE count exceed the max n intra16x16 AC block.	umber of coeffs allowed in an				
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-	stream is out-of-bound.				
	13	-					
	12						
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.					
	10	Reserved					
		Access:	RO				
		Format:	MBZ				
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.					
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.					
	7	RunBefore/TotalZero Error This flag indicates one or more inconsistent RunBefore or TotalZero SEs coded in the bit-stream.					
	6	Exponential Golomb Error This flag indicates hardware detects more than 18 leadzero for skip and more than 19 for other SEs from the Exponential Golomb Logic					
	5	Total Coeff SE Error This flag indicates one or more inconsistent total coeff SEs coded in the bit-stream.					
	4	Macroblock Coded Block Pattern Error This flag indicates inconsistent CBP SEs coded in the bit-stream.					
	3	Mbytpe/submbtype Error This flag indicates inconsistent MBtype/SubMBtype SEs coo	ed in the bit-stream.				
	2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mo	de SEs coded in the bit-stream.				



AVC CAVLC					
1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.				
0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.				



AVP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD

		AVP_PAK_IN	SERT_OBJECT_INDIREC	T_PAYLOAD		
Source: VideoCS						
Size (in bits): 128						
Default V	alue:	0x0000000, 0x0	00000000, 0x00000000, 0x00000000			
DWord	Bit		Description			
0	31:0	Indirect Payload Dat	a Size in bits			
		Format:		U32		
		Number of bits to be	nserted. Not including those skipped I	bytes in the beginning.		
12	63:0	Indirect Payload Bas	e Address			
		Format: S	plitBaseAddress64ByteAligned			
		48-bit address of the indirect payload data in memory buffer.				
Programming Notes						
		Payload must begin in a byte position, but the payload can be ended in a bit position.				
3	31:0	Indirect Payload Base Address				
		Format:	MemoryAddressAttributes			



AVP_REF_LIST_ENTRY_OLD

	AVP_REF_LIST_ENTRY_OLD					
Source:		VideoCS				
Size (in b	oits):	32				
Default \	Value:	0x00000000				
DWord	Bit	Description				
0	31:15	Reserved				
		Access:	RO			
		Format:	MBZ			
	14:0	Reference Picture Frame ID[i]				
		Format:	U15			
	This array corresponding to the array Reference Picture Address (RefAddr[0-7]) defined in the AVP_PIPE_BUF_ADDR_STATE command. Frame ID is in decoding order (not display order). Frame ID is a unique number identifying a reference frame. It is 15-bit quantity and wraps aroun after 2^15-1					



Barrier Data Payload

		MDP_Barrier - Barrier Da	ta Payload			
Source:		EuSubFunctionGateway	_			
Size (in b	oits):	256				
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x0000 0x0000000, 0x00000000	0000, 0x00000000, 0x00000000,			
DWord	Bit	Description				
01	63:0	Reserved				
		Access:	RO			
		Format:	MBZ			
2	31	Reserved				
		Access:	RO			
		Format:	MBZ			
	30:24	Barrier ID				
		Format:	U7			
		This field indicates which barrier state is updated. Range = [0,63]				
	23	Predicate Mask Enable				
			nable			
		This bit indicates that the barrier is a predicated barrier and the SIMD channels passing the predicate should be summed. All threads sending this message to the same barrier should have an identical value for this field, and must specify a response length of 1 for the predicate sum response. Note that Global Barriers must not have the Predicate Mask Enable bit set.				
		Programming	Notes			
		This control is intended only for GPGPU or Media threads. This control must not be set if the barrier is for a Hull Shader thread.				
	22:16	Reserved				
		Access:	RO			
		Format:	MBZ			
	15	Barrier Count Enable				
		Format:	nable			
		Allows the message to reprogram the terminating barrier count. If set, the stored value of the terminating barrier count is set to the value of Barrier Count field (below), and used for this barrier operation. If clear, the stored value of the terminating barrier count is not modified and the stored value is used for this barrier operation.				
		Programming	Notes			
		This control is intended only for Hull Shader threads is allocated by a GPGPU or Media thread.	. This control must not be set if the barrier			



		MDP_Barrier - Barrier Data I	Payload			
	14:8	Barrier Count				
		Format:	U7			
		If Barrier Count Enable is set, this field specifies the terminating barrier count. Otherwise this field is ignored. All threads that belong to a single barrier must deliver the same value for this field for a particular barrier iteration.				
	7:0	Reserved				
		Access:	RO			
		Format:	MBZ			
3	31:0	Predicate Mask				
		Format:	U32			
		This field has a bit set per SIMD channel that passes the prest of the bits must be 0. This field is ignored for non-pre-				
47	127:0	Reserved				
		Access:	RO			
		Format:	MBZ			



${\bf Base Address 4 KBy te Aligned}$

BaseAddress4KByteAligned					
Size (in bits):	64				
Default Value:	0x00000000,	0x00000000			
Specifies a 64-bit (4	18-bit canonical) 4K-byte aligned me	mory base address.		
DWord	Bit	Description			
01	63:12	Base Address			
		Format:	VIRTUAL_ADDR[63:12]		
	11:0	Reserved			
		Access:		RO	
		Format:		MBZ	



Batch Buffer Stack Structure

BATC	H_B	UFFER_STACK	STRUCTURE - Batch Buffer Stack Structure				
Size (in bits): 192							
Default \	/alue:	0x00000000, 0x00	000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description				
05	191:0	Batch Stack Entries					
		Format:	BATCH_STACK_ENTRY[3]				
		Stack containing details determined by the Batch	of the batch buffers currently in execution. The top of stack is Buffer Stack Pointer.				



Batch Stack Entry

		В	ATCH_STA	CK_ENT	RY - Ba	atch S	Stack Entry
Size (in b	oits):	6	4				-
Default \	Value:	0:	x00000000, 0x000	00000			
DWord	Bit				Descri	ption	
01	63:62	Reserve	ed				
		Access	:				RO
		Format	:				MBZ
	61:60	Reserve	ed				
		Access	•				RO
		Format	:				MBZ
	59	POSH S	Start				
		Exists I	f:			//POCS	
	58	POSH E	inable				
		Exists If: //RCS, POCS				CS	
		This bit reflects the POSH Enable value programmed by the active MI_BATCH_BUFFER_START command.					
	57	Address Space Indicator					
		Format:					U1
			ld reflects the effe Iress Space Indica		•		curity level and may not be the same as FER_START.
		Value	Name			De	escription
		0h	GGTT [Default]	This Batch b	uffer is loca	ited in G	GTT memory and is privileged.
		1h	PPGTT	This Batch b	uffer is loca	ited in Pl	PGTT memory and is non-privileged.
	56	Reserve	ed				
	55:48	Reserve	ed				
		Access	:				RO
		Format:				MBZ	
	47:2	Batch Buffer Head Pointer					
		Format: GraphicsAddress[47:2]					
	1:0	Reserve	ed				
		Access	:				RO
		Format	:				MBZ



BCS Hardware-Detected Error Bit Definitions

		BCS Hard	dware-Det	ected Error Bi	t Definitions			
Source:		BlitterCS						
Size (in bits): 16								
Default \	/alue:	0x0000000	0					
DWord	Bit			Description				
0	15:12	Reserved						
		Access:			RO			
		Format:			MBZ			
-	11	Reserved						
		Access:			RO			
		Format:			MBZ			
-	10:3	Reserved						
		Access:			RO			
		Format:			MBZ			
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.						
	1	Reserved						
		Access:			RO			
		Format:			MBZ			
	0	Instruction errorsClient ID v supported	en the Renderer Ir include: alue (Bits 31:29 of	the Header) is not sup	s an error while parsing an instruction. ported (only MI, 2D and 3D are			
		Value	Name		Description			
		1		Instruction Error detec	ted			
				Programming Note	es			
		This error indications cannot be cleared except by reset (i.e., it is a fatal error).						



BINDING_TABLE_EDIT_ENTRY

	BINDING_TABLE_EDIT_ENTRY				
Source:		Rende	rCS		
Size (in b	oits):	32			
Default \	/alue:	0x0000	00000		
DWord	Bit		Description		
0	31:24	Reserved			
		Access:		RO	
		Format:		MBZ	
	23:16	Binding Tab	le Index		
		Format:		U8	
		This field sp	ecifies the index of binding table entry that w	vill be updated.	
	15:0	Surface Stat	e Pointer		
		Format:	SurfaceStateOffset[21:6]RENDER_SURFACE	_STATE	
			e Pointer. This address points to a surface sta e Base Address.	te block. This pointer is relative to the	



Bit Definition for Interrupt Control Registers - Media

	Bi	t Definition for Interrupt Control F	Registers - Media				
Source:		VideoCS					
Size (in b	oits):	32					
Default \	Value:	0x00000000					
DWord	Bit	Description					
0	31:12	Reserved					
		Access:	RO				
		Format:	MBZ				
	11	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait. Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful.					
	10	Reserved					
		Access:	RO				
		Format:	MBZ				
	9	Reserved					
	8	Context Switch Interrupt Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt to occur.					
	7	Reserved	100				
		Access:	RO				
		Format:	MBZ				
	6	Timeout Counter Expired Set when the VCS timeout counter has reached the timeout	out thresh-hold value.				
	5	Reserved					
	4	MI_FLUSH_DW Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate a Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.					
	3	Video Command Parser Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along we the "Error Mask Register" determine which error conditions will cause the error status bit to set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an					



	Bit Definition for Interrupt Control Registers - Media						
		instruction.					
	2:1	Reserved					
		Access:	RO				
		Format:	MBZ				
	0	Video Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction command Parser. Note that instruction execution is not have mechanism such as an MI_STORE_DATA instruction is requito a user interrupt.	alted and proceeds normally. A				



BLEND_STATE_ENTRY

				BLEND_STATE_ENT	RY		
Size (in b	its):	6	4				
Default \	/alue:	0	×00000000	O, 0x00000000			
DWord	Bit			Description			
01	63	Logic C	p Enable	-			
		Format	t:	Ena	able		
		Enable	s the Logic	COp function of the Pixel Processing p	•		
				Programming N			
		Enablir	ng LogicO _l	o and Color Buffer Blending at the sar	ne time is UNDEFINED		
	62:59	Logic C	p Functio	I			
		Format		3D_Logic_Op_Function			
		Pixel Pro "R2_" Ro encodir they co	ocessing p OP code d ngs. Howe incide with	oipeline. Note that the encoding of thi lefined in WINGDI.H, and is a rather co	enabled) in the Logic Op stage of the s field is one less than the corresponding ontorted mapping of the OpenGL LogicOp hen the 4 bits are replicated to 8 bits, re: if the Logic Op Function does not		
	58:37	Reserve	ed				
		Access	•		RO		
		Format	t:		MBZ		
	36	Pre-Blend Source Only Clamp Enable					
		Format	t:	Ena	able		
		blendin source0	g is enable and sour	· · · · · · · · · · · · · · · · · · ·	prior to blending, regardless of whether med prior to blending. If ENABLED, only nped prior to the blend to the range		
		Value			cription		
		0	Disabled	No clamping is performed prior to bl	ending.		
		1	Enabled	Only Source(s) are clamped prior to be must be clamped according to the be clamp disable" in the pre-blend color	ehavior specified for "pre-blend color		
		Programming Notes					
		not su	oported fo	red (treated as DISABLED) for UINT an	d SINT RT surface formats. Blending is bit is enabled Pre-Blend Color Clamp		



BLEND STATE ENTRY

35:34 Color Clamp Range

Specifies the clamped range used in Pre-Blend and Post-Blend Color Clamp functions if one or both of those functions are enabled. Note that this range selection is shared between those functions.

Value	Name	Description
0	COLORCLAMP_UNORM	Clamp Range [0,1]
1	COLORCLAMP_SNORM	Clamp Range [-1,1]
2	COLORCLAMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format). Unsigned Floating Point components are clamped to positive zero.
3	Reserved	Reserved

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of Blending and Pre-Blend Color Clamp.

33 **Pre-Blend Color Clamp Enable**

Format: Enable

This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.

Value	Name	Description
0	Disabled	No clamping is performed prior to blending.
1		All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.

32 **Post-Blend Color Clamp Enable**

Format: Enable

Regardless of whether this clamping is enabled, the blending output channels will be clamped to the RT surface format just prior to being written.

Programming Notes

This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. Post Blend Clamp Enable must be programmed identical to Pre Blend Clamp Enable. The device will automatically clamp source color channels to the respective RT surface range. **When this bit is enabled Pre-Blend Source Only Clamp**



	BLEND	_STATE_ENTRY			
	Enable must be disabled.				
31	Color Buffer Blend Enable				
	Format:	Enable			
	Enables the ColorBufferBlending (for this render target.	nee "alpha blending") function of the Pixel Processing Pipeline			
		Programming Notes			
	Enabling LogicOp and ColorBuffe	rBlending at the same time is UNDEFINED			
30:26	Source Blend Factor				
	Format: 3D_Color_Bu	nffer_Blend_Factor			
	Controls the "source factor" in the Factor for encodings.	e ColorBufferBlending function.Refer to Source Alpha Blend			
25:21	Destination Blend Factor				
	Format: 3D_Color_Bu	nffer_Blend_Factor			
	Controls the "destination factor" i Blend Factor for encodings.	n the ColorBufferBlending function. Refer to Source Alpha			
20:18	Color Blend Function				
	Format: 3D_Color_But	fer_Blend_Function			
	This field specifies the function used to combine the color components in the ColorBufferBlending function of the Pixel Processing Pipeline. If Independent Alpha Blend Enable is disabled, this field will also control the blending of the alpha components in the ColorBufferBlending function.				
		<u> </u>			
17:13	ColorBufferBlending function. Source Alpha Blend Factor	rol the blending of the alpha components in the			
17:13	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu	rol the blending of the alpha components in the uffer_Blend_Factor			
17:13	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend fac	rol the blending of the alpha components in the			
	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend fac	rol the blending of the alpha components in the uffer_Blend_Factor wha Color Buffer Blending stage.Note: For the ctors, the encodings indicating "COLOR" are the same as the			
	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor	rol the blending of the alpha components in the uffer_Blend_Factor wha Color Buffer Blending stage.Note: For the ctors, the encodings indicating "COLOR" are the same as the			
	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu	rol the blending of the alpha components in the Iffer_Blend_Factor The Color Buffer Blending stage.Note: For the ctors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected.			
	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in the source of the sou	rol the blending of the alpha components in the affer_Blend_Factor tha Color Buffer Blending stage.Note: For the ctors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected.			
12:8	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function	rol the blending of the alpha components in the affer_Blend_Factor tha Color Buffer Blending stage.Note: For the ctors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected.			
12:8	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Buf This field specifies the function use	Inffer_Blend_Factor The Color Buffer Blending stage.Note: For the Stors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected. Inffer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha			
12:8	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Buf This field specifies the function use	Infer_Blend_Factor The Color Buffer Blending stage.Note: For the Stors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected. Infer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha Infer_Blend_Function Inter_Blend_Function Inter_Ble			
12:8 7:5	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend factor encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Bu This field specifies the function us stage of the Pixel Pipeline when the	Infer_Blend_Factor The Color Buffer Blending stage.Note: For the Stors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected. Infer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha Infer_Blend_Function Inter_Blend_Function Inter_Ble			
12:8 7:5	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Bu This field specifies the function us stage of the Pixel Pipeline when the Reserved	Infer_Blend_Factor The Color Buffer Blending stage.Note: For the Color Buffer Blending indicating "COLOR" are the same as the sthe alpha component of the color is selected. Infer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha Infer_Blend_Function Inter Blend_Function Inter BlendentAlphaBlend state is enabled.			
7:5	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in alp source/destination alpha blend face encodings indicating "ALPHA", as: Destination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Bu This field specifies the function us stage of the Pixel Pipeline when the Reserved Access: Format:	Iffer_Blend_Factor The Color Buffer Blending stage.Note: For the Stors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected. Iffer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha Iffer_Blend_Function Iffer_Ble			
12:8 7:5	ColorBufferBlending function. Source Alpha Blend Factor Format: 3D_Color_Bu Controls the "source factor" in algource/destination alpha blend factor encodings indicating "ALPHA", as a pestination Alpha Blend Factor Format: 3D_Color_Bu Controls the "destination factor" in Blend Factor for encodings. Alpha Blend Function Format: 3D_Color_Bu This field specifies the function us stage of the Pixel Pipeline when the Reserved Access:	Iffer_Blend_Factor The Color Buffer Blending stage.Note: For the Stors, the encodings indicating "COLOR" are the same as the the alpha component of the color is selected. Iffer_Blend_Factor In alpha Color Buffer Blending stage. Refer to Source Alpha Iffer_Blend_Function Iffer_Ble			



	BLEND_STATE_ENTRY							
	Value	Name	Description					
	0b	Enabled	Alpha component can be overwritten					
	1b	Disabled	Writes to the color buffer will not modify Alpha.					
			Programming Notes					
			eld must be set to 0B (enabled).					
2	Write Disa	ble Red	la					
	Format:		Disable Transfer Tran					
	Value	Name	iting of the red component into the Render Target.					
		Enabled	Description Pad component can be everywitten					
	0b		Red component can be overwritten					
	1b	Disabled	Writes to the color buffer will not modify Red.					
			Programming Notes					
	For YUV s	urfaces, this fie	eld must be set to 0B (enabled).					
1	Write Disable Green							
	Format:		Disable					
	This field controls the writing of the green component into the Render Target.							
	Value	Name	Description					
	0b	Enabled	Green component can be overwritten					
	1b	Disabled	Writes to the color buffer will not modify Green.					
	Programming Notes							
	For YUV s	urfaces, this fie	ld must be set to 0B (enabled).					
0	Write Disa	ble Blue						
	Format:		Disable					
			iting of the Blue component into the Render Target.					
	Value	Name	Description					
	0b	Enabled	Blue component can be overwritten					
	1b	Disabled	Writes to the color buffer will not modify Blue.					
			Programming Notes					
	For VIIV o	urfaces this fig	eld must be set to 0B (enabled).					
	LOI 10 V S	uriaces, triis lie	in must be set to ob (enabled).					



BLEND_STATE

BLEND_STATE

Size (in bits): 544

The blend state is stored as a structure containing a common DWORD that applies to all RTs and an array of up to 8 elements, each of which contains the two DWords for each. The start of each element is spaced 2 DWords apart. The blend state is aligned to a 64-byte boundary, which is pointed to by a field in 3DSTATE_BLEND_STATE_POINTERS. The 3-bit Render Target Index field in the Render Target Write data port message header is used to select which of the 8 elements from BLEND_STATE that is used on the current message.

message	<u>).</u>		
DWord	Bit	Descript	tion
0	31	Alpha To Coverage Enable	,
		Format:	Enable
		If set, Source0 Alpha is converted to a temporary 1 corresponding to the sample# ANDed with the sam computed based on src0 alpha value. Value of 0 dis samples for that pixel. The same coverage needs to value of src0 alpha between 0 and 1 monotonically field is applied to all the RTs in MRT case.	nple mask bit. If set, sample coverage is sables all samples and value of 1 enables all apply to all the RTs in MRT case. Further, any
	30	Independent Alpha Blend Enable	
		Format:	Enable
		When enabled, the other fields in this instruction of components in the Color Buffer Blend stage. When combined in the same fashion as the color components.	disabled, the alpha components are
	29	Alpha To One Enable	
		Format:	Enable
		If set, Source0 Alpha is set to 1.0f after (possibly) be coverage mask.If Dual Source Blending is enabled, to all the RTs in MRT case.	
	28	Alpha To Coverage Dither Enable	
		Format:	Enable
		If set, sample coverage is computed based on src0 coverage based on screen coordinates. Value of 0 c samples for that pixel. The same coverage needs to value of src0 alpha between 0 and 1 monotonically AlphaToCoverage is disabled, AlphaToCoverage Dirapplied to all the RTs in MRT case.	disables all samples and value of 1 enables all apply to all the RTs in MRT case. Further, any increases the number of enabled pixels. If



		BLEND_STATE			
	27	Alpha Test Enable			
		Format: Enable	2		
		Enables the AlphaTest function of the Pixel Processing pix in MRT case.	peline. The field is applied to all the RTs		
		Programming Note	es		
		Alpha Test can only be enabled if Pixel Shader outputs a independently on each render target by comparing that ralpha reference value. If the alpha test fails, the correspor for that render target. The depth/stencil update will occur target.	ender target's alpha value against the ading pixel write will be supressed only		
	26:24	Alpha Test Function			
		Format: 3D_Compare_Function			
		This field specifies the comparison function used in the A all the RTs in MRT case.	phaTest function The field is applied to		
	23	Color Dither Enable			
		Format: Enable	e		
		Enables dithering of colors (including any alpha component) before they are written to the Color Buffer. The field is applied to all the RTs in MRT case.			
		Programming Notes			
		For YUV render target formats, this field must be progran	nmed to 0.		
	22:21	X Dither Offset			
		Format:	U2		
		Specifies offset to apply to pixel X coordinate LSBs when accessing dither table. The field applied to all the RTs in MRT case.			
	20:19	Y Dither Offset			
		Format:	U2		
		Specifies offset to apply to pixel Y coordinate LSBs when accessing dither table. The fapplied to all the RTs in MRT case.			
	18:0	Reserved			
	10.0	Access:	RO		
		Format:	MBZ		
116	511:0	Entry			
110	311.0				
		Format: BLEND_STATE_ENTRY[8]			



Blitter Interrupt Vector

		BLITTER_INTR_VEC - Blitter Inter	rupt Vector				
Size (in b	oits):	16	_				
Default \							
DWord	Bit	Description					
0	15	Catastrophic Error This interrupt signals that a unrecoverable error (for e.g en page mapped in Global GTT) during the engine processing When Memory interface signals this error, the Command Sinstructions. Scheduler is expected to reset the engine to expected to reset the engine to expected.	g. Streamer will stop parsing any more				
-	14:12	Reserved					
		Access:	RO				
		Format:	MBZ				
-	11	BCS Wait On Semaphore					
-	10	Reserved					
		Access:	RO				
		Format:	MBZ				
-	9	CS TR Invalid Tile Detection					
	8	BCS Context Switch Interrupt					
	7	Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PPGTT Page Fault.					
=	6	BCS Watchdog Counter Expired					
	5	Reserved					
		Access:	RO				
_		Format:	MBZ				
_	4	BCS MI Flush DW Notify					
	3	BCS Error Interrupt					
	2:1	Reserved					
		Access:	RO				
		Format:	MBZ				
	0	BCS MI User Interrupt					



Block Dimensions Message Header Control

	MHC_BDIM - Block Dimensions Message Header Control						
Size (in bi	its):	32		_			
Default Value: 0x00000000							
DWord	Bit	Description					
0	31:22	Reserved					
		Access:			RO		
		Format:			MBZ		
	21:20	Block Height Height in rows o	f block being acce	ssed. Range = [0,3] re	presenting 1 to 8 rows.		
		Value	Name		Description		
		0h	H1	Block height = 1 row			
		1h	H2	Block height = 2 rows			
		2h	H4	Block height = 4 rows			
		03h	H8	Block height = 8 rd	ows		
	19:2	Reserved					
		Access:			RO		
		Format:			MBZ		
	1:0	Block Width Width in Dwords	s of block being ac	cessed. Range = [0,3]	representing 1 to 8 Dwords.		
		Value	Name		Description		
		0h	W1	Block width = 1 Dwo	ord		
		1h	W2	Block width = 2 Dwords			
		2h	W4	Block width = 4 Dwo	ords		
		03h	W8	Block width = 8 Dwo	ords		



Block Message Header

		MH_BTS_GO - Block Message	e Header			
Source:	ource: EuSubFunctionDataPort0					
Size (in b	oits):	256				
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000,			
DWord	Bit	Description				
01	63:0	Reserved				
		Access:	RO			
		Format:	MBZ			
2	31:0	Global Offset				
		Format:	U32			
		Specifies the global element index into the buffer, in units of Hwords, Owords, Dwords, or Bytes (depending on the message).				
		Programming Notes				
		The Global Offset for the Aligned Block operations is specified as a Dword-aligned byte offset (offset bits [1:0] = 0), Oword-aligned byte offset (offset bits [3:0]=0), or Hword-aligned byte offset (offset bits [4:0]=0).				
		If the address offset calculated with the Global Offset is greater than the Surface Size, then the access is Out-of-Bounds.				
37	159:0	Reserved				
		Access:	RO			
		Format:	MBZ			



BR00 - BLT Opcode and Control

	BR00 - BLT Opcode and Control						
Source:		BlitterCS		-			
Size (in b	its):	32					
Default \	/alue:	0x00000000					
DWord	Bit			Description			
0 31 BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is in BLT Opcode and Control register.			bit is replicated in the SETUP				
		Value		Name			
		0		Idle [Default]			
		1		Busy			
	30	Setup Instruction Instru	ıction				
		Default Value:			0		
		The current instruction p	The current instruction performs clipping (1).				
	29	Setup Monochrome Pattern This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.					
		Value		Name			
		0	C	Color [Default]			
		1	N	Monochrome			
-	28:22	Instruction Target (Opc	ode)				
		Default Value: 0000000b					
		by the BLT Engine state r	nachin	ruction Target field from the last BLT in to identify the BLT instruction it is to pattern operands are color or mon-	o perform. The opcode		
	21:20	32bpp Byte Mask This field is only used fo	r 32bp	pp.			
		Value		Name			
		00b	[Defa	ault]			
		1xb Write Alpha Channel					
		x1b	Write	RGB Channel			
	19:17	Monochrome Source St	tart				
		Default Value:			000b		
		This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.					



16	Bit/Byt	BR00 - BLT Opcode and Control Bit/Byte Packed					
	_		r the NT driver.				
		Val	ue	Name			
	0b			Bit [Default]			
	1b			Byte			
15	Src Tili	ng Enable					
		alue		Name			
	0b			(Linear) [Default]			
	1b		Tiling enabled:	Tile-X or Tile-Y			
14:12		ntal Patte	rn Seed				
		t Value:		0b			
	This fie	eld indicate	es the pattern p	ixel position which corresponds to $X = 0$.			
11	Dest Ti	ling Enab	le				
				Blitter is executing in Tiled mode. If '0' it means that Blitter is			
		Linear mode. Pre-Dev Blitter never executes in Tiled-Y mode, DevGT+ Blitter supports both Tile-X and Tile-Y modes. On reset, this bit will be '0'. This definition applies to only X, Y Blits.					
	Value			Name			
	0b		iling Disabled (Linear blit) [Default]				
	1b Tiling enabled: Ti						
10:8	These I will be o perform	oits contro conditiona	illy written, and nasking functior	ot the byte(s) at the destination corresponding to a given pixely what those conditions are. This feature can make it possible in order to selectively write or preserve graphics data alreads.			
	Value	Name		Description			
	xx0b	[Default]		sparency mode enabled. This causes normal operation with ing data to the destination.			
	001b		Equal) (source Less or Equal) pixels. The ran then logically range defined	transparency] The Transparency Color Low: (Pixel Greater or e background register) and the Transparency Color High: (Pixel (source foreground register) are compared to the source nge comparisons are done on each component (R, G, B) and ANDed. If the source pixel components are not within the by the Transparency Color registers, then the byte(s) at the prresponding to the current pixel are written with the result of peration.			
	011b		Greater or Equ High: (Pixel Le source pixels.	Alpha color transparency] The Transparency Color Low: (Pixel ual) (source background register) and the Transparency Color ess or Equal) (source foreground register) are compared to the The range comparisons are done on each component (A, R, or egically ANDed. If the source pixel components are not within			



the range defined by the Transparency Color registers, then the byte(s) at destination corresponding to the current pixel are written with the result of the bit-wise operation." 101b		BF	200 - BLT Opcode and Control			
(Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (A, R, G, B) and then logically ANDed. If the destination pixels within the range, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation. 111b			destination corresponding to the current pixel are written	=		
or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (I G, B) and then logically ANDed. If the destination pixels are within the range then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation. 7:5 Pattern Vertical Seed Default Value: Default Value: Default Value: This field specifies the pattern scan line which corresponds to Y=0. 4 Destination Read Modify Write Default Value: This bit is decoded from the last instruction's opcode field and Destination Transparency Mo to identify whether a Destination read is needed. 3 Color Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a color (1) sour is used. 2 Monochrome Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: Ob		101b	(Pixel Greater or Equal) (source background register) an Color High: (Pixel Less or Equal) (source foreground reg to the destination pixels. The range comparisons are do component (A, R, G, B) and then logically ANDed. If the within the range, then the byte(s) at the destination cor	d the Transparency ister) are compared one on each destination pixels are responding to the		
Default Value: 000b		111b	or Equal) (source background register) and the Transpa (Pixel Less or Equal) (source foreground register) are co destination pixels. The range comparisons are done on G, B) and then logically ANDed. If the destination pixels then the byte(s) at the destination corresponding to the	rency Color High: mpared to the each component (R, are within the range,		
This field specifies the pattern scan line which corresponds to Y=0. 4	7:5	Pattern Vertical	Seed			
4 Destination Read Modify Write Default Value: This bit is decoded from the last instruction's opcode field and Destination Transparency Mo to identify whether a Destination read is needed. 3 Color Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a color (1) sour is used. 2 Monochrome Source Default Value: Default Value: Ob This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: Ob		Default Value: 000b				
Default Value: This bit is decoded from the last instruction's opcode field and Destination Transparency Mo to identify whether a Destination read is needed. 3 Color Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a color (1) sour is used. 2 Monochrome Source Default Value: Default Value: Ob This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: Ob		This field specifie	s the pattern scan line which corresponds to Y=0.			
This bit is decoded from the last instruction's opcode field and Destination Transparency Mo to identify whether a Destination read is needed. 3	4	Destination Read	l Modify Write			
to identify whether a Destination read is needed. 3		L				
Default Value: This bit is decoded from the last instructions opcode field to identify whether a color (1) sour is used. 2 Monochrome Source Default Value: Ob This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: Ob Ob				n Transparency Mode		
This bit is decoded from the last instructions opcode field to identify whether a color (1) sour is used. 2 Monochrome Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: 0b	3	Color Source				
is used. 2 Monochrome Source Default Value: This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: 0b		Default Value:		0b		
Default Value: This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. Color Pattern Default Value: 0b 0b			ed from the last instructions opcode field to identify whet	her a color (1) source		
This bit is decoded from the last instructions opcode field to identify whether a monochrome source is used. 1 Color Pattern Default Value: 0b	2	Monochrome So	urce			
source is used. 1 Color Pattern Default Value: 0b		Default Value:		0b		
Default Value: 0b			ed from the last instructions opcode field to identify whet	her a monochrome (1)		
	1	Color Pattern				
This bit is decoded from the last instructions opcode field to identify whether a color (1) patt				0b		
is used.			ed from the last instructions opcode field to identify whet	her a color (1) pattern		



BR00 - BLT Opcode and Control				
0	Monochrome Pattern			
	Default Value:	0b		
	This bit is decoded from the last instructions opcode field to identify whethe pattern is used.	r a monochrome (1)		



BR01 - Setup BLT Raster OP, Control, and Destination Offset

BF	R01	- Set	Setup BLT Raster OP, Control, and Destination Offset				
Source:		В	litterCS				
Size (in b	its):	3	2				
Default V	/alue:	0:	x00000000				
DWord	Bit				Description		
0	31	This bit the BLT pattern perform	lid Pattern Select is bit applies only when the pattern data is monochrome. This bit determines whether or not a BLT Engine actually performs read operations from the frame buffer in order to load the attern data. Use of this feature to prevent these read operations can increase BLT Engine afformance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to attent either monochrome or color pattern data via the opcode field.				
		Value	Name		Description		
		0b	[Default]	BLT Engine proceed	operation with regard to the use of the pattern data. The ds with the process of reading the pattern data, and the d as the pattern operand for all bit-wise operations.		
		1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.			
	30	Clippin	g Enabled				
			Va	lue	Name		
		0b			[Default]		
		1b					
	29	This bit the byte also cor make it	t applies or e(s) at the c responds v possible to	urce Transparency Mode followhen the source data is in monochrome. This bit determines whether or destination corresponding to the pixel to which a given bit of the source data will actually be written if that source data bit has the value of 0. This feature to use the source as a transparency mask. The BLT Engine is configured to onochrome or color source data via the opcode field.			
Value Name Description				Description			
		0b	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wi operation for the pixel corresponding to the source data bit, and the byte the destination corresponding to that pixel are written with the result. Wherever a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.			
		1b					



BR01 - Setup BLT Raster OP, Control, and Destination Offset

28 Monochrome Pattern Transparency Mode

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.

Value	Name	Description
0b	[Default]	This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.
1b		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.

27:26 32bpp Byte Mask

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode field.

Value	Name
00b	[Default]
1xb	Write Alpha Channel
x1b	Write RGB Channel

25:24 Color Depth

Value	Name
00b	8 Bit Color Depth [Default]
01b	16 Bit Color Depth
10b	Alternate 16 Bit Color Depth
11b	32 Bit Color Depth

23:16 Raster Operation Select

These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.

15:0 | **Destination Pitch (Offset)**

For non-XY Blits, the signed 16bit field allows for specifying up to + 32Kbytes signed pitches in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned and should be programmable up to + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Destination will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify up to + 32KDWords. For X, Y blits with nontiled surfaces (linear surfaces), this 16bit field can be programmed to byte



BR01 - Setup BLT Raster OP, Control, and Destination Offset

specification of up to + 32Kbytes (same as before). These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.



BR05 - Setup Expansion Background Color

	BR05 - Setup Expansion Background Color				
Source:	e: BlitterCS				
Size (in b	oits):	32			
Default \	/alue:	0x00000000			
DWord	Bit	Description			
0		Setup Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the			
	color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				



BR06 - Setup Expansion Foreground Color

BR06 - Setup Expansion Foreground Color					
Source:	Source: BlitterCS				
Size (in b	oits):	32			
Default \	/alue:	0x00000000			
DWord	Bit	Description			
0	31:0	3. Setup Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.			



BR07 - Setup Blit Color Pattern Address Lower Order Address bits

BR07	7 - 5	Setup Blit Color	Pattern Address Lo	wer Order Address bits
Source:		BlitterCS		
Size (in b	its):	32		
Default \	/alue:	0x0000000		
DWord	Bit		Description	
0	31:6	Setup Blit Color Pattern	Address	
		Format:	GraphicsAddress[31:6]	
		instruction. This register was is only used with the SCA done in XY_SETUP_BLT con The pattern data must be and therefore, its size is deper pixel if the pattern is in which the graphics system through the instruction. Cobyte, 128-byte and 256-by	tarting address of the (8X8) pixel works identically to the Pattern A ANLINE_BLT instruction execution mand). The pattern data must be located on a pattern-size boundary ependent upon its pixel depth. The color (the pixel depth of a color has been set). Monochrome pat	ary. The pattern is always of 8x8 pixels, the pixel depth may be 8, 16, or 32 bits to pattern must match the pixel depth to terns require 8 bytes and is supplied per pixel color depth must start on 64-
5:0 Reserved				
		Access:		RO
		Format:		MBZ



BR09 - Destination Address Lower Order Address Bits

BR09 - Destination Address Lower Order Address Bits				
Source:		BlitterCS		
Size (in bits): 32				
Default \	/alue:	0x00000000		
DWord	Bit		Description	
0	31:0	Destination Addre	ess Bits	
		Format:	GraphicsAddress[31:0]	
		disabled for XY-blit 48bit address, which the working destination BLT Engine perform Destination Y1 Add the address points address registers to address is the top s SRC_COPY_BLT), th	bled for XY-blits, this base address should be limited to 4KB. when tiling is its, this base address should be CL (64byte) aligned. These lower 32bits of the sh specify the starting pixel address of the destination data. This register is also ation address register for the lower 32bits of the address, and changes as the ins the accesses. Used as the scan line address (Destination Y Address and dress) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 of determine whether the scan line should be written or not. The Destination Y1 scan line to be written for text. Note that for non-XY blits (COLOR_BLT, is address points to the first byte to be written. Note: Some instructions affect (requiring only one coordinate); other instructions affect multiple scan lines and ates.	



BR11 - BLT Source Pitch (Offset)

	BR11 - BLT Source Pitch (Offset)				
Source: BlitterCS		BlitterCS			
Size (in b	oits):	32			
Default \	/alue:	0x00000000			
DWord	Bit	Description			
0	31:16	Reserved			
	15:0	For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying up to + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable up to + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify up to + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of up to + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is read from the frame buffer by the BLT Engine, so that the source address will point to the next memory address from which the next scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within off-screen memory, this offset can be set to accommodate a situation in which the source data exists as a single contiguous block of bytes where in each subsequent scan line's worth of source data is stored at a location immediately after the location where the source data for the last scan line ended.			



BR12 - Source Address Lower order Address bits

		BR12 - Source	Address Lower order Address bits			
Source:		BlitterCS				
Size (in b	its):	32				
Default \	/alue:	0x0000000				
DWord	Bit		Description			
0	31:0	Source Address Bits				
		Format:	GraphicsAddress[31:0]			
		Lower 32bits of the 48bit a	ddressing.			
	When tiling is enabled for XY-blits with Color source surfaces, this base address should be to 4KB. When tiling is disabled for XY-blits, this base address should be CL (64byte) aligned					
		Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first by				
		to be read.				
		These lower 32bits of the 48bit address, specify the starting pixel address of the color source data.				
		The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword				
		of the source data. If this Source happens to be a Monosource surface, then this Monosource Base Address				
		• •	be Cache Line (64byte) aligned.			



BR13 - BLT Raster OP, Control, and Destination Pitch

	BI	R13 -	BLT Ra	aster OP, Control, and Destination Pitch		
Source: BlitterCS						
Size (in bits):		32				
Default \	/alue:	0	x00000000			
DWord	Bit			Description		
0	31	This bit the BLT pattern perform accept	Engine act data. Use on nance, if use either mone	ally when the pattern data is monochrome. This bit determines whether or not ually performs read operations from the frame buffer in order to load the of this feature to prevent these read operations can increase BLT Engine of the pattern data is indeed not necessary. The BLT Engine is configured to ochrome or color pattern data via the opcode field.		
		Value	Name	Description		
		0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.		
		1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.		
-	30	Clipping Enabled				
		Defaul	t Value:	0		
	29	This bit the byte also con make it	t applies or e(s) at the c responds v possible to	arce Transparency Mode ally when the source data is in monochrome. This bit determines whether or not destination corresponding to the pixel to which a given bit of the source data will actually be written if that source data bit has the value of 0. This feature can be use the source as a transparency mask. The BLT Engine is configured to pnochrome or color source data via the opcode field.		
		Value	Name	Description		
		0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.		
		1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.		
	28	Monochrome Pattern Transparency Mode This bit applies only when the pattern data is monochrome. This bit determines whethe the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern also corresponds will actually be written if that pattern data bit has the value of 1. This fee				



BR13 - BLT Raster OP, Control, and Destination Pitch

can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode in the Opcode and Control register.

Value	Name	Description
0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.
1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.

27:26 **32bpp Byte Mask**

This field is only used for 32bpp.

This held is only used for supp.					
Value	Name				
00b	[Default]				
1xb	Write Alpha Channel				
x1b	Write RGB Channel				

25:24 Color Depth

Value	Name				
00b	8 Bit Color Depth [Default]				
01b	16 Bit Color Depth				
10b	24 Bit Color Depth				
11b	Reserved				

23:16 Raster Operation Select

Default Value: 00000000b

These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.

15:0 **Destination Pitch(Offset)**

These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within onscreen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.



BR14 - Destination Width and Height

BR14 - Destination Width and Height

Source: BlitterCS

Size (in bits): 32

Default Value: 0x00000000

BR14 contains the values for the height and width of the data to be BLT. If these values are not correct, such that the BLT Engine is either expecting data it does not receive or receives data it did not expect, the system can hang.

DWord	Bit	Description					
0	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	:16 Destination Height These 13 bits specify the height of the destination data in terms of the number of scalis a working register.					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	Destination Byte Width These 13 bits specify the width of the destination data in terms of the number of bytes per scan line. The number of pixels per scan line into which this value translates depends upon the color depth to which the graphics system has been set.					



BR15 - Color Pattern Address Lower order Address bits

	BR15 - Color Pattern Address Lower order Address bits						
Source:	BlitterCS						
Size (in b	oits):	32					
Default \	/alue:	0x0000000					
DWord	Bit		Description				
0	31:6	Color Pattern Address					
		Format:	GraphicsAddress[31:6]				
		Lower 32bits of the 48bit addressing. There is no change to the Color Pattern address specification due to Non-Power-of-2 change. It remains the same as before. The pattern data must be located in linear memory. These 26 bits specify the starting address of the (8X8) pixel color pattern. The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and are applied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively. The Pattern Base Address programmed, must always be Cache Line (64byte) aligned.					
	5:0 Reserved						
Access: RO							
		Format:		MBZ			



BR16 - Pattern Expansion Background and Solid Pattern Color

BR	16	- Pattern Expansion Background and Solid Pattern Color
Source:		BlitterCS
Size (in l	oits):	32
Default \	Value:	0x0000000
DWord	Bit	Description
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR17 - Pattern Expansion Foreground Color

	BR17 - Pattern Expansion Foreground Color						
Source:		BlitterCS					
Size (in l	oits):	32					
Default Value: 0x00000000							
DWord	Bit	Description					
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.					



BR18 - Source Expansion Background and Destination Color

- Source Expansion Background and Destination Color
BlitterCS
32
0x0000000
Description
Source Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome source data during BLT operations. This register is also used to support destination transparency mode and Solid color fill. Whether one, two, three, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.
c r



BR19 - Source Expansion Foreground Color

	BR19 - Source Expansion Foreground Color							
Source:		BlitterCS						
Size (in l	oits):	32						
Default Value: 0x00000000								
DWord	Bit	Description						
0	31:0	Pattern/Source Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.						



BR27 - Destination Higher Order Address

BR27 - Destination Higher Order Address

Source: BlitterCS Size (in bits): 32

Default Value: 0x00000000

Upper 32 bits of the starting pixel address for the destination data. This structure is also the working location for the upper bits of the destination address, and changes as the BLT Engine performs the accesses. See BR09 for the lower 32 bits. When tiling is enabled for XY-blits, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before.

Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line should be written or not. The Destination Y1 address is the top scan line to be written for text.

Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), the destination address points to the first byte to be written. This structure is always the last location written for a BLT drawing instruction. Writing to BR27 starts the BLT engine execution. Note: Some instructions affect only one scan line (requiring only one coordinate); other instructions affect multiple scan lines and need both coordinates.

GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.

DWord	Bit	Description			
0	31:25	Reserved			
		Access:		RO	
		Format:		MBZ	
	24:16	Reserved			
		Access:		RO	
		Format:		MBZ	
	15:0	Destination Address Upper DWORD			
		Format:	GraphicsAddress[47:32]		



BR28 - Source Higher Order Address

	BR28 - Source Higher Ord	er Ad	ldress	
Source:	BlitterCS			
Size (in bits):	32			
Default Value:	0x00000000			
	DWord	Bit	Des	cription
	0	31:25	Reserved	
• •	of the Source address, specifying the starting pixel		Access:	RO
	olor or mono source data. When tiling is enabled for or source surfaces, this base address should be limite		Format:	MBZ
	e for XY blits, there is no restriction and it is same as		Reserved	
before, including	for monosource and text blits. Note that for non-X	1	Access:	RO
blit with Color Sc	ource (SRC_COPY_BLT), this address points to the firs	t	Format:	MBZ
byte to be read. GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used			Source Addres	ss Upper DWORD
•	The uppermost reserved bits are ignored and MBZ.		Format: Grapl	hicsAddress[47:32]



BR29 - Color Pattern Higher Order Address

	BR29 - Color	Pattern Higher	Ord	er Add	lress	
Source:	BlitterCS					
Size (in bits):	32					
Default Value:	0x00000000					
	DWord		Bit		Descripti	on
	0		31:25	Reserved		
		s, specifying the starting		Access:		RO
	ocation of the (8X8) pixel is a 64-bit value [63:0], b	•		Format:		MBZ
•	re. The uppermost reserv	• •	24:16	Reserved		
	MBZ.	-		Access:		RO
						MBZ
			15:0	Color Pat	tern Addre	ss Upper
				DWORD		
				Format:	GraphicsAd	ldress[47:32]



BR30 - Setup Blit Color Pattern Higher Order Address

BR3	0 - Setup Bli	t Color Pattern H	ighe	r Orde	er Addre	ess
Source:	BlitterCS					
Size (in bits): 32						
Default Value:	0x00000000					
DWord					Descripti	on
	0		31:16	Reserved		
• •		lress, specifying the starting		Access:		RO
	cation of the (8X8) p	•		Format:		MBZ
GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.			15:0	Setup Bli DWORD	t Color Patt	ern Upper
				Format:	GraphicsAd	ldress[47:32]



Byte Masked Media Block Message Header

	МН	MBBM - Byte N	Masked	Media Bloc	k Message Header			
Source:	urce: EuSubFunctionDataPort1							
Size (in b	Size (in bits): 256							
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000								
DWord	Bit			Description				
0	31:0	X Offset						
		Format:			S31			
		X offset (in bytes) of the ι	upper left cor	ner of the block into	o the surface.			
				Programming Note	es			
		Must be DWord aligned ((Bits 1:0 MBZ) for the write form	of the message.			
1	31:0	Y Offset						
		Format:			S31			
		Y offset (in rows) of the u	pper left cori	ner of the block into	the surface.			
2	31:0	Media Block Message Co	a Block Message Control					
		Format:	MHC_MBBM	I_CONTROL				
		Specifies the Byte Masked	d message su	btype and its additi	onal input parameters.			
3	31:0	Byte Mask						
		Format:			U32			
		Specifies the Byte Mask fo	or writes whe	en Message Mode fi	eld is BYTE_MASK.			
			-	Programming Note	2 S			
		The Byte mask applies horizontally to each row of output: bit 0 for byte 0, through bit 31 for byte 31.						
4	31:0	FFTID						
		Format:		MHC_FFTID				
		Fixed Function Thread ID						
57 95:0 Reserved								
		Access:			RO			
		Format:			MBZ			



Byte Masked Media Block Message Header Control

MHC_MBBM_CONTROL - Byte Masked Media Block Message										
Header Control										
Size (in bits): 32										
Default \	/alue:	0>	0x0000000							
DWord	Bit	Description								
0	31:30	Message Mode Specifies the Media Block Write Message subtype is Byte Masked.								
					ription					
		02h		The Block Height and Block Width fi	•					
		0211	DTTL_IVIASK	Byte Mask qualifies which bytes are	•					
		Others	Reserved	Reserved.						
	29	Reserved								
		Access:			RO					
		Format:			MBZ					
	28:24	Sub-Register Offset								
		Format			U5					
		This field is ignored (reserved) for Media Block Write message.								
	23:22	Reserved								
		Access:			RO					
		Format:			MBZ					
	21:16	Block Height								
		Format:			U6					
		Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows								
		Restriction								
			Width (bytes) <= 64 Dwor	is constrained by (# Dwords width) *						
	15:10	Reserved								
		Access:			RO					
		Format			MBZ					
	9:8	Register Pitch Control								
		Format:			U2					
		This field is ignored (reserved) for a Media Block Write message.								



MHC_MBBM_CONTROL - Byte Masked Media Block Message Header Control								
7:6	Reserved							
	Access:	RO	RO					
	Format:		MBZ					
5:0	Block Width							
	Format:	U6						
	Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes.							
	Programming Notes							
	Must be DWord aligned for Media Block Write message.							



CC_VIEWPORT

CC_VIEWPORT

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The viewport state is stored as an array of up to 16 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the viewport state array is aligned to a 32-byte boundary. The Minimum and Maximum Depth legal value ranges are dependent on the depth buffer format.

DWord	Bit	Description				
0	31:0	Minimum Depth				
		Format:	IEEE_FLOAT			
		Indicates the minimum depth. The interpolated or computed depth is clamped to this value prior to the depth test.				
		Programming Notes				
The Minimum depth value must be less-than-or-equal The Minimum depth value cannot be NAN (Not-A-Nu For All depth formats:Minimum depth value must not 0.0 (negative zero)			NAN (Not-A-Number).			
1	31:0	Maximum Depth				
		Format:	IEEE_FLOAT			
		Indicates the maximum depth. The interpolated or computed depth is clamped to this value prior to the depth test.				
		Programming Notes				
		The Maximum depth value cannot be smaller than Minimum depth value. The Maximum depth value cannot be NAN (Not-A-Number). For all depth formats: The Maximum depth value must be between +0.0to +1.0.				



Channel Mask Message Descriptor Control Field

MDC_CMASK - Channel Mask Message Descriptor Control Field

Size (in bits): 4

Default Value: 0x00000000

DWord Bit Description

0 3:0

3:0 **Mask**

For the read message, indicates that which channels are read from the surface and included in the writeback message. For the write message, indicates which channels are included in the message payload and written to the surface.

Value	Name	Description			
00h	RGBA [Default]	Red, Green, Blue, and Alpha are included			
01h	GBA	Green, Blue, and Alpha are included			
02h	RBA	Red, Blue, and Alpha are included			
03h	Blue and Alpha are included				
04h	RGA	Red, Green, and Alpha are included			
05h	GA	Green and Alpha are included			
06h	RA	Red and Alpha are included			
07h	А	Alpha is included			
08h	RGB	Red, Green, and Blue are included			
09h	GB	Green and Blue are included			
0Ah	RB	Red and Blue are included			
0Bh	В	Blue is included			
0Ch	RG	Red and Green are included			
0Dh	G	Green is included			
0Eh	R	Red is included			
0Fh	Reserved	Ignored			



Channel Mode Message Descriptor Control Field

MD	C _(СМО	DE - C	Channel Mode Mess	age Descriptor Control Field		
Size (in b	oits):		1				
Default \	/alue	e:	0x00000	0000			
DWord	Bit	Description					
0	0	Channe	Channel Mode				
		Format	:	E	Boolean		
				hannel-enable are provided: a SIN IMD4x2 view of a register.	MD8 or SIMD16 Dword channel serial view of a		
		Value	Name	Description			
		0	Oword	All 4 Dwords are read or written	if one or more of these channels are enabled		
		1	Dword	Each Dword is read or written on	nly if its corresponding channel is enabled.		



Clear Color

CLEAR_(COL	OR - Clear Co	olor	
Size (in bits): 256 Default Value: 0x00000000, 0x00000000 0x00000000, 0x00000000		0000000, 0x00000000,	0x00000000, 0x00000000,	
DWord	Bit		Description	
0	31:0	Raw Clear Color : Re	ed	
Programming Notes:		Format:	IEEE_FLOAT	
Software shall write the Raw Clear Color channels such that the channel order matches		Format:	U32	
the SURFACE_STATE.Shader Channel Select		Format:	S31	
programming.		Format:	U24_X8 []	
Software shall write the converted Depth Clear to this dword				
1	31:0	Raw Clear Color: Blu	ie	
Programming Notes: Software shall write		Format:	IEEE_FLOAT	
the Raw Clear Color channels such that the channel order matches the		Format:	U32	
SURFACE_STATE.Shader Channel Select		Format:	S31	
programming.				
2	31:0	Raw Clear Color : Green		
Programming Notes: Software shall write		Format:	IEEE_FLOAT	
the Raw Clear Color channels such that the channel order matches the		Format:	U32	
SURFACE_STATE.Shader Channel Select		Format:	S31	
programming.				
3	31:0	Raw Clear Color : Al	pha	
Programming Notes:		Format:	IEEE_FLOAT	
Software shall write the Raw Clear Color channels such that the channel order matches		Format:	U32	
the SURFACE_STATE.Shader Channel Select		Format:	S31	
programming.				
4	31:0	If bits per pixel are 32 this DWORD. If bits per pixel are 64 If bits per pixel are 12 value.	or and Clear Depth he format converted clear color. c, entire pixel's clear value is stored in l, lower DOWRD is stored in this field. c, this field is not used to store clear	



CLEAR_	COL	OR - Clear Color	
5	31:0	Converted Clear Color This DWORD stores the format converted bits per pixel are 64, upper DOWF of bits per pixel are 32 or 128, this fix clear value. The field is packed according to the	RD is stored in this field eld is not used to store
6	31:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	Color Discard Enable	
		Description	1
		When this bit is set for a Render Ta indicates HW that this surface's cac caches do not need to be written b complete Render Pass (aka Tile Pas both the main and the associated A	chelines from on-chip back to memory after a ss). This bit applies to
		Programming N	Notes
		This bit must be programmed befo a Render Pass (Tile Pass). This bit m during the Tile Pass.	2
7	31:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	Reserved	
		Access:	RO
		Format:	MBZ



Clock Gating Disable Format

Clock Gating Disable Format						
Size (in bits): 1						
Default Value:	Default Value: 0x00000000					
DWord	Bit		Description			
0	0	Clock_Gate	_Disable			
		Value	Name	Description		
		0b	Enable	Clock gating controlled by unit logic		
		1b	Disable	Disable clock gating function		



COLOR_CALC_STATE

					COLOR_CALC_STATE			
Size (in b	oits):	1	92					
Default \	/alue:	0	x0000000	00, 0x00	0000000, 0x00000000, 0x00000000,	0x00000	000, 0x00000000	
This def				s. It is p	pointed to by a field in 3DSTATE_CC	_STATE_	POINTERS, and stored at a 64-	
DWord	Bit		Description					
0	31:16	Reserve	ed		•			
		Access	:			RO		
		Format	:			MBZ		
	15	Round	Disable	Functio	on Disable			
		Format	:		Disable			
		Disable	s the rou	und-disa	able function of the color calculator	·.		
		Value	Naı	me	Des	cription		
		0	Cancelle	ed	Dithering is cancelled based on th	e data us	sed by blend to avoid drift.	
		1	Not Car	ncelled	Dithering is NOT cancelled.			
	14:1	Reserved						
		Access:				RO		
		Format:						
	0	Alpha Test Format This field selects the format for Alpha Reference Value and the format in which Alpha Test is performed.						
		i e	lue		Name		Description	
		0h		ALPHA	IATEST_UNORM8		UNorm8	
		1h		ALPHA	PHATEST_FLOAT32		Float32	
		Programming Notes						
		Alpha-	Alpha-test format is independent of RT format. When PS outputs UNIT/SINT alpha-value, it will					
		be treated as IEEE 32bit float number for the purpose of alpha-test.						
1	31:0	Alpha I	Referenc	e Value	e As FLOAT32			
		Exists I	f:	[Alpha	Test Format] == 'ALPHATEST_FLOA	AT32'		
		Format	:	IEEE_FL	OAT			
		This fie	ld specif	ies the a	alpha reference value to compare a	_	the Alpha Test function.	
					Programming Note	S		
		This fie	eld should	d not be	e programmed to NaN.			



			COLOR_C	CALC_STATE			
	7:0	Alpha Refer	Alpha Reference Value As UNORM8				
		Exists If:	If: [Alpha Test Format] == 'ALPHATEST_UNORM8'				
		Format:	UNORM8				
		This field sp	ecifies the alpha reference	value to compare against in the Alpha Test function.			
2	31:0	Blend Const	ant Color Red	-			
		Format:		IEEE_FLOAT			
		This field specifies the Red channel of the Constant Color used in Color Buffer Blending.					
3	31:0	Blend Constant Color Green					
		Format:		IEEE_FLOAT			
		This field specifies the Green channel of the Constant Color used in Color Buffer Blending.					
4	31:0	Blend Const	tant Color Blue				
		Format:		IEEE_FLOAT			
		This field sp	ecifies the Blue channel of	the Constant Color used in Color Buffer Blending.			
5	31:0	Blend Const	tant Color Alpha				
		Format:		IEEE_FLOAT			
		This field sp	ecifies the Alpha channel o	of the Constant Color used in Color Buffer Blending.			



COLOR_PROCESSING_STATE - ACE State

		COLOR_PROCESSING	_STATE -	ACE	State		
Size (in bits):		416					
Default Value		0x00000068, 0x4C382410, 0x9C8874 0x0000D8C4, 0x00000000, 0x000000 0x00000000					
This state st of the Color		ontains the ACE state used by the co og State.	lor processing fo	unction.	It correspor	nds to DW29DW41	
DWord	Bit		Description	1			
0	31:7	Reserved					
		Access:		RO			
		Format:	Format: MBZ				
	6:2	Skin Threshold					
		Format:			U5		
		Used for Y analysis (min/max) for pixels which are higher than skin threshold.					
		Value	Name				
		1-31					
		26	[Default]				
	1	Full Image Histogram					
		Default Value:			0		
		Format:			Enable		
		Used to ignore the area of interest for full image histogram.					
	0	ACE Enable					
		Format:	En	able			
1	31:24	Y3					
		Default Value:				76	
		Format: U8					
		The value of the y_pixel for point 3	3 in PWL.				
	23:16	Y2					
		Default Value:				56	
		Format:				U8	
		The value of the y_pixel for point 2	2 in PWL.				



		COLOR_PROCESSING_STATE - ACE S	State			
	15:8	Y1				
		Default Value:		36		
		Format:		U8		
		The value of the y_pixel for point 1 in PWL.				
	7:0	Ymin				
		Default Value:		16		
		Format:		U8		
		The value of the y_pixel for point 0 in PWL.				
2	31:24	Y7				
		Default Value:	15	56		
		Format:	U	8		
		The value of the y_pixel for point 7 in PWL.				
	23:16	Y6				
		Default Value:	13	36		
		Format:	U	8		
		The value of the y_pixel for point 6 in PWL.				
	15:8	Y5				
		Default Value:	1	16		
		Format:	U	8		
		The value of the y_pixel for point 5 in PWL.				
	7:0	Y4				
		Default Value:		96		
		Format:		U8		
		The value of the y_pixel for point 4 in PWL.				
3	31:24	Ymax				
		Default Value:	23	35		
		Format:	U	8		
		The value of the y_pixel for point 11 in PWL.				
	23:16	Y10				
		Default Value:	2	16		
		Format:	U	8		
		The value of the y_pixel for point 10 in PWL.	•			



		COLOR_PROCESSING_STATE - AC	E State			
	15:8	ү 9				
		Default Value:	196			
		Format:	U8			
		The value of the y_pixel for point 9 in PWL.				
	7:0	Y8				
		Default Value:	176			
		Format:	U8			
		The value of the y_pixel for point 8 in PWL.				
4	31:24	B4				
		Default Value:	96			
		Format:	U8			
		The value of the bias for point 4 in PWL.				
	23:16	В3				
		Default Value:	76			
		Format:	U8			
		The value of the bias for point 3 in PWL.				
	15:8	B2				
		Default Value:	56			
		Format:	U8			
		The value of the bias for point 2 in PWL.				
	7:0	B1				
		Default Value:	36			
		Format:	U8			
		The value of the bias for point 1 in PWL.				
5	31:24	B8				
		Default Value:	176			
		Format:	U8			
		The value of the bias for point 8 in PWL.				
	23:16	B7				
		Default Value:	156			
		Format:	U8			
		The value of the bias for point 7 in PWL.				



	15:8	В6		
		Default Value:		136
		Format:		U8
		The value of the bias for point 6	in PWL.	
	7:0	B5		
		Default Value:		116
		Format:		U8
		The value of the bias for point 5	in PWL.	
6	31:16	Reserved		
		Access:	RO MBZ	
		Format:		
	15:8	B10		
		Default Value:		216
		Format:		U8
		The value of the bias for point 1	0 in PWL.	
	7:0	B9		
		Default Value:		196
		Format:		U8
		The value of the bias for point 9	in PWL.	
7	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	S1		
		Format:	U1.10	
		The value of the slope for point 1 in PWL. The default is 1024/1024.		
	15:11	Reserved	1	
		Access:	RO	
		Format:	MBZ	
	10:0	SO		
		Format:	U1.10	



		COLOR_PROCESSIN	IG_STATE - ACE State	
8	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	S3		
		Format:	U1.10	
		The value of the slope for poin	t 3 in PWL. The default is 1024/1024.	
	15:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:0	S2		
		Format:	U1.10	
		The value of the slope for poin	t 2 in PWL. The default is 1024/1024.	
9	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	S5		
		Format:	U1.10	
		The value of the slope for point 5 in PWL. The default is 1024/1024.		
	15:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:0	S4		
		Format:	U1.10	
		The value of the slope for poin	t 4 in PWL. The default is 1024/1024.	
10	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	S7		
		Format:	U1.10	
		The value of the slope for poin	t 7 in PWL. The default is 1024/1024.	
	15:11	Reserved		
		Access:	RO	
		Format:	MBZ	



	10:0	S6	
		Format:	U1.10
		The value of the slope for p	oint 6 in PWL. The default is 1024/1024.
11	31:27	Reserved	
		Access:	RO
		Format:	MBZ
	26:16	S9	_
		Format:	U1.10
		The value of the slope for p	oint 9 in PWL. The default is 1024/1024.
	15:11	Reserved	
		Access:	RO
		Format:	MBZ
	10:0	S8	
		Format:	U1.10
		The value of the slope for p	oint 8 in PWL. The default is 1024/1024.
2	31:11	Reserved	
		Access:	RO
		Format:	MBZ
		S10	
	10:0	310	



COLOR_PROCESSING_STATE - PROCAMP State

COLOR_PROCESSING_STATE - PROCAMP State

Size (in bits): 64

Default Value: 0x00020001, 0x01000000

This state structure contains the PROCAMP state used by the color processing function. It corresponds to DW53, DW54 of the Color Processing State

DWord	Bit		Description	
0	31:28	Reserved		
		Access:	RO	
		Format:	MBZ	
	27:17	Contrast		
		Default Value:		1
		Format:		U4.7
		Contrast magnitude.		
	16:13	Reserved		
		Access:	RO	
		Format:	MBZ	
	12:1	Brightness		
		Default Value:		0
		Format:		S7.4
		Brightness magnitude.		
	0	PROCAMP Enable		
		Default Value:	1	
		Format:	En	able
1	31:16	Cos_c_s		
		Default Value:		256
		Format:		S7.8
		UV multiplication cosine fa	ctor.	
	15:0	Sin_c_s		
		Default Value:		0
		Format:		S7.8



COLOR_PROCESSING_STATE - STD/STE State

	CO	LOR_PROCES	SING_STATE - STD	/STE Stat	te	
Size (in bits): Default Value:	0x 0x 0x	x9A6E39F0, 0x400C00 xD82E0000, 0x8285EC x00008CC8, 0x000000 x1C180000, 0x000000 x00000000, 0x1C0800	00, 0x00001180, 0xFE2F2E00, 0x0EC, 0x00008282, 0x00000000, 0x00, 0x01478000, 0x0007C300, 0x00, 0x00000000, 0x00000000, 0x00, 0x00000000	02117000, 0xA 00000000, 0xC 0007CF80, 0x0 00000000	A38FEC96, 00000000,	
		tains the STD/STE sta	te used by the color processing t	runction.		
DWord 0	31:24	V Mid	Description			
U	31.24	Default Value: Format: Rectangle middle-p	oint V coordinate		154 U8	
-	23:16	U_Mid				
		Default Value:			110	
		Format:			U8	
		Rectangle middle-p	oint U coordinate			
	15:10	Hue Max				
		Default Value:			14	
		Format:			U6	
		Rectangle half widtl	า			
	9:4	Sat Max				
		Default Value:			31	
		Format:			U6	
		Rectangle half leng	th.			
	3	Reserved				
		Access:		RO		
		Format:		MBZ		
	2	Output Control				
		Value	N	ame		
		0	Output Pixels [Default]			
		1	Output STD Decisions			



	1	STE Enable			
		Format:	Enal	ole	
	0	STD Enable			
		Format:	Enal	ole	
	31	Reserved			
		Access:		RO	
		Format:		MBZ	
	30:28	Diamond Margin			
		Default Value:			4
		Format:			U3
	27:21	Diamond du			
		Default Value:			0
		Format:			S6
		Rhombus center shift in the	sat-direction, relative t	o the rectangle	e center.
	20:18	HS Margin			
		Default Value:			3
		Format:			U3
	17:10	Cos(α)			
		Format:		S0.7	
		The default is 79/128			
	9:8	Reserved			
		Access:		RO	
		Format:		MBZ	
	7:0	Sin(α)			
		Format:		S0.7	
		The default is 101/128			
	31:21	Reserved			
		Access:		RO	
		Format:		MBZ	
	20:13	Diamond Alpha			
		1.1		U2.6	



	CC	DLOR_PROCESSING_STATE -	STD/STE St	ate			
	12:7	Diamond Th					
		Default Value:		35			
		Format:		U6			
		Half length of the rhombus axis in the sat-dir	ection.				
	6:0	Diamond dv					
		Default Value:		0			
		Format:		S6			
3	31:24	31:24 Y_point_3					
		Default Value:		254			
		Format:		U8			
		Third point of the Y piecewise linear member	ship function.				
	23:16	Y_point_2					
		Default Value:		47			
		Format:		U8			
		Second point of the Y piecewise linear memb	ership function.				
	15:8	Y_point_1					
		Default Value:		46			
		Format:		U8			
		First point of the Y piecewise linear members					
	7	VY_STD_Enable					
		Format:	Enable				
		Enables STD in the VY subspace.					
	6:0	Reserved					
		Access:	RO				
		Format:	MBZ				
4	31:18	Reserved					
		Access:	RO				
		Format:	MBZ				
	17:13	Y_Slope_2					
		Format:	U2.3				
		Slope between points Y3 and Y4. The default	is 31/8.				



	CO	LOR_PROC	CESSING_STATE	- S1	D/STE Stat	е
	12:8	Y_Slope_1				
		Format:			U2.3	
		Slope between	points Y1 and Y2. The defa	ult is 3	31/8.	
	7:0	Y_point_4				
		Default Value:			2	255
		Format:				J8
		Fourth point of	the Y piecewise linear men	nbersh	nip function	
5	31:16	INV_skin_types	_margin			1
		Format:			U0.16	
		1/(2* Skin_type:				
		Value	Name		Descrip	tion
		20	[Default]	Skin	_Type_margin	
	15:0	Inverse Margin	VYL		1	
		Format:			U0.16	
		1 / Margin_VYL	The default is 3300/65536			
6	31:24	P1L				
		Default Value:			2	216
		Format:			U	J8
		Y Point 1 of the	lower part of the detection	n PWL	F.	
	23:16	POL				
		Default Value:				46
		Format:				U8
		Y Point 0 of the	lower part of the detection	n PWL	F.	
	15:0	Inverse Margin	VYU			
		Format:			U0.16	
		1 / Margin_VYU	The default is 1600/65536	5.		
7	31:24	B1L				
		Default Value:			1	130
		Format:			l	J8
		V Bias 1 of the	ower part of the detection	PWLF		



	23:16	BOL		
		Default Value:		133
		Format:		U8
		V Bias 0 of the lower part of the dete	ection PWLF.	<u>'</u>
	15:8	P3L		
		Default Value:		236
		Format:		U8
		Y Point 3 of the lower part of the de	tection PWLF.	
	7:0	P2L		
		Default Value:		236
		Format:		U8
		Y point 2 of the lower part of the de	tection PWLF.	
8	31:27	Reserved	1	
		Access:	RO	
		Format:	MBZ	
	26:16	SOL		
		Format:	S2.8	
		Slope 0 of the lower part of the dete	ection PWLF. The default is	s -5/256.
	15:8	B3L		
		Default Value:		130
		Format:		U8
		V Bias 3 of the lower part of the dete	ection PWLF.	
	7:0	B2L		
		Default Value:		130
		Format:		U8
		V Bias 2 of the lower part of the dete	ection PWLF.	
9	31:22	Reserved	T	
		Access:	RO	
		Format:	MBZ	
	21:11	S2L		
		Format:	S2.8	



	CO	LOR_PROCESSING_STATE -	STD/STE Stat	:e
	10:0	S1L		
		Format:	S2.8	
		Slope 1 of the lower part of the detection PV	VLF. The default is 0/25	56.
10	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:19	P1U		
		Default Value:		66
		Format:		U8
		Y Point 1 of the upper part of the detection	PWLF.	
	18:11	POU		1
		Default Value:		46
		Format:		U8
		Y Point 0 of the upper part of the detection	PWLF.	
	10:0	S3L	1	
		Format:	S2.8	
		Slope 3 of the lower part of the detection PV	VLF. The default is 0/25	56.
11	31:24	B1U		
		Default Value:		163
		Format:		U8
		V Bias 1 of the upper part of the detection P	WLF.	
	23:16	BOU		
		Default Value:		143
		Format:		U8
		V Bias 0 of the upper part of the detection P	WLF.	
	15:8	P3U		
		Default Value:		236
		Format:		U8
		Y Point 3 of the upper part of the detection	PWLF.	



	7:0	P2U		
		Default Value:		150
		Format:		U8
		Y Point 2 of the upper part of the d	etection PWLF.	
12	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	SOU		
		Format:	S2.8	
		Slope 0 of the upper part of the de	ection PWLF. The default is 2	56/256.
	15:8	B3U		
		Default Value:		140
		Format:		U8
		V Bias 3 of the upper part of the de	tection PWLF.	
	7:0	B2U		ı.
		Default Value:		200
		Format:		U8
		V Bias 2 of the upper part of the de	tection PWLF.	
13	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	S2U		
		Format:	S2.8	
		Slope 2 of the upper part of the de	tection PWLF. The default is -	179/256.
	10:0	S1U		
		Format:	S2.8	
		Slope 1 of the upper part of the de	tection PWLF. The default is -	113/256.
14	31:28	Reserved		
		Access:	RO	
		Format:	MBZ	



	CO	LOR_PROCE	SSING_STAT	E - STI	D/STE Sta	ate
	27:20	Skin Types Margir	1			ı
		Default Value:				20
		Format:				U8
		Skin types Y margi	n.			
	19:12	Skin Types Thresh				1
		Default Value:				120
		Format:				U8
		Skin types Y thresh	nold.			
	11	Skin Type Enable				
		Format:			able	
			ight and dark skin typ	oes.	_	
		Value	Name			Pescription
		0	[Default]		Disable	
	10:0	S3U				
		Format:			S2.8	
		Slope 3 of the upp	er part of the detection	on PWLF.	The default is 0	/256.
15	31	Reserved				
		Access:			RO	
		Format:			MBZ	
	30:21	SATB1				
		Format:			S7.2	
		First bias for the sa	turation PWLF (brigh	t skin). The	e default is -8/4	4.
	20:14	SATP3				
		Default Value:				31
		Format:				S6
		Third point for the	saturation PWLF (brig	ght skin).		
	13:7	SATP2				
		Default Value:				6
		Format:				S6
		Second point for the	he saturation PWLF (b	oright skin).	
	6:0	SATP1				
		Format:			S6	
		First point for the s	saturation PWLF (brig	ht skin). Th	ne default is -6	



16	31	Reserved		
		Access:	RO	
		Format:	MBZ	
	30:20	SATS0		
		Format:	U3.8	
		Zeroth slope for the saturation	PWLF (bright skin). The default is 29	97/256.
	19:10	SATB3		
		Format:	S7.2	
		Third bias for the saturation PW	LF (bright skin). The default is 124/	4.
	9:0	SATB2	1	
		Format:	S7.2	
		Second bias for the saturation F	PWLF (bright skin). The default is 8/4	4.
17	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	SATS2		
		Format:	U3.8	
		Second slope for the saturation	PWLF (bright skin). The default is 2	97/256.
	10:0	SATS1		
		Format:	U3.8	
		First slope for the saturation PW	/LF (bright skin). The default is 85/2	56.
18	31:25	HUEP3		
		Default Value:		14
		Format:		S6
		Third point for the hue PWLF (b	right skin)	
	24:18	HUEP2		
		Default Value:		6
		Format:		S6
		Second point for the hue PWLF	(bright skin)	
	17:11	HUEP1		
		Format:	S6	



	10.0		STATE - STD/STE State				
	10:0	SATS3 Format:	U3.8				
			PWLF (bright skin). The default is 256/256.				
		Time slope for the saturation i	vvii (Sright Skir). The deladic is 250, 250.				
19	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:20	HUEB3					
		Format:	S7.2				
		Third bias for the hue PWLF (b	right skin). The default is 56/4.				
	19:10	HUEB2					
		Format:	S7.2				
		Second bias for the hue PWLF	(bright skin). The default is 8/4.				
	9:0	HUEB1					
		Format:	S7.2				
		First bias for the hue PWLF (bri	ght skin). The default is -8/4.				
20	31:22	2 Reserved					
20	31.22	Access:	RO				
		Format:	MBZ				
	21:11	HUES1	IVIDZ				
	21.11	Format:	U3.8				
			right skin) The default is 85/256.				
		This slope for the flue i WEI (b	right skin, the deladit is 65, 256.				
	10:0	HUES0					
		Format:	U3.8				
		Zeroth slope for the hue PWLF	(bright skin) The default is 384/256.				
21	31:22	Reserved					
		Access:	RO				
		Format:	MBZ				
	21:11	HUES3					
		Format:	U3.8				



	10:0	HUES2			
		Format:	U3.8		
		Second slope for the hue PWLF (bright skin) The default is 384/256.			
22	31	Reserved			
		Access:	RO		
		Format:	MBZ		
	30:21	SATB1_DARK			
		Format:	S7.2		
		First bias for the saturation PWI	LF (dark skin) The default is 0/4.		
	20:14	SATP3_DARK			
		Default Value:		31	
		Format:		S6	
		Third point for the saturation P	WLF (dark skin)		
	13:7	SATP2_DARK			
		Default Value:		31	
		Format:		S6	
		Second point for the saturation PWLF (dark skin)			
	6:0	SATP1_DARK			
		Format:	S		
		First point for the saturation PV	VLF (dark skin). The default is -11		
23	31	Reserved			
		Access:	RO		
		Format:	MBZ		
	30:20	SATS0_DARK	·		
		Format:	U3.8		
		Zeroth slope for the saturation PWLF (dark skin). The default is 397/256.			
	19:10	SATB3_DARK			
		Format:	S7.2		
		Third bias for the saturation PW	/LF (dark skin). The default is 124	1/4.	
	9:0	SATB2_DARK			
		Format:	S7.2		



24	31:22	Reserved				
_ '	51.22	Access:	RO			
		Format:	MBZ			
	21:11	SATS2_DARK				
	21.11	Format:	U3.8			
			PWLF (dark skin). The default is 2	56/256.		
	10:0	SATS1_DARK				
		Format:	U3.8			
		First slope for the saturation PW	LF (dark skin). The default is 189/	256.		
25	31:25	31:25 HUEP3_DARK				
		Default Value:		14		
		Format:		S6		
		Third point for the hue PWLF (da	ark skin).			
	24:18	HUEP2_DARK		I		
		Default Value:		2		
		Format: Third point for the hue PWLF (da	ark skin).	S6		
	17:11	HUEP1_DARK				
		Default Value:		0		
		Format:		S6		
		Third point for the hue PWLF (da	ark skin).			
	10:0	SATS3_DARK				
		Format:	U3.8			
		Third slope for the saturation PV	VLF (dark skin). The default is 256	/256.		
6	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:20	HUEB3_DARK				
		Format:	S7.2			



	CO	LOR_PROCESSING_S	STATE - STD/STE State	
	19:10	HUEB2_DARK		
		Format:	S7.2	
		Second bias for the hue PWLF (dark skin). The default is 0/4.	
	9:0	HUEB1_DARK		
		Format:	S7.2	
		First bias for the hue PWLF (dark	skin). The default is 0/4.	
27	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	HUES1_DARK		
		Format:	U3.8	
		First slope for the hue PWLF (da	rk skin). The default is 0/256.	
	10:0	HUESO_DARK		
		Format:	U3.8	
		Zeroth slope for the hue PWLF (dark skin). The default is 256/256.	
28	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	HUES3_DARK		
		Format:	U3.8	
		Third slope for the hue PWLF (dark skin). The default is 256/256.		
	10:0	HUES2_DARK		
		Format:	U3.8	
		Second slope for the hue PWLF	(dark skin). The default is 299/256.	



COLOR_PROCESSING_STATE - TCC State

COLOR PROCESSI	NG STATE -	TCC State
----------------	------------	-----------

Size (in bits): 352

Default Value: 0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B,

0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0

This state structure contains the TCC state used by the color processing function. It corresponds to DW42..DW52 of the Color Processing State

of the Color	Processi	ng State.				
DWord	Bit	Descripti	ion			
0	31:24	SatFactor3				_
		Default Value:			220	
		Format:			U1.7	
		The saturation factor for yellow.				
		1				
	23:16	SatFactor2			Tana	
		Default Value:			220	
		Format:			U1.7	
		The saturation factor for red.				
	15:8	SatFactor1				
		Default Value:			220	
		Format:			U1.7	
		The saturation factor for magenta.			- 1	
	7	TCC Enable				
		Format:	Enable	e		
	6:0	Reserved				
		Access:		RO		
		Format:		MBZ		
1	31:24	SatFactor6				
		Default Value:			220	
		Format:			U1.7	
		The saturation factor for blue.				
	23:16	SatFactor5				
		Default Value:			220	
		Format:			U1.7	
		The saturation factor for cyan.			1	



	15:8	SatFactor4				
		Default Value:		220		
		Format:		U1.7		
		The saturation factor for green.				
	7:0	Reserved				
		Access:	RO			
		Format:	MBZ			
2	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:20	Base Color 3				
		Default Value:		483		
		Format:		U10		
	19:10	Base Color 2		1		
		Default Value:		307		
		Format:		U10		
	9:0	Base Color 1				
		Default Value:		145		
		Format:		U10		
3	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:20	Base Color 6				
		Default Value:		995		
		Format:		U10		
	19:10	Base Color 5				
		Default Value:		819		
		Format:		U10		
	9:0	Base Color 4				
		Default Value:		657		
		Format:		U10		
4	31:16	Color Transit Slope 23				
		Default Value:		744		
		Format:		U0.16		



		COLOR_PROCESSING_STATE -	TCC State
	15:0	Color Transit Slope 12	
		Default Value:	405
		Format:	U0.16
		The calculation result of 1 / (BC2 - BC1) [1/57]	
5	31:16	Color Transit Slope 45	
		Default Value:	407
		Format:	U0.16
		The calculation result of 1 / (BC5 - BC4) [1/57]	
	15:0	Color Transit Slope 34	
		Default Value:	1131
		Format:	U0.16
		The calculation result of 1 / (BC4 - BC3) [1/61]	
6	31:16	Color Transit Slope 61	
		Default Value:	377
		Format:	U0.16
		The calculation result of 1 / (BC1 - BC6) [1/62]	
	15:0	Color Transit Slope 56	
		Default Value:	372
		Format:	U0.16
		The calculation result of 1 / (BC6 - BC5) [1/62]	
7	31:22	Color Bias 3	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor3.	
	21:12	Color Bias 2	
		Default Value:	150
		Format:	U2.8
		Color bias for BaseColor2.	
	11:2	Color Bias 1	T
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor1.	



	1:0	Reserved		
		Access:	RO	
		Format:	MBZ	
3	31:22	Color Bias 6		
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor6.		
	21:12	Color Bias 5		
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor5.		
	11:2	ColorBias4		
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor4.		
	1:0	Reserved		
		Access:	RO	
		Format:	MBZ	
)	31	Reserved		
		Access:	RO	
		Format:	MBZ	
	30:24	UV Threshold		1
		Default Value:		3
		Format:		U7
		Low UV threshold.		
	23:19	Reserved		
		Access:	RO	
		Format: MBZ		
	18:16	UV Threshold Bits		1
		Default Value:		3
		Format:		U3



	15:13	Reserved					
		Access:	RO				
		Format:	МВ	Z			
	12:8	STE Threshold					
		Default Value:			0		
		Format:			U5		
		Skin tone pixels enhancement three	shold.				
	7:3	Reserved					
		Access:	RO				
		Format:	MB	Z			
	2:0	STE Slope Bits					
		Default Value:			0		
		Format:			U3		
		Skin tone pixels enhancement slope bits.					
0	31:16	Inverse UVMax Color					
		Default Value:		146			
		Format:		U0.16			
		1 / UVMaxColor. Used for the SFs2 calculation.					
	15:9	Reserved					
		Access:	RO				
		Format:	MB	Z			
	8:0	UVMax Color					
		Default Value:		4	448		
		Format:			J9		



Color Calculator State Pointer Message Header Control

МН	MHC_RT_CCSP - Color Calculator State Pointer Message Header						
	Control						
Size (in b	Size (in bits): 32						
Default \	Default Value: 0x00000000						
DWord	Bit	Description					
0	31:6	Color Calculator State Pointer					
		Format:	GeneralStateOffset[31:6]				
		Specifies the 64-byte aligned point to the color calculator state. This pointer is relative to the General State Base Address.					
	5:0	Reserved					
	Access: RO						
		Format:		MBZ			



Color Code Message Header Control

	N	MHC_RT_CC - Color Code Message	Head	er Control		
Size (in b	oits):	32				
Default \	/alue:	0x00000000				
DWord	Bit	Description				
0	31:10	Reserved				
		Access:	RO			
		Format:	MBZ			
	9:8	Color Code				
		Format:		U2		
		This ID is assigned by the Windower unit and is used to tr HW implementation use	ack sync	hronizing events. Reserved for		
	7:0	FFTID				
		Format:		U8		
		This ID is assigned by the fixed function unit and is a uniq to free up resources used by the thread upon thread comp		ifier for the thread. It is used		



COMPRESSION_PAIR_BIT

	COMPRESSION_PAIR_BIT					
Size (in b	oits):		2			
Default Value: 0x00000000		0x00000000				
DWord	Bit			Description		
0	This field defines which 2 cachelines are combined in a 128B memory color value Name Description Oh Bit_6 Pairing bit is Addr[6]: Two consecutive cachelines		h 2 cachelines are combined in a 128B memory compression block.			
		1h	Bit_7	Pairing bit is Addr[7]: Two cachelines with a 128B stride form a 128B compression block.		
		2h	Bit_8	Pairing bit is Addr[8]: Two cachelines with a 256B stride form a 128B compression block.		



ComputeCS Hardware-Detected Error Bit Definitions

ComputeCS Hardware-Detected Error Bit Definitions					
Source: ComputeCS					
Size (in bits): 32					
Default \					
DWord	Bit	Description			
0	31:12	Reserved			
		Access:			RO
		Format:			MBZ
	11	Reserved			
		Access:			RO
		Format:			MBZ
	10:3	Reserved			
		Access:			RO
		Format:			MBZ
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.			
	1	Reserved			
		Access:			RO
		Format:			MBZ
	0	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 			
		Value	Name		Description
		1 Instruction Error detected			
		Programming Notes			
		This error indications cannot be cleared except by reset (i.e., it is a fatal error).			



Compute Engine Interrupt Vector

CC	OMPUTE_INTR_VEC - Compute Engin	e Interrupt Vector							
Size (in bits):	16	_							
Default Valu	e: 0x00000000								
DWord Bit	Description								
0 15									
14	EU Restart Interrupt EU Restart Interrupt is generated by the GA fabric, and not be routes this interrupt to GuC independently of Command Street	=							
13	Context Stall Command streamer will generate a Context Stall interrupt when a high priority context gets stated ue to the other command streamer executing a normal priority or low priority context is "Run Alone" mode OR Command streamer will generate a Context Stall interrupt when a high priority context gets stated while procuring run alone mode.								
12	Reserved								
	Access:	RO							
	Format:	MBZ							
11	CS Wait On Semaphore								
10	Spare 10								
9	CS TR Invalid Tile Detection								
8	CS Context Switch Interrupt								
7	Page Fault Interrupt								
	This interrupt is for handling Legacy Page Fault interface for all Command Streamers [BCS, R VCS, VECS]. When Fault Repair Mode is enabled, Interrupt mask register value is not looked generate interrupt due to page fault. Please refer to vol1c "page fault support" section for m details.								
In Advanced (PRQ) Fault Interface is done through GUC interface.									
6	CS Watchdog Counter Expired	CS Watchdog Counter Expired							
5	Spare 5								
4	CS PIPE_CONTROL Notify								
3	CS Error Interrupt								
2:1	Spare 2								



COMPUTE_INTR_VEC - Compute Engine Interrupt Vector

0 CS MI User Interrupt



Context Descriptor Format

CONTEXT_DESCRIPTOR - Context Descriptor Format

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Description

This is the format of context descriptors which make up submitted execlists.

Context ID is a unique field assigned by GFX driver when a new context is created by which it is identified across all hierarchies of SW and HW.

- Context ID is used for semaphore signaling by hardware and software.
- Context ID matching is used by hardware to detect Lite Restore.
- Context ID is used by hardware for page fault reporting and response with IOMMU.
- Context switch reason and the associated Context ID are reported to Context Switch Status Buffer by hardware on a context switch.

Context ID which is a 32 bit field is further divided in to following segments described below:

- Bits[63:61] (Bits 31:29 of Context ID) represents Engine class.
- Bits[60:55] (Bits 28:23 of Context ID) represents SW Counter.
- **Bit[54] (Bit 22 of Context ID)** MBZ for SW programming; this bit is used by hardware to distinguish between F&H vs F&S page requests and response messages to and from IOMMU. This bit is used by hardware on receiving page response to properly manage the page fault counters.
- Bits[53:48] (Bits 21:16 of Context ID) represents Engine Instance (within a Engine class).
- **Bits[47:37] (Bits 15:5 of Context ID)** represents **SW Context ID** which is a software assigned unique context ID. (supports 2048 contexts per virtual function)
- **Bits[36:32] (Bits 4:0 of Context ID)** represents **Virtual Function Number** (when virtualization is enabled). Set to zero when virtualization is not enabled. This field contains the bits [4:0] of the Virtual Function Number.

Programming Note: "Virtual Function Number" must be always programmed to value 0x0.

Hardware compares the following fields of the outgoing context to that of the incoming context to detect a lite restore. Lite restore is detected when the following fields are equal and the incoming context does not have the "Force Restore" bit set. On a lite restore hardware will only sample the tail pointer from memory (LRCA) and keep executing the ongoing context with out initiating any context switch flows (Flush, Context Save, Context Restore). Lite restore is HW detected context switch optimization transparent to SW, Context Switch Status report and Context Switch Interrupt generation happens on a lite restore, Hardware Front End may temporarily get stalled from parsing new commands.

- DW1.SW Context ID
- DW1.Virtual Function Number
- DW0.Logical Ring Context Address (LRCA)
- DW0. Reserved Bits[11:9]

Context ID issued for comparing during lite restore and context specific OA enabling.



CONTEXT_DESCRIPTOR - Context Descriptor Format

Context ID is reported by hardware to OABUFFER along with the performance statistics counters, Context ID is used for filtering the statistics on per context basis.

useu io		ng the statistics on per context	D0313.						
DWord	Bit	Description							
01	63:61	Context ID - Engine Class Bits 31:29 of Context ID represents Engine class.							
	60:55	Context ID - SW Counter Bits 28:23 of Context ID repre	scants SW Counter						
	Γ.4	•	sents 5W Counter.						
	54	distinguish between F&H vs F	&S page requests and respo	ning; this bit is used by hardware to nse messages to and from IOMMU. o properly manage the page fault					
	53:48	Context ID - Engine Instance Bits 21:16 of Context ID repre							
	47:37	Context ID - SW Context ID Bits 15:5 of Context ID repres ID. (supports 2048 contexts pe		a software assigned unique context					
	36:32	Context ID - Virtual Function Number Bits 4:0 of Context ID represents the Virtual Function Number (when virtualization is enabled). Set to zero when virtualization is not enabled. This field contains the bits [4:0] of the Virtual Function Number.							
	31:12	Logical Ring Context Address (LRCA)							
		Format: Gra	phicsAddress[31:12]						
		This field contains the 4 KB-aligned address of the Logical Ring Context associated with his execlist element. LRCA must be always programmed in GGTT memory.							
	11	Reserved							
		Access:		RO					
		Format:		MBZ					
	10:9	29 Context Priority This field indicates the prioritization of the thread dispatch associated with the correspondent. Note that Render Engine and Compute Engine are executing contexts of their own with corresponding priority programmed. For e.g: When Compute Engine is executing lower priority context when compared to the executed by render engine, then threads dispatched from render engine (3D - VS, HS, E PSD and GPGPU -TSG threads corresponding to render engine) are given priority over threads dispatched for compute engine.							
		Value	ice engine.	Name					
		0	Low Priority						
		1	Normal Priority						
		2	High Priority						
		[-	1 9						



CONTEXT DESCRIPTOR - Context Descriptor Format Programming Notes This field is only functional for RenderCS and ComputeCS and must be only programmed for context descriptor submitted to RenderCS and ComputeCS. 8 **Privilege Access Description** This field when set indicates PPGTT enabled. **Programming Notes** This field must be always set. 7:6 **Fault Handling** CommandStreamer Source: **Value** Name **Description** 0h Fault and Fault model is not supported and fault occurrence is treated as catastrophic. GAM indicates Fault Error to Command streamer. Fault Error Hang interrupt is reported to scheduler. CommandStreamer will not initiate context switch on occurrence of Fault Error. Others Reserved Reserved **Programming Notes** When execlist mode is set to "Legacy Context mode" Fault Handling mode must be set to "Fault and Hang." For proper programming for Page Fault modes, refer to memory interface section for the corresponding generation. 5 Reserved Access: RO Format: MB7 4:3 Addressing Mode & Legacy Context U2 Format: Legacy context set indicates GPU is operating in legacy context mode of operation and doesn't support any SVM features. Legacy context reset indicates GPU is operating in advanced context mode of operation and support SVM features. Based on the Context mode set Addressing mode is interpreted appropriately. The table below summarizes the combinations supported. GFX engine always uses 32b virtual addressing mode when translated using GGTT irrespective of below options. **Value** Name **Description** 01b GPU is enabled for legacy context mode of operation and DOESN'T Legacy Context with support any SVM features. GPU supports 32b PPGTT graphics virtual no 64 bit VA addressing. PDP*_DESCRIPTOR contains the base address to 4GB of

memory space supported.

support



	ONTE	XT_DESC	RIPTOR - Context De	escriptor Format		
	11b Legac Conte 64 bit suppo		GPU is enabled for legacy context mode of operation and DOESN'T support any SVM features. GPU supports 64b (48bit canonical) PPGTT graphics virtual addressing and PDP0_DESCRIPTORcontains the base address to PML4 and other PDP Descriptors are ignored.			
	Others	Reserved	Other values are not supported.			
2	Setting the LRCA in this one Note the CTXT_SP being for However	Force Restore Setting this bit will force a context restore operation when switching to this context even if the LRCA in the CCID register (normally the LRCA of the last context from the prior execlist)matches this one. Note that it is legal (and likely desirable) for the Render Context Restore Inhibit bit(part of the CTXT_SR_CTL register) in the context image being restored to also be set. The "ring"context is being forced to be restored from a newly initialized context despite a possible LRCA match. However, the render context for such a newly initialized context will likely be uninitialized and so should not be restored.				
1	Reserved					
	Access:			RO		
	Format: MBZ					
0	Valid Set if this register holds a valid context descriptor. SW should set this bit in the Element registers that it has set up to contain valid context descriptors. Any execlist elements that are not used in a submitted execlist must have this bit clear.					



Context Status

		Cor	ntext Sta	tus			
Size (in b	oits):	64					
Default \	√alue:	0x00000000, 0x00000000					
The Engi See the I Context	ine Clas Engine ID Awa	atus is an update sent by a Comman ss and Instance ID specifies the Con the ID Definition structure. ay: Context ID of the context that the Context ID of the context that the context ID of the context that	mmand stream	ner the eve streamer is	ent came switchin	ng away from.	
DWord	Bit		Desc	ription			
0	31:26	Context ID To SW Counter					
		Format:				U6	
	25:15	Context ID To SW Context ID					
		Format:			U11		
		0x7FF: Is reserved to indicate HW indicates HW went to Idle following				'	
	14:12	Context ID To Virtual Function I	Number				
		Format:			U3		
		This field contains the bits [2:0] of	f the Virtual Fu	ınction Nu	mber.		
	11:6	Engine Instance				1	
		Format:			U6		
	5:3	Engine Class			ı		
		Format:				U3	
		Semaphore Wait Mode This field indicates the Semaphor "Wait on Semaphore". This field is Semaphore".					
		Value			Nan	ne	
		0	Signal Mode				
		1	Poll Mode				
	1	Reserved					
		Access:		RO			
		Format:		MBZ			
	0	Switched to New Queue					
		Value				Name	
		0		False			
		1		True			



				Con	text Status					
1	31:26	Context	ID Away SW	Counter						
		Format	•				U6			
	25:15	Context	ID Away SW	Context ID						
		Format: U11								
			ndicates HW wa		-		text-ID set to 0x7FF in the CSB ontext switch. Indicates Idle to			
	14:12	Context	ID Away Virtu	ual Functio	n Number					
		Format	:				U3			
		This fiel	d contains the	bits [2:0] of	the Virtual Function Nu	mber.				
	11:5	Wait De	etail							
		Format					U7			
			This field is only valid when Switch Detail" indicates "Wait on Sync Flip" or "Wait on Scanline" or "Wait on VBlank" or "Wait on Semaphore".							
		• This field indicates the Display Plane ID when the "Switch Detail" indicates "Wait on Sync Flip".								
		This field indicates the Display PipeID when the "Switch Detail" indicates "Wait on Scanline" or "Wait on VBlank".								
		• T				ne "Swito	ch Detail" indicates "Wait on			
		Value	Nan	ne		Descri	ption			
		[0,27]	Wait on Displ	ay	The value entered here	ntered here is the Display Plane ID.				
		[0,26]	Wait on Sema	-	The value entered here is the Wait Token Number.					
	4	Reserve	<u> </u>	·	<u>I</u>					
		Access:				RO				
		Format			MBZ					
	3:0	Switch	Detail							
		Format					U4			
			ues not listed b	elow are re	served.					
		Value	Name		Des	cription				
		0	Context Indicates context is complete with He case of Render Engine it implies both complete with head pointer equal to			oth Rend	derCS and PositionCS are			
		1	Wait on Sync Flip			-				
		2	Wait on VBlank							



		Context Status
3	Wait on Scanline	
4	Wait on Semaphore	
5	Context Pre- empted	This field is set when the context is preempted on a preemptable command and the command is not MI_SEMAPHORE_WAIT or MI_WAIT_FOR_EVENT.
[6h- Fh]	Reserved	



CPS_STATE

					CPS_STATE						
Source:		R	RenderC	S							
Size (in b	oits):	2	56								
Default \	/alue:			000, 0x00000000 000, 0x00000000), 0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description								
0	31:27	Reserv	ed								
	26:16	MinCP	SizeY								
		Forma	t:		S3.7						
		used or CPSize\	nly whe / for CP	n Coarse Pixel Sh S_MODE_RADIA	num shading ratio in Y dimension in screen space. This value is nading is enabled. It also defines the floor of the non-quantized L. HW quantizes this value to determine Decoupled Rate. This izeY for the lowest bound.						
	15	RESERV		·							
	14	ScaleA	xis								
		Forma	t:		U1						
			This bit defines which dimension (along X- or Y- axis) should be scaled when computing Coarse Pixel Size values along ellipse in CPS_MODE_RADIAL.								
		Value Name			Description						
		Oh X axis Us			se aspect to scale X-dimension						
		1h Y axis Us		Y axis	se aspect to scale Y-dimension						
	13:12	Coarse Pixel Shading Mode									
		Forma	Format: U2								
		This bit-field defines Coarse Pixe									
		Value		Name	Description						
		0h	CPS_MODE_NONE		Coarse Pixel Shading is disabled. HW may be required to drive default values to shader inputs e.g. ScaleX = ScaleY = 1 and LODCompX = LODCompY = 1.						
		1h	CPS_MODE_CONSTANT		Coarse Pixel Shading Ratios are defined per DRAW based on MinCPSizeX and MinCPSizeY fields in this state (constant across render target).						
		2h	2h CPS_MODE_RADIAL		Coarse Pixel Shading Ratio varies radially from a focal point defined by (X_Focal, Y_Focal) relative to the viewport X/Y origin. This mode is typically used when there is Depth of Field or Ring of Confusion camera effects are desired.						
		3h	Reserv	red							



CPS STATE Programming Notes It is a valid configuration to set the CPS mode other than CPS_MODE_NONE and request perpixel dispatch in 3DSTATE_PS_EXTRA. In such case, 3DSTATE_PS_EXTRA configuration overrides 3DSTATE_CPS configuration, and effective CPS mode is set to CPS_MODE_NONE for this draw primitive. It is an INVALID configuration to set the CPS mode other than CPS_MODE_NONE and request per-sample dispatch in 3DSTATE_PS_EXTRA. Such configuration should be disallowed at the API level, and rendering results are undefined. It is a valid configuration to set the CPS mode to CPS_MODE_NONE and at the same time set Pixel Shader Is Per Coarse Pixel in 3DSTATE_PS_EXTRA. In such case, 3DSTATE_PS_EXTRA bit is ignored and shader is dispatched at pixel-rate; shader inputs specific to coarse-rate have undefined value (ActualCoarsePixelSize for example). 11 **Statistics Enable** Format: Enable 10:0 MinCPSizeX S3.7 Format: This bit-field defines the minimum shading ratio in X dimension in screen space. This value is used only when Coarse Pixel Shading is enabled. It also defines the floor of the non-quantized ScaleX for Mode 1. HW quantizes this value to determine Decoupled Rate. 31:27 Reserved Access: RO MBZ Format: 26:16 MaxCPSizeY Format: S3.7 This bit-field defines the maximum shading ratio in Y dimension in screen space. This value is used only when Coarse Pixel Shading is enabled and Coarse Pixel Shading Mode is set to CPS_MODE_RADIAL. This value is used to clamp the CPSizeY for the highest bound. MaxCPSizeY must be greater than or equal to MinCPSizeY when this value is used. 15:11 | **Reserved** RO Access: MBZ Format: 10:0 MaxCPSizeX Format: S3.7 This bit-field defines the maximum shading ratio in X dimension in screen space. This value is used only when Coarse Pixel Shading is enabled and Coarse Pixel Shading Mode is set to CPS_MODE_RADIAL. This value is used to clamp the CPSizeX for the highest bound. MaxCPSizeX must be greater than or equal to MinCPSizeX when this value is used. 2 31:16 **Reserved** Access: RO Format: MBZ



		CPS_STATE					
	15:0	Y_Focal					
		Format: S15					
		This field defines the Y-coordinate for a focal point with respect to which shading ratio is computed in CPS_MODE_RADIAL.					
		Programming Notes					
		The valid data range is (-2^14 to 2^14-1)					
3	31:16	Reserved					
		Access: RO					
		Format: MBZ					
	15:0	X_Focal					
		Format: S15					
		This field defines the X-coordinate for a focal point with respect to which shading ratio is computed in CPS_MODE_RADIAL.					
		Programming Notes					
		The valid data range is (-2^14 to 2^14-1)					
4	31:0	Му					
		Format: IEEE_FLOAT32					
		This field defines the slope of the transfer function for computing CPSizeY for CPS_MODE_RADIAL.					
		Programming Notes					
		SW needs to compute this from API supplied parameters: $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
5	31:0	Mx					
		Format: IEEE_FLOAT32					
		This field defines the slope of the transfer function for computing CPSizeX for CPS_MODE_RADIAL.					
		Programming Notes					
		SW needs to compute this from API supplied parameters:					
		Mx must be greater than or equal to zero					
6	31:0	Rmin					
		Format: IEEE_FLOAT32					
		This field defines (smaller) radius of the inner ellipse for CPS_MODE_RADIAL. All points on inner ellipse have coarse point size = (MinCPSizeX, MinCPSizeY).					



7 31:0 Aspect Format: IEEE_FLOAT32 This field defines aspect for both inner and outer ellipses in CPS_MODE_RADIAL. The aspect parameter must be within <0,1> range and Driver must program it as ratio of smallest ellipse radius to larger ellipse radius: Aspect = min(radiusX, radiusY) / max(radiusX, radiusY) where radiusX and radiusY define ellipse radius along x- and y- axes respectively. Note: Aspect must be same for both inner and outer ellipses.



CSC COEFFICIENT FORMAT

CSC COEFFICIENT FORMAT

Size (in bits): 16

Default Value: 0x00000000

Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.

ole below s	how the data	ow the data packing in each dword.							
Bit				Description					
15	Sign	Sign							
		Value			Name				
	0b			Positive					
	1b			Negative					
14:12	-	Exponent_bits Represented as 2^(-n)							
Value Name		1	Description						
	110b	4	4 or mantissa is bb.bbbbbbb						
	111b	2	2 or mantissa is b.bbbbbbbb						
	000b	1	1 or ma	bbbbb					
	001b	0.5	0.5 or r	nantissa is 0.0bb	bbbbbbb				
	010b	0.25	0.25 or	mantissa is 0.00	bbbbbbbbb				
	011b	0.125	0.125 o	r mantissa is 0.0	00bbbbbbbb				
	Others	Reserved	Reserve	ed					
11:3	Mantissa								
2:0	Reserved								
	Access:				RO				
	Format: ME				MBZ				
	14:12 11:3	Sign	Sign Value Ob 1b	Sign Value Ob 1b	Description Sign				



Data Port 0 Message Types

MT_DP0 - Data Port 0 Message Types

Source: EuSubFunctionDataPort0

Size (in bits): 5

Default Value: 0x00000000

Lists all the Message Types in a Data Port 0 Message Descriptor [18:14]. The Legacy messages are encoded in Data Port 0 with Bit 18 set to zero. The Message Header is optional for many (but not all) of these operations. The Scratch Block messages are encoded in Data Port 0 with Bit 18 set to one. A Message Header is required.

DWord	Bit		Description						
0	4		Legacy DAP-DC Message						
		Legacy	Mes	sage		7			
		Value	1	Name		Description			
		0h	No		Legacy DAP-DC Me	ssage			
			[Def	fault]					
	1h Reserved Scratch Block Message, de			erved	age, descriptor uses different Message Type				
encoding									
	3:0	Messag	је Ту	ре					
		Specifies type of message							
		Valu	ıe		Name	Description			
		00h		MT0R_B	[Default]	Block Read message			
		01h		MT0R_A	3	Aligned Block Read message			
		03h		MT0R_D	WS	Dword Scattered Read message			
		04h		MT0R_BS	5	Byte Scattered Read message			
		07h		MT0_ME	MFENCE	Memory Fence message			
		08h		MT0W_B		Block Write message			
		0Bh		MT0W_D)WS	Dword Scattered Write message			
		0Ch		MT0W_B	S	Byte Scattered Write message			
		Others	;	Reserved	I	Ignored			



Data Port 1 Message Types

MT_DP1 - Data Port 1 Message Types

Source: EuSubFunctionDataPort1

Size (in bits): 5

Default Value: 0x00000000

Lists all the Message Types in a Data Port 1 Message Descriptor [18:14]. Most surface and atomic operations, both typed and untyped, are encoded on Data Port 1. The Message Header is optional for many (but not all) of these operations. Most A64 Stateless operations are also encoded on Data Port 1. The Message Header is forbidden for all A64 messages on Data Port 1.

OWord	Bit	Description							
0	4:0	Message Type							
			type of message						
		Value	Name	Description					
		01h	MT1R_US	Untyped Surface Read message					
		02h	MT1A_UI	Untyped Atomic Integer Operation message					
		03h	MT1A_UHI	Untyped Atomic Half Integer Operation message					
		04h	MT1R_MB	Media Block Read message					
		05h	MT1R_TS	Typed Surface Read message					
		06h	MT1A_TA	Typed Atomic Integer Operation message					
		07h	MT1A_TAH	Typed Atomic Half Integer Operation message					
		08h	Reserved	Ignored					
		09h	MT1W_US	Untyped Surface Write message					
		0Ah	MT1W_MB	Media Block Write message					
		0Bh	MT1A_TC	Typed Atomic Counter Operation message					
		0Ch	MT1A_TCH	Typed Atomic Half Counter Operation message					
		0Dh	MT1W_TS	Typed Surface Write message					
		0Eh	Reserved	Ignored					
		10h	MT1R_A64_SB	A64 Scattered Read message					
		11h	MT1R_A64_US	A64 Untyped Surface Read message					
		12h	MT1A_A64_UI	A64 Untyped Atomic Integer Operation message					
		13h	MT1A_A64_UHI	A64 Untyped Atomic Half Integer Operation message					
		14h	MT1R_A64_B	A64 Block Read message					
		15h	MT1W_A64_B	A64 Block Write message					
		18h	Reserved	Ignored					
		19h	MT1W_A64_US	A64 Untyped Surface Write message					
		1Ah	MT1W_A64_SB	A64 Scattered Write message					
		1Bh	MT1A_UF	Untyped Atomic Float Operation message					



MT_DP1 - Data Port 1 Message Types								
	1Ch	MT1A_UHF	Untyped Atomic Half Float Operation message					
	1Dh	MT1A_A64_UF	A64 Untyped Atomic Float Operation message					
	1Eh	MT1A_A64_UHF	A64 Untyped Atomic Half Float Operation message					
	Others	Reserved	Ignored					



Data Port Bindless Surface Extended Message Descriptor

D	DP_EXTDESC_BTI252 - Data Port Bindless Surface Extended						
	Message Descriptor						
Size (in b	Size (in bits): 32						
Default \	/alue:	0x00000000					
DWord	Bit		Description				
0	31:12	Bindless Surface Offse	t				
		Format:	SurfaceStateOffset[25:6]				
		The bindless surface off		ndex is set to 252. Ignored otherwise. e Base Address as bits 25:6 of the byte- RFACE_STATE for this message.			
	11	Reserved					
		Access:		RO			
		Format:		MBZ			
	10:0	Reserved					
		Access:		RO			
		Format:		MBZ			



Data Size Message Descriptor Control Field

MDC_DS - Data Size Message Descriptor Control Field				
Size (in bits):	2			
Default Value:	(0x00000000		
DWord	Bit		Description	1
0	1:0	Data Size Specifies the number of Bytes to be read or written		
		Value	Name	Description
		00h	В	1 Byte
		01h	W	2 Bytes
		02h	DW	4 Bytes
		03h	Reserved	Reserved



Depth Clear Value Format

		Depth Clear Value Format			
Size (in bits):	32				
Default Value:	0x00000000				
		DWord	Bit	Description	
	0			Depth Clear Value	
	This field defines the clear value that will be applied to the depth buffer if the				
Depth Buffer Clear	Depth Buffer Clear field is enabled. It is valid only if Depth Buffer Clear Value Valid is				
	set.				
Programming N	Programming Notes: The clear value must be between the min and max depth				
values (inclusiv	e) defined in the	CC_VIEWPORT. If the depth buffer format is			
D32_FLOAT, then	values must be I	imited to the range of +0.0f and 1.0f inclusive;			
	values outsid	e this range are reserved			



Deptrh Clear Value Format

	STRUCTURE_TEMPLATE - Deptrh Clear Value Format			
Size (in bits): 32				
Default Va	lue:	0x00000000		
DWord	Bit		Description	
0	31:0	Address1		
		Format:	IEEE_FLOAT32	
		Format:	UNORM24	
		Format:	UNORM16	
		When this field contains 24-bit UNORM, the upper 8-bits are reserved (0's)		
		When this field conta	ains 16-bit UNORM the upper 16-bits are reserved (0's)	



DirectOperand

	DirectOperand				
Size (in bits): 14 Default Value: 0x00000000					
DWord	Bit	Description			
0	13:6	RegNum			
		Format:			U8
				Description	
		This field provide the register number for the operand. For a GRF register, is the part of a register address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be destination or Source 0. Any Source 1 or Source 2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. This field applies to both source and destination operands.			gister, this field is encoded ovide the register number. An Source 2 operands cannot be e-aligned address for the
		This field within a 2 according RegNum register reinstruction For three-	SubRegNum This field provide the subregister number for the operand. For a GRF register, is the byte address within a 256-bit (32-byte) register. For an ARF register, determines the sub-register number according to the specified encoding for the given architecture register. RegNum and SubRegNum together provide the byte-aligned address for the origin of a GRF register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0. For three-source instructions, the address must be Word-aligned; SubRegNum provides bits 4:1of the address and bits 0 are zero.		
	0 RegFile This field indicate whether Architecture register file or General register file are selected.				
Value Name Description					
		0	ARF	Architecture Register File.	
		1	GRF	General Register File. Allowed for any Source of	r Destination.



Display Engine Render Response Message Definition

DE_RRMD - Display Engine Render Response Message Definition

Size (in bits): 96

Default Value: 0x00000000, 0x00000000, 0x00000000

The Display Engine Render Response Registers use bit definitions from this table.

Programming Notes

Some events can be sent to CS (Render Command Streamer) or BCS (Blitter Command Streamer). For render response messages sending flip done or scanline events, the destination, CS or BCS, is selected depending on the initiator of the flip or the load scanline command. For render response messages sending vertical blank events, the destinations, CS or BCS, or both CS and BCS, is selected depending on the DE_RR_DEST setting. Command Streamer Plane number to the Display Plane name mapping is available in the Display Plane Capability and Interoperability section.

The STEREO3D_EVENT_MASK selects between left eye and right eye reporting of vertical blank and scanline events in stereo 3D modes.

DWord	Bit	Description			
0	0 31 Spare 31				
	30	Reserved			
		Access:	RO		
		Format:	MBZ		
	29	Reserved			
	28	Spare 28			
	27	Spare 27			
	26	VDEnc Session3 Start This event is reported when the Display pipe for this session reaches Tail Initial Update Delay. This event is not masked by DE_GUCRMR since it is sent directly by transcoder WD.			
	25	VDEnc Session2 Start This event is reported when the Display pipe for this session reaches Tail Initial Update Delay. This event is not masked by DE_GUCRMR since it is sent directly by transcoder WD.			
	24	VDEnc Session1 Start This event is reported when the Display pile. This event is not masked by DE_GUCRMR selections.	pe for this session reaches Tail Initial Update Delay. ince it is sent directly by transcoder WD.		
	23	VDEnc Session0 Start This event is reported when the Display pirthis event is not masked by DE_GUCRMR s	pe for this session reaches Tail Initial Update Delay. ince it is sent directly by transcoder WD.		



DE_R	RMD	- Display Engine Render Response Message Definition
	Th	De_C_DPST_Histogram_Event is event is reported on the start of the DPST Histogram event for pipe C. This event should by be unmasked for GuC.
	-	De_C_Start_of_Vertical_Blank_Event is event is reported on the start of the vertical blank of the transcoder attached to Pipe C.
		nne_6_Flip_Done_Event is event is reported on the completion of a flip for Plane 6.
		nne_12_Flip_Done_Event is event is reported on the completion of a flip for Plane 12.
	18 Pla	ine_11_Flip_Done_Event is event is reported on the completion of a flip for Plane 11.
	17 Pla	ine_10_Flip_Done_Event is event is reported on the completion of a flip for Plane 10.
		nne_9_Flip_Done_Event s event is reported on the completion of a flip for Plane 9.
		nne_3_Flip_Done_Event is event is reported on the completion of a flip for Plane 3.
		De_C_Scanline_Event is event is reported on the start of the selected scan line for the transcoder attached to Pipe C.
	13 Re s	served
		are 12 nused
	-	be_B_Start_of_Vertical_Blank_Event is event is reported on the start of the vertical blank of the transcoder attached to Pipe B.
		ine_5_Flip_Done_Event is event is reported on the completion of a flip for Plane 5.
		nne_2_Flip_Done_Event is event is reported on the completion of a flip for Plane 2.
	-	De_B_Scanline_Event is event is reported on the start of the selected scan line for the transcoder attached to Pipe B.
		nne_8_Flip_Done_Event is event is reported on the completion of a flip for Plane 8.
		nne_7_Flip_Done_Event is event is reported on the completion of a flip for Plane 7.
	5 Re s	served
		are 4 nused
	-	be_A_Start_of_Vertical_Blank_Event is event is reported on the start of the vertical blank of the transcoder attached to Pipe A.
		ine_4_Flip_Done_Event is event is reported on the completion of a flip for Plane 4.



DE_I	RRN	1D - Display Engine Render Response Message Definition
	1	Plane_1_Flip_Done_Event
		This event is reported on the completion of a flip for Plane 1.
	0	Pipe_A_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe A.
1	31	Spare 31 Unused.
	30	Spare 30 Unused.
	29	Spare 29 Unused.
	28	Spare 28 Unused
	27	Spare 27 Unused
	26	Spare 26 Unused
	25	Spare 25 Unused
	24	Spare 24 Unused
	23	Spare 23 Unused
	22	Spare 22 Unused
	21	Spare 21 Unused
	20	Spare 20 Unused
	19	Spare 19 Unused
	18	Spare 18 Unused
	17	Spare 17 Unused
	16	Spare 16 Unused
	15	Spare 15 Unused
	14	Spare 14 Unused

intel

DE_	RRN	ID - Display Engine Render Response Message Definition
	13	Spare 13
	12	Unused Straw 12
	12	Spare 12 Unused
	11	Spare 11
		Unused
	10	Spare 10 Unused
	9	Spare 9 Unused
	8	Spare 8 Unused
	7	Spare 7 Unused
	6	Spare 6 Unused
	5	Spare 5 Unused
	4	Spare 4 Unused
	3	Spare 3 Unused
	2	Reserved
	1	Pipe_D_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe D. Some SKUs may not have Pipe D.
	0	Pipe_D_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe D. Some SKUs may not have Pipe D.
2	31	Spare 31 Unused.
	30	Spare 30 Unused.
	29	Spare 29 Unused.
	28	Spare 28 Unused
	27	Spare 27 Unused
	26	Spare 26 Unused



DE_RRM	ID - Display Engine Render Response Message Definition
25	Spare 25
	Unused
24	Spare 24
22	Unused
23	Spare 23 Unused
22	Spare 22
	Unused
21	Spare 21
	Unused
20	Spare 20
	Unused
19	Plane_32_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 32.
18	Plane_31_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 31.
17	Plane_30_Flip_Done_Event
1.5	This event is reported on the completion of a flip for Plane 30.
16	Plane_29_Flip_Done_Event This event is reported on the completion of a flip for Plane 29.
15	Plane_28_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 28.
14	Plane_27_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 27.
13	Plane_26_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 26.
12	Plane_25_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 25.
11	Plane_24_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 24.
10	Plane_23_Flip_Done_Event This event is reported on the completion of a flip for Plane 23.
9	Plane_22_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 22.
8	Plane_21_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 21.
7	Plane_20_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 20.
6	Plane_19_Flip_Done_Event
	This event is reported on the completion of a flip for Plane 19.

intel.

DE_RR	DE_RRMD - Display Engine Render Response Message Definition					
	Plane_18_Flip_Done_Event This event is reported on the completion of a flip for Plane 18.					
	4 Plane_17_Flip_Done_Event This event is reported on the completion of a flip for Plane 17.					
	Plane_16_Flip_Done_Event This event is reported on the completion of a flip for Plane 16.					
	Plane_15_Flip_Done_Event This event is reported on the completion of a flip for Plane 15.					
	Plane_14_Flip_Done_Event This event is reported on the completion of a flip for Plane 14.					
	O Plane_13_Flip_Done_Event This event is reported on the completion of a flip for Plane 13.					



DUALSUBSLICE_HASH_TABLE_8x8

		DUALSUBSLICE_HASH_TABLE_8	8x8		
Size (in bits):	6	54			
Default Value	Default Value: 0x00000000, 0x00000000				
indicated xy l	location m	hashing table. Each entry is a single bit that indicates whaps to. A value of 0 indicates the larger DSS, or DSS=0 if umber of enabled Isubslices)			
DWord	Bit	Description			
0	31:24	SubSlice Hashing Table Entries[3]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=3 and x=70		
	23:16	SubSlice Hashing Table Entries[2]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=2 and x=70		
	15:8	SubSlice Hashing Table Entries[1]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=1 and x=70		
	7:0	SubSlice Hashing Table Entries[0]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=0 and x=70		
1	31:24	SubSlice Hashing Table Entries[7]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=7 and x=70		
	23:16	SubSlice Hashing Table Entries[6]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=6 and x=70		
	15:8	SubSlice Hashing Table Entries[5]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=5 and x=70		
	7:0	SubSlice Hashing Table Entries[4]x[7:0]			
		Format:	U8		
		Indicates the dualsubslice_id for the pixel block that ha	s y=4 and x=70		



DUALSUBSLICE_HASH_TABLE_16x8

		DUALSUBSLICE_HASH_TABLE_16x8				
Size (in bits):		128				
Default Value: 0x00000000, 0x00000000, 0x000000000						
indicated xy	location n	ce hashing table. Each entry is a single bit that indicates which dualSubSlice(DSS) the naps to. A value of 0 indicates the larger DSS, or DSS=0 if both DSS have are umber of enabled Isubslices)				
DWord	Bit	Description				
0	31:16	SubSlice Hashing Table Entries y[1]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=1 and x=150				
	15:0	SubSlice Hashing Table Entries y[0]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=0 and x=150				
1	31:16	SubSlice Hashing Table Entries y[3]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=3 and x=150				
	15:0	SubSlice Hashing Table Entries y[2]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=2 and x=150				
2 31:		SubSlice Hashing Table Entries y[5]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=5 and x=150				
	15:0	SubSlice Hashing Table Entries y[4]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=4 and x=150				
3	31:16	SubSlice Hashing Table Entries y[7]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=7 and x=150				
	15:0	SubSlice Hashing Table Entries y[6]x[15:0]				
		Format: U16				
		Indicates the dualsubslice_id for the pixel block that has y=6 and x=150				



Dword Data Payload Register

	ME	OCR_DW - Dword Data Payload	Register	
Size (in bits):	256			
Default Value:		0000000, 0x00000000, 0x00000000, 0x00000000	0000000, 0x00000000,	
DWord	Bit	Description		
0.0	31:0	Dword0		
		Format:	U32	
		Specifies the slot 0 data in this payload register		
0.1	31:0	Dword1		
		Format:	U32	
		Specifies the slot 1 data in this payload register		
0.2	31:0	Dword2		
		Format:	U32	
		Specifies the slot 2 data in this payload register		
0.3	31:0	Dword3		
		Format:	U32	
		Specifies the slot 3 data in this payload register		
0.4	31:0	Dword4		
		Format:	U32	
		Specifies the slot 4 data in this payload register		
0.5	31:0	Dword5		
		Format:	U32	
		Specifies the slot 5 data in this payload register		
0.6	31:0	Dword6		
		Format:	U32	
		Specifies the slot 6 data in this payload register		
0.7	31:0	Dword7		
		Format:	U32	
		Specifies the slot 7 data in this payload register		



Dword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_AOP8_DW2 - Dword SIMD8 Atomic Operation CMPWR					
Message Data Payload					
Size (in bits):	512				
Default Value:	0x00000000,	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Src0			
		Format: MDCR_DW		MDCR_DW	
		Specifies the Slot [7:0] Source 0 data			
1.0-1.7	255:0	Src1			
Format:				MDCR_DW	
Specifies the Slot [7:0] Source 1 data				data	



Dword SIMD8 Data Payload

MDP_DW_SIMD8 - Dword SIMD8 Data Payload					
Size (in bits):	256				
Default Value:	efault Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	Data[7:0]			
		Format:	MDCR_DW		
	Specifies the Slot [7:0] data				



Dword SIMD16 Atomic Operation CMPWR Message Data Payload

MDP_AOP16_DW2 - Dword SIMD16 Atomic Operation CMPWR					
		Message I	Data Payload		
Size (in bits):	1024	_	-		
Default Value:	0x00000000 0x00000000 0x00000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Src0[7:0] Format: Specifies the Source	MDCR_DW te 0 data for Slot [7:0]		
1.0-1.7	255:0	Src0[15:8]			
		Format:	MDCR_DW		
		Specifies the Source 0 data for Slot [15:8]			
2.0-2.7	255:0	Src1[7:0]			
		Format:	MDCR_DW		
	Specifies the Source 1 data for Slot [7:0]				
3.0-3.7	255:0	Src1[15:8]			
		Format:	MDCR_DW		
		Specifies the Source 1 data for Slot [15:8]			



Dword SIMD16 Data Payload

MDP_DW_SIMD16 - Dword SIMD16 Data Payload					
Size (in bits):	512				
(0x00000000, 0x00	00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Data[7:0]			
		Format: MDCR_DW			
		Specifies the Slot [7:0] data			
1.0-1.7	255:0	Data[15:8]			
		Format:	MDCR_DW		
		Specifies the Slot [15:8] data			



Encoder Statistics Format

Encoder Statistics Format

Source: VideoEnhancementCS

Size (in bits): 128

The per block data is intended for use by the video encoder and consists of 16 bytes of Denoise block data and FMD variances. Much of the data is encoded as an 8-bit mantissa with the leading 1 removed and a 4-bit shift. To recover the original 17-bit integer this code can be used: If $(\exp != 0)$ Number = ((0x100 | Mantissa) « exp) » 7; else Number = mantissa;

The values for STAD, SHCM and SVCM for each 4x4 are shited down by 2 bits to make 14-bit values before being summed for the 16x4 block to make a 16-bit value. The result is then converted into the mantissa/exp format.

format.					·		
DWord	Bit	Description					
0	31:24	Tearing_Count 1 (FMD Variance[8])					
		Format:			U8		
		Number of pixels that	have (diff_cTcB > diff_c1	cT + diff_cB	cB)		
		Value	Name		Description		
		0		DI is Disabl	ed		
	23:16	Tearing_Count 2					
		Format:			U8		
		If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)					
		If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)					
			I				
		Value	Name		Description		
		0		DI is Disabled			
	15:8	Motion_Count (FMD Variance[7])					
		Format:	U8				
		Number of pixels that are moving (different above a threshold)					
		Value	Name		Description		
		0 DI is Disabl			ed		
	7:0	Reserved					
		Access:)		
		Format:			BZ		



			Enco	der Statistics	Format						
1	31:28	sSTAD									
		Format: U4									
		Shift for the Sum in time of absolute differences for 16x4.									
		Value	Name		Descripti	on					
		0		Temporal Denoise F	iltering is Disable	ed.					
	27:24	sSHCM									
		Format:				U4					
				ntally of absolute diff	erences.						
		Valu	ie	Name		Description					
		0			DN is Disabled						
	23:20	sSVCM									
		Format:				U4					
		Shift for the Sum vertically of absolute differences.									
	19:16	sDiff_cTpT									
		Format: U4									
				erences in top fields o	f current and prev						
		Valu	ie	Name		Description					
		0 DI is Disabled									
	15:12	sDiff_cBpB									
		Format:		U4							
				erences in bottom fiel	d of current and բ						
		Valu	ie	Name	55. 11.1	Description					
		0			DI is Disabled						
	11:8	sDiff_cTcB				·					
		Format:	. 1:00								
				erences between top	and bottom field						
		Valu	ie	Name	DI: D: 11 1	Description					
		0 DI is Disabled									
	7:4	sDiff_cTpB									
		Format:				U4					
				erences between curr	ent top and previo						
		Valu	ie	Name	DI: D: 11 :	Description					
		0			DI is Disabled						



			Enco	ode	r Statistics	Format					
	3:0	sDiff_cBpT									
		Format:		U4							
		Shift for the sum of differences between current bottom and previous top.									
		Valu	ie		Name		Description				
		0				DI is Disabled					
2	31:24	mDiff_cBpB	(FMD Va	riance	e[1])						
		Format:					U8				
		Mantissa of	sum of dif	fferen	ces in bottom fiel	ld of current and	previous frame.				
		Valu	ie		Name		Description				
		0				DI is Disabled					
	23:16	mDiff_cTcB	(FMD Var	iance	[2])						
		Format:					U8				
		Mantissa of sum of differences between top and bottom field in current frame.									
		Valu	ie		Name		Description				
		0 DI is				DI is Disabled					
	15:8	mDiff_cTpB (FMD Variance[3])									
		Format:					U8				
		Mantissa of	sum of dif	ent top and prev	ious bottom.						
		Valu	ie		Name		Description				
		0				DI is Disabled					
	7:0	mDiff_cBpT (FMD Variance[4])									
		Format:				U8					
		Mantissa of	sum of dif	fferen	ces between curr	ent bottom and	previous top.				
		Valu	ie		Name		Description				
		0				DI is Disabled					
3	31:24	mSTAD									
		Format:	U8								
		Mantissa of	Sum in tin	ne of	absolute differen	ces for 16x4.					
		Value	Name			Descrip	tion				
		0		Τe	emporal Denoise	Filtering is disab	led.				
	23:16	mSHCM									
	23.10	Format: U8									
		Mantissa of	Sum horiz	ontall	y of absolute diff	ferences.	1				
		Valu			Name		Description				
		0				DN is Disabled					
		L									



	Encoder Statistics Format											
	15:8	mSVCM										
		Format:		U8								
		Mantissa of Sum verti	cally of absolute differe	ences.								
		Value	Name	Description								
		0		DN is Disabled								
	7:0	mDiff_cTpT (FMD Va	riance[0])									
		Format:	Format:									
Mantissa of sum of differences in to		fferences in top fields o	of current and previous frame.									
		Value	Name	Description								
		0		DI is Disabled								

intel

EU_INSTRUCTION_BASIC_ONE_SRC

			EU_INSTRUCTION_BASIC_ONE_SRC						
Source:		Euls	a						
Size (in bits): 128									
Default \	/alue:	0x00	0000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description						
03	127:96	Src0.lmn	nValue[31:0]						
		Exists If:	([Src0.lslmm]==true)						
	95:92	CondCtrl							
		Exists If:	Src0.lsImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND (Src0.DataType]!=:df))						
		Format:	FlagModifier						
=	95:64	Src0.lmn	nValue[63:32]						
			([Src0.lslmm]==true) AND (([Src0.DataType]==:q) OR ([Src0.DataType]==:uq) OR ([Src0.DataType]==:uq) OR						
-	87:84	Src0.VertStride							
		Exists If:	([Src0.lsImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))						
		Format:	VertStride						
-	83:81	Src0.Width							
		Exists If:	([Src0.lslmm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))						
		Format:	Width						
=	80	Src0.Add	rMode						
		Exists If:	([Src0.lslmm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))						
		Format:	Format: AddrMode						
-	79:66	Src0.Operand							
		Exists If:	(([Src0.lslmm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))) AND ([Src0.AddrMode]==Direct)						
		Format:	DirectOperand						
	79:66	Src0.Ope	erand						
		Exists If:	(([Src0.lslmm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))) AND ([Src0.AddrMode]==Indirect)						
		Format:	IndirectOperand						



65:64	Src0.HorzStride									
	Exists ([Src0.lsImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) ([Src0.DataType]!=:df))									
	Format:	HorzStride								
63:50	Dst.Operand									
	Exists If:		([Dst.A	AddrMode	e]==Indi	rect)				
	Format:		Indire	ectOperan	ıd					
63:50	Dst.Ope	rand								
	Exists If:		([Dst.	.AddrMod	e]==Dir	rect)				
	Format:		Direc	ctOperano	d					
49:48	Dst.Hor	zStride								
	Format:				HorzSt	tride				
47	Reserve	d								
	Access:					RO				
	Format:						MBZ			
46	This field indicate that Source Value			ce 0 operand is carrying an immediate value. Name						
	0			false [De	fault]					
	1 true									
45:44	Src0.Mo	d				1				
	Format:					SrcMod				
43:40	Src0.DataType									
	Exists If:			([Src0.lslmm]==false)						
	Format:		R	RegDataTy	ype					
43:40	Src0.Dat		<u> </u>							
	Exists If:			([Src0.lslmm]==true)						
	Format: ImmDataType									
39:36	Dst.DataType Format: RegDataType									
_	Format:			Reg	gDataTy	/pe				
35	Dst.AddrMode Format: AddrMode									
	Format:				Audit	поце				
34	Saturate				C.	aturate				
0.5	Format:				36	atui ate				
33	AccWrCtrl									



32	Atomic	:Ctrl								
	Format: AtomicCtrl									
31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".									
	Value	Name			cription					
	0	Normal [Default]	Norma	l. Per channel write enable	used for final write enable generation.					
	1			sk.Skips the check for PcIP[r cribed in the Evaluate Write	n] == ExIP before enabling a channel, Enable section.					
30	Reserve	ed								
29	CmptC	trl								
	Forma	t:			MBZ					
	instruction format. When this bit is set, the 64-bit compact instruction format is used. The E decodes the compact format using lookup tables internal to the hardware, but documented use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction For for more information.									
	Value	Name			Description					
	0	NoCompaction [Default]		No compaction. 128-bit native instruction supporting all instruction options.						
	1	Compacted		Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.						
28	for the general after Pr predica	eld, together with instruction. Whe ted according to edCtrl. This field tion. PMask is th Name	n it is s setting is igno e final	set, the predication uses the g of Predicate Control. In ot pred by hardware if Predicat predication mask produced De	e generation of the predication mask inverse of the predication bits her words, effect of PredInv happens to Control is set to 0000 - there is not by the effects of both fields					
	0	Positive [Default]		tive polarity of predication. redCtrl.	Use the predication mask produced					
	1	Negative	_	ative polarity of predication lication mask.	i. If PredCtrl is nonzero, invert the					
27:24	PredCt	rl								
	Format: PredCtrl									
	1011114									



	EU_INSTRUCTION_B	ASIC_ONE_SRC							
23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.								
22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, i both predication and conditional modifier are enabled.								
21:19	ChanOff								
	Format:	ChanOff							
	This field provides offset information for ARF selection. The can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.								
18:16	ExecSize								
	Format:	ExecSize							
	This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.								
15:0	Header								
	Format:	Header							



EU_INSTRUCTION_BASIC_THREE_SRC

		EU_	INST	RUC'	ΓΙΟΝ_Ι	BASI	IC_THREE_SRC			
Source:		Eulsa								
Size (in b	oits):	128								
Default \	√alue:	0x000000	000, 0x000	000000	, 0x000000	00, 0x0	0000000			
DWord	Bit	Description								
03	127:114	•								
		Exists If:	([Src2.lsl	mm]=:	=false) AN	D ([Hea	ader][Opcode]!=madm)			
		Format:	DirectO	peranc	l					
	127:114	Src2.Operan	d							
		Exists If:	([Src2.lsl	mm]==	false) ANI	D ([Head	der][Opcode]==madm)			
		Format:	Macro0	perand	l					
	127:112	Src2.ImmVa	lue[15:0]							
		Exists If:		(([Src2.lslmi	m]==tru	rue)			
	113:112	Src2.HorzSt	ride							
		Exists If:			([Src2.lslmm]==false)					
		Format:	Format:			HorzStride				
	111:98	Src1.Operand								
					der][Opcod	de]!=ma	adm)			
		Format:		Direc	tOperand					
	111:98	Src1.Operand								
		Exists If:	sts If: ([He			leader][Opcode]==madm)				
		Format:		Macro	roOperand					
	97:96	Src1.HorzStride								
		Format: HorzStride								
	95:92	CondCtrl			1					
		Format:			Fla	ıgModif	fier			
	91	Src1.VertStr	ide[1]							
		Format:		Ter	rnaryVertStride[1:1]					
	90:88	Src1.DataTy	pe		1					
		Format:			Ternaryl	DataTyp	pe			
	87:86	Src1.Mod								
		Format:					SrcMod			
	85:84	Src2.Mod					_			
		Format:					SrcMod			



83	Src1.VertSt	ride[0]								
	Format:	at: TernaryVertStride[0:0]								
82:80	Src2.DataType									
	Format:			Ternar	yDataTy	pe				
79:66	Src0.Operand									
	Exists If:	([Src0.lsl	lmm]:	==false) A	ND ([Hea	der][Opco	de]!=madm)			
	Format:	Direct0	pera	nd						
79:66	Src0.Opera	nd								
	Exists If:	([Src0.lsl	mm]=	==false) A	ND ([Hea	der][Opco	de]==madm)			
	Format:	Macro0	perai	nd						
79:64	Src0.lmmV	alue[15:0]		· ·						
	Exists If:			([Src0.lslı	mm]==tr	ue)				
65:64	Src0.HorzS	tride		1						
	Exists If:			([Src0.lslr		lse)				
	Format:			HorzStri	de					
63:50	Dst.Operand									
				eader][Opc		adm)				
	Format: DirectOperand									
	Programming Notes									
	The Dst.Operand must be 64 bit aligned. i.e. Dst.Operand.SubRegNum[2:0] must be zero,									
63:50	Dst.Operand									
03.50				ader][Opc	odel==m	ıadm)				
	Format:			croOperand						
49	Reserved									
	Format:						MBZ			
48	Dst.HorzSt This field p within a rov	rovides the v (horizont					between two adjacent data element erand.			
		Value		Name						
	0			1 element						
	1				2 elemei	nt				
47	Src2.lslmm		. C	2			ann a Bata an lan			
	inis field ir		t Soul	rce 2 oper	and is cai	rrying an ii	mmediate value. Name			
	0	V	uiue			false	Name			
	110					Taise				



46	Src0.lsl	mm						
40			at Sourc	e 0 operand is	carrying an i	mmediate value.		
			/alue	<u>'</u>		Name		
	0				false			
	1				true			
45:44	Src0.M	od			·			
	Format	··			SrcMod			
43	Src0.Ve	ertStride[1]						
	Format	:	Ter	naryVertStride	[1:1]			
42:40	Src0.Da	ntaType		ı				
	Format	··		TernaryData'	Гуре			
39	ExecDa	= =						
	This fie			pe mode of ter	nary instruct	ion. Integer or Float.		
	Value				Intogor	Name		
	0				Integer Float			
38:36	Dst.DataType							
30.30	Format			TernaryData	Гуре			
35	Src0.VertStride[0]							
33	Format: TernaryVertStride[0:0]							
34	Saturat	:e						
	Format	:			Saturate			
33	AccWr0	Ctrl						
	Format: AccWrCtrl							
32	AtomicCtrl							
	Format	:		Ato	micCtrl			
31		Control (forme				determines if the the per channel . This field should be normally "0".		
	Value	Name	33.			scription		
	0	Normal [Default]		al. Per channel ation.	write enable	vrite enable used for final write enable		
	1 NoMask NoMask.Skips the check for PcIP[n] == ExIP before enabliated as described in the Evaluate Write Enable section.							
30	Reserve	ed	<u> </u>					
29	CmptCt	trl						
	Format	:.				MBZ		



EU INSTRUCTION BASIC THREE SRC Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information. **Value** Name **Description** 0 No compaction. 128-bit native instruction supporting all **NoCompaction** [Default] instruction options. Compaction is enabled. 64-bit compact instruction supporting Compacted only some instruction variations. This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields Value **Description** Name 0 Positive Positive polarity of predication. Use the predication mask produced by PredCtrl. [Default] Negative Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.

27:24 PredCtrl

28

Format: PredCtrl

This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.

23 FlagRegNum[0]

This field specifies bit[0] of the register number for a flag register operand.

22 FlagSubRegNum

This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.

21:19 ChanOff

Format: ChanOff

This field provides offset information for ARF selection. The can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.



EU_INSTRUCTION_BASIC_THREE_SRC										
18:16	ExecSize									
	Format: ExecSize									
	This field determines the number of channels operating in parallel for this instruction cannot exceed the maximum number of channels allowed for the given data type.									
15:0	Header									
	Format:	Header								



EU_INSTRUCTION_BASIC_TWO_SRC

		EU	INSTRU	CTION_BASIC_TWO_SRC				
Source:		Eulsa						
Size (in b	oits):	128						
Default Value: 0x00000000, 0x00000000, 0x000000000								
DWord	Bit			Description				
03	127:126	Reserved		-				
		Exists If:		([Src1.lslmm]==false)				
		Format:		MBZ				
	127:96	Src1.lmmVa	lue[31:0]					
		Exists If:		([Src1.lslmm]==true)				
	125:122	Reserved						
		Exists If:		([Src1.lslmm]==false)				
		Format:		MBZ				
	121:120	Src1.Mod						
		Exists If:		([Src1.lslmm]==false)				
		Format:		SrcMod				
	119:116	Src1.VertStr	ide					
		Exists If:		([Src1.lslmm]==false)				
		Format:		VertStride				
	115:113	Src1.Width						
		Exists If:		([Src1.lsImm]==false)				
		Format:		Width				
	112	Src1.AddrM	ode					
		Exists If:		([Src1.lslmm]==false)				
		Format:		AddrMode				
	111:98	Src1.Operan	d					
		Exists If:	([Src1.lslmm]:	==false) AND ([Src1.AddrMode]==Indirect)				
		Format:	IndirectOper	rand				
	111:98	Src1.Operan	d					
		Exists If:	([Src1.lslmm]	==false) AND ([Src1.AddrMode]==Direct)				
		Format:	DirectOpera	nd				
	97:96	Src1.HorzSti	ride					
		Exists If:		([Src1.lslmm]==false)				
		Format:		HorzStride				



95:92	CondCtrl					
	Format:		Fla	gModifier		
91:88	Src1.DataType					
	Exists If:		([Src1.lslmr	m]==true)		
	Format:		ImmDataT	'ype		
91:88	Src1.DataType					
	Exists If:		([Src1.lslmn	n]==false)		
	Format:		RegDataTy	pe		
87:84	Src0.VertStride	,				
	Format:			VertStride	e	
83:81	Src0.Width					
	Format:				Width	
80	Src0.AddrMode	<u> </u>				
	Format:			AddrMode	e	
79:66	Src0.Operand	Src0.Operand				
	Exists If: ([Src0.AddrMode]==Dire			e]==Direct)		
	Format:	DirectOperand				
79:66	Src0.Operand					
	Exists If:	([Src0).AddrMode	e]==Indirect	t)	
	Format:	Indir	ectOperan	Operand		
65:64	Src0.HorzStride	e				
	Format:			HorzStride		
63:50	Dst.Operand					
	Exists If:			e]==Direct)		
	Format:					
63:50	Dst.Operand					
	Exists If:	([Dst	.AddrMode]==Indirect)	
	Format:	IndirectOperand				
49:48	Dst.HorzStride					
	Format:			HorzStride	?	
47	Src1.lslmm					
	This field indica	te that Sour	ce 1 operan	d is carrying	g an immediate value.	
	Valu	ie			Name	
	0		false [De	fault]		



		EU_INST	RUC	TION_	BA	SIC_TWO_SRC	
46	Src0.lsl	mm					
	This fie		t Sourc	rce 0 operand is carrying an immediate value.			
	Value					Name	
	0			false [Def	ault]		
	1			true			
45:44	Src0.M	od					
	Format	:				SrcMod	
43:40		ataType	<u> </u>				
	Exists I	f:		[Src0.lslmm		alse)	
	Format	:	F	RegDataTyp	pe		
43:40	Src0.Da	ataType					
	Exists I	f:		([Src0.lslmm		rue)	
	Format	t:]	ImmDataT	ype		
39:36	Dst.Dat	taType					
	Format	:		Regl	Datal	Гуре	
35	Dst.Add	drMode					
	Format	t:			Addı	'Mode	
34	Saturat	:e					
	Format	:				Saturate	
33	AccWr	Ctrl					
	Format	::			Acc	<i>W</i> rCtrl	
32	Atomic	Ctrl					
	Format	t:			Atom	nicCtrl	
31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".					•	
	Value	Name		Description			
	0	Normal [Default]			Per channel write enable used for final write enable		
				ck for PclP[n] == ExlP before enabling a channel, aluate Write Enable section.			
30	Reserve	ed					
29	CmptCt	trl					
	Format	::				MBZ	
	instruct decode	ion format. Wh s the compact	en this format	bit is set, t using look	he 64 up tal	struction is compacted to the 64-bit compact -bit compact instruction format is used. The EU bles internal to the hardware, but documented	
				_		on variations can be compacted, the variation	



	I			TION_BASIC_TWO_SRC		
		ed by those looku for more information	•	oles and the compact format. See EU Compact Instruction		
	Value Name			Description		
	1 I			No compaction. 128-bit native instruction supporting all instruction options.		
	1	Compacted		Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.		
28	for the generat	old, together with linstruction. When sed according to sedCtrl. This field is	it is s etting s igno	Ctrl, enables and controls the generation of the predication mask set, the predication uses the inverse of the predication bits g of Predicate Control. In other words, effect of PredInv happens pred by hardware if Predicate Control is set to 0000 - there is no predication mask produced by the effects of both fields		
	Value	Name		Description		
	0	Positive [Default]		tive polarity of predication. Use the predication mask produced redCtrl.		
	1	Negative	_	ative polarity of predication. If PredCtrl is nonzero, invert the lication mask.		
27:24	PredCt	rl				
	Format	t:		PredCtrl		
	for the	-	ws pe	nv, enables and controls the generation of the predication mask er-channel conditional execution of the instruction based on the gister.		
23		gNum[0] ld specifies bit[0]	of the	e register number for a flag register operand.		
22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, both predication and conditional modifier are enabled.					
21:19	ChanO	ff				
	Format	t:		ChanOff		
		•		mation for ARF selection. The can be thought of as a starting on mask and other ARF registers implicitly accessed.		



	EU_INSTRUCTION_BA	SIC_TWO_SRC				
18:16	ExecSize					
	Format:	ExecSize				
		eld determines the number of channels operating in parallel for this instruction. The size exceed the maximum number of channels allowed for the given data type.				
15:0	Header					
	Format:	Header				



EU_INSTRUCTION_BRANCH_ONE_SRC

		EU_INSTRUC	CTION_B	RA	NCH_C	ONE_SRC		
Source:		Eulsa						
Size (in b	oits):	128						
Default \	/alue:	0x00000000, 0x000000	0000, 0x00000000, 0x00000000					
DWord	Bit	Description						
03	127:96	Reserved						
		Exists If:	([Src0.lslmm]]==fa	se)			
		Format:	MBZ					
	127:96	JIP						
		Exists If:	([Src0.lslmm]==tr	ue)			
		Format:	S31					
		The byte-aligned jump dist	ance if a jump	is ta	cen for the	channel		
	95:80	Reserved						
		Exists If: ([Src0.lslmm]==false)						
		Format:						
	95:64	Reserved						
		Exists If:	([Src0.lslmm]==tr	ue)			
		Format: MBZ						
	79:66	Src0.Operand						
		Exists If: ([Src0.lslmm]==false)						
		Format: DirectOperand						
	65:64	Reserved						
		Exists If: ([Src0.lslmm]==false)						
		Format: MBZ						
	63:50	Dst.Operand						
		Format:	Direct(Opera	nd			
	49:47	Reserved						
		Access:			RO			
		Format: MBZ						
	46	Src0.lslmm						
		This field indicate that Sour	rce 0 operand	is car	rying an im	nmediate value.		
		Value				Name		
		0			false			
		1			true			



45:34	Reserve	ed				
	Access:					RO
	Format	t:				MBZ
33	BranchCtrl This field is used by <i>goto</i> , if, and description for more information					rol branching. See the goto instructi
32	Atomic	Ctrl				
	Format	t:			AtomicCtrl	
31		Control (formerl	-			determines if the per channel write ield should be normally "0".
	Value	Name			Des	cription
	0	Normal [Default]	Norma	al. Per char	used for final write enable generati	
				Mask.Skips the check for PcIP[n] == ExIP before enabling a channel described in the Evaluate Write Enable section.		
30	Reserve	ed				
29	CmptC	trl				
	Format: MBZ					
	inctruct	ion format Mh				compacted to the 64-bit compact
	decode use by s support	s the compact tools.	format ι Only so	using look me instrud	up tables interna tion variations ca	ct instruction format is used. The EU to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Forn
	decode use by s support	s the compact tools. ted by those look	format ι Only so	using look me instrud	up tables interna tion variations ca ne compact form	ct instruction format is used. The EU to the hardware, but documented in be compacted, the variations
	decode use by s support for mor	s the compact to software tools. ted by those loo e information.	format u Only so okup tal	using look me instruct bles and the No comp	up tables interna ction variations ca ne compact form	ct instruction format is used. The EU to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Forn
	decode use by s support for mor	s the compact to software tools. It is tools to be those looking in the software tools. Name NoCompaction	format u Only so okup tal	No compinstruction	up tables interna ction variations can ne compact forma paction. 128-bit n on options.	ct instruction format is used. The EU I to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Form Description ative instruction supporting all 4-bit compact instruction supporting
28	decode use by s support for mor Value 0 1 Predint This fie for the generat after Pre	s the compact of software tools. Seed by those located by those located information. Name NoCompaction [Default] Compacted Id, together with instruction. Where according to edcording to edcord. This field	th Predoes setting	No compinstruction only som	paction. 128-bit non options. ion is enabled. 64 e instruction variations the edication uses the cate Control. In or	ct instruction format is used. The EU I to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Form Description ative instruction supporting all 4-bit compact instruction supporting
28	decode use by s support for mor Value 0 1 Predint This fie for the generat after Pre	s the compact of software tools. Seed by those located by those located information. Name NoCompaction [Default] Compacted Id, together with instruction. Where according to edcording to edcord. This field	th Predoes setting	No compinstruction only som	paction. 128-bit non options. ion is enabled. 64 e instruction variations the controls the cate Control. In or ordware if Predication mask produces.	to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Formative instruction supporting all debit compact instruction supporting ations. The generation of the predication make inverse of the predication bits ther words, effect of PredInv happents of the Control is set to 0000 - there is not the total process.
28	decode use by s support for mor Value 0 1 Predint This fie for the generat after Predica	s the compact of software tools, software tool	th Predonenting is ignorable final Posi	No complinstruction only som	paction. 128-bit non options. ion is enabled. 64 e instruction variation variations the cate Control. In ordinare if Predication mask produce.	ct instruction format is used. The EU I to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Form Description ative instruction supporting all 4-bit compact instruction supporting ations. The generation of the predication made inverse of the predication bits ther words, effect of PredInv happen the Control is set to 0000 - there is no d by the effects of both fields



	EU_INSTRUCTION_BR	ANCH_ONE_SRC				
27:24	PredCtrl					
	Format:	PredCtrl				
		d controls the generation of the predication mas ditional execution of the instruction based on the				
23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.					
22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.					
	register is the source for predication if prediction to store conditional flag bits if continuous the same flag sub-register can be both the prediction.	cation is enabled for the instruction. It is the enditional modifier is enabled for the instruction. oredication source and conditional destination, if				
21:19	register is the source for predication if prediction to store conditional flag bits if continuous the same flag sub-register can be both the prediction.	cation is enabled for the instruction. It is the enditional modifier is enabled for the instruction. oredication source and conditional destination, if				
21:19	register is the source for predication if prediction destination to store conditional flag bits if confident the same flag sub-register can be both the probability both predication and conditional modifier are	cation is enabled for the instruction. It is the enditional modifier is enabled for the instruction. oredication source and conditional destination, if				
21:19	register is the source for predication if prediction destination to store conditional flag bits if confident the same flag sub-register can be both the probability both predication and conditional modifier are confident. ChanOff Format:	cation is enabled for the instruction. It is the conditional modifier is enabled for the instruction. Or				
21:19	register is the source for predication if prediction destination to store conditional flag bits if control the same flag sub-register can be both the probability both predication and conditional modifier are conditional modifier and conditional modifier and conditional modifier are conditional modifier and conditional m	cation is enabled for the instruction. It is the conditional modifier is enabled for the instruction predication source and conditional destination, if e enabled. ChanOff F selection. The can be thought of as a starting				
	register is the source for predication if predict destination to store conditional flag bits if continuous the probability of t	cation is enabled for the instruction. It is the conditional modifier is enabled for the instruction. Or				
	register is the source for predication if predict destination to store conditional flag bits if continuous the production of the production of the predication and conditional modifier and conditio	cation is enabled for the instruction. It is the onditional modifier is enabled for the instruction predication source and conditional destination, it is enabled. ChanOff F selection. The can be thought of as a starting her ARF registers implicitly accessed. ExecSize Is operating in parallel for this instruction. The si				
	register is the source for predication if predict destination to store conditional flag bits if control the same flag sub-register can be both the public both predication and conditional modifier	cation is enabled for the instruction. It is the onditional modifier is enabled for the instruction. It is the onditional modifier is enabled for the instruction. It is the inditional modifier is enabled destination, if e enabled. ChanOff F selection. The can be thought of as a starting her ARF registers implicitly accessed. ExecSize Is operating in parallel for this instruction. The size				



EU_INSTRUCTION_BRANCH_TWO_SRC

		EU_I	NSTRUC	TIC	ON_BRANCH_T	WO_SRC		
Source:		Eulsa						
Size (in b	oits):	128						
Default \	/alue:	0x0000000, 0x00000000, 0x00000000						
DWord	Bit							
03	127:96	Reserved						
		Exists If:			([Src0.lslmm]==false)			
		Format:		MBZ				
	127:96	JIP						
		Exists If:			([Src0.lslmm]==true)			
		Format:		S31				
		The byte-alig	ned jump dist	ance	if a jump is taken for the	channel.		
	95:80	Reserved						
		Exists If:			([Src0.lslmm]==false)			
		Format:		MBZ				
	95:64	Reserved						
		Exists If:	([Src0.lslmm	n]==tı	rue) AND ([Src1.lslmm]=	=false)		
		Format:	MBZ					
	95:64	UIP						
		Exists If: ([Src0.lslmn			rue) AND ([Src1.lslmm]=	=true)		
		Format:						
		The byte aligi	ned jump dista	ance i	f a jump is taken for the	instruction.		
-	79:66	Src0.Operand						
		Exists If:			([Src0.lslmm]==false)			
		Format:			DirectOperand			
	65:64	Reserved						
		Exists If:		([Src0.lslmm]==false)				
		Format:		MBZ				
	63:50	Dst.Operand						
		Format:		DirectOperand				
	49:48	Reserved						
		Access:				RO		
		Format:	_			MBZ		



		EU_INSTF	RUCT	ION_BRAI	NCH_T	WO_SRC	
47	Src1.ls		: Source	1 operand is car	rying an im	nmediate value	
		Va	alue		Name		
	0				false		
	1				true		
46	Src0.Isl		: Source	0 operand is car	rying an im	nmediate value	
	Value					Name	
	0				false		
	1				true		
45:34	Reserv	ed					
	Access	:				RO	
	Forma	t:				MBZ	
33		eld is used by go		nd <i>else</i> instructio on about Branch		rol branching. See the goto instruction	
32	Atomic	:Ctrl					
	Forma	t:		Atomi	cCtrl		
31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel wr enables are used to generate the final write enable. This field should be normally "0".					•	
	Value	Name			Description		
	0	Normal [Default]	Norma	ll. Per channel wr	ite enable	used for final write enable generation.	
	1	NoMask		sk.Skips the check cribed in the Eval		n] == ExIP before enabling a channel, Enable section.	
30	Reserved CmptCtrl						
29							
	Format: MBZ						
	Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.						
	Value	Name				Description	
	0	NoCompaction [Default]	า	No compaction.		ative instruction supporting all	
	1	Compacted		Compaction is e		l-bit compact instruction supporting ations.	



This field, together with PredCtrl, enables and controls the generation of the predication may for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happe after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields Value
0 Positive polarity of predication. Use the predication mask produce by PredCtrl. 1 Negative Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask. 27:24 PredCtrl Format: PredCtrl This field, together with PredInv, enables and controls the generation of the predication mase for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
[Default] by PredCtrl. 1 Negative Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask. 27:24 PredCtrl Format: PredCtrl This field, together with PredInv, enables and controls the generation of the predication ma for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
27:24 PredCtrl Format: PredCtrl This field, together with PredInv, enables and controls the generation of the predication ma for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
Format: PredCtrl This field, together with PredInv, enables and controls the generation of the predication ma for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
This field, together with PredInv, enables and controls the generation of the predication ma for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register. 23 FlagRegNum[0]
This field specifies bit[0] of the register number for a flag register operand.
FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, i both predication and conditional modifier are enabled.
21:19 ChanOff
Format: ChanOff
This field provides offset information for ARF selection. The can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.
18:16 ExecSize
Format: ExecSize
This field determines the number of channels operating in parallel for this instruction. The s cannot exceed the maximum number of channels allowed for the given data type.
15:0 Header
Format: Header



EU_INSTRUCTION_ILLEGAL

		EU_IN	ISTRUCTIO	N_ILLEGAL		
Source:	Eul	sa				
Size (in bits):	128	3				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord		Bit		Descri	iption	
03		127:7	Reserved			
			Access:		RO	
			Format:		MBZ	
		6:0	Opcode			
			Format:	EU_OP	CODE	



EU_INSTRUCTION_MATH

			EU_INSTRUCTION_MATH				
Source:		Eulsa					
Size (in b	oits):	128					
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description				
03	127:126	Reserved					
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
		Format:	MBZ				
	127:96	Src0.lmmVa	lue[31:0]				
		Exists If:	([Src0.IsImm]==true) AND ([Src1.IsImm]==false)				
	127:96	Src1.lmmVa	lue[31:0]				
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==true)				
	125:122	Reserved					
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
	Format:		MBZ				
	121:120	Src1.Mod					
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
		Format:	SrcMod				
	119:116	Src1.VertStr	ide				
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
		Format:	VertStride				
	115:113	Src1.Width					
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
		Format:	Width				
	112	Reserved					
		Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)				
		Format:	MBZ				
	111:98	Src1.Operan	nd				
		Exists If: ([S	Src0.lsImm]==false) AND ([Src1.lsImm]==false) AND ([FuncCtrl]==INVM)				
		Format: M	acroOperand				
	111:98	Src1.Operan	nd				
		Exists If: ([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]!=INVM)				
		Format: D	irectOperand				



			EU_IN	STRUCTION_MATH		
97:96	Src1.Horz	Strid	e			
	Exists If: ([Src0.IsImn			n]==false) AND ([Src1.lsImm]==false)		
	Format:		HorzStride			
95:92	FuncCtrl					
	Format:			MathFC		
91:88	Src1.Data1	Гуре	1			
	Exists If:			n]==false) AND ([Src1.lsImm]==true)		
	Format:		ImmDataTy	ype		
91:88	Src1.Data1	Гуре	ı			
	Exists If:		([Src0.IsImm	n]==false) AND ([Src1.IsImm]==false)		
	Format:		RegDataTy	pe		
91:64	Reserved					
	Exists If:			([Src0.lslmm]==true)		
	Format:			MBZ		
87:84	Src0.VertS	tride	e			
	Exists If:			([Src0.lslmm]==false)		
	Format:			VertStride		
83:81	Src0.Width					
	Exists If:			([Src0.lslmm]==false)		
	Format:			Width		
80	Reserved					
	Exists If:			([Src0.lslmm] = = false)		
	Format:			MBZ		
79:66	Src0.Opera					
				false) AND (([FuncCtrl]==INVM) OR ([FuncCtrl]==RSQTM))		
	Format: MacroOperand					
79:66	Src0.Operand					
				false) AND (([FuncCtrl]!=INVM) AND ([FuncCtrl]!=RSQTM))		
	Format: DirectOperand Src0.HorzStride					
65:64						
	Exists If:			([Src0.lslmm] = = false)		
	Format:			HorzStride		
63:50	Dst.Opera	nd	1			
	Exists If:		-	=INVM) AND ([FuncCtrl]!=RSQTM)		
	Format:		DirectOpe:	rand		



63:50	Dst.Operan	Dst.Operand							
	Exists If:		==INVM) OR ([FuncCtrl]==RSC	QTM)				
	Format: MacroOperand								
49:48	Dst.HorzStride								
	Format:		Н	IorzStride					
47	Src1.lslmm		<u> </u>						
	This field in		rce 1 operand	is carrying an im	nmediate value				
		Value			Name				
	0			false					
	1			true					
46	Src0.lslmm								
	This field in		rce 0 operand	is carrying an im					
		Value			Name				
	0			false					
	1			true					
45:44	Src0.Mod								
	Exists If:		([Src0.lsImm]==false)						
	Format:		SrcMod						
45:44	Reserved								
	Exists If:		([Src0.lslmm]==true)					
	Format:		MBZ						
43:40	Src0.DataTy	γpe							
	Exists If:		([Src0.lslmm]	==false)					
	Format:		RegDataTyp	gDataType					
43:40	Src0.DataTy	rpe							
	Exists If:	-	([Src0.lslmm]==true)					
	Format:		ImmDataTy	ataType					
39:36	Dst.DataTy	oe							
	Format:		RegD	ataType					
35	Reserved		•						
	Access:				RO				
	Format:				MBZ				
34	Saturate								
	Format:			Saturate					
33	AccWrCtrl			1					
	Format:			AccWrCtrl					



32	Atomic	Ctrl					
	Format	t:		AtomicCtrl			
31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the the per channel write enables are used to generate the final write enable. This field should be normally "0".						
	Value	Name		Description			
	0	Normal [Default]	Norma genera	al. Per channel write enable used for final write enable ation.			
	1	NoMask		sk.Skips the check for $PcIP[n] = ExIP$ before enabling a chance cribed in the Evaluate Write Enable section.			
30	Reserve	ed	•				
29	CmptC	trl					
	Format			MBZ			
	decode for use support	instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.					
	Value	Name		Description			
	0	NoCompaction [Default]	on	No compaction. 128-bit native instruction supporting all instruction options.			
	1	Compacted		Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.			
28	for the generat after Pr predica	ld, together winstruction. Wheed according edCtrl. This fie	Ctrl, enables and controls the generation of the predication moset, the predication uses the inverse of the predication bits g of Predicate Control. In other words, effect of PredInv happened by hardware if Predicate Control is set to 0000 - there is predication mask produced by the effects of both fields				
	Value	Name		Description			
	0	Positive [Default]		sitive polarity of predication. Use the predication mask produced PredCtrl.			
	1	Negative		egative polarity of predication. If PredCtrl is nonzero, invert the redication mask.			
27:24	PredCt	rl					
	Format	t:		PredCtrl			
	This field, together with PredInv, enables and controls the generation of the predication mass for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.						



	EU_INSTRUCTIO	N_MATH					
23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.						
22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.						
21:19	21:19 ChanOff						
	Format:	ChanOff					
	This field provides offset information for ARF selection. The can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.						
18:16	ExecSize						
	Format:	ExecSize					
	This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.						
15:0	Header	_					
	Format:	Header					



EU_INSTRUCTION_NOP

		EU_INS	STRUCTION_N	OP	
Source:	Eulsa				
Size (in bits):	128				
Default Value:	0x00000	000, 0x00000000,	0x00000000, 0x0000000	00	
DWord		Bit		Descr	ription
03		127:31	Reserved		
			Access:		RO
			Format:		MBZ
		30	Reserved		
		29:28	Reserved		
			Access:		RO
			Format:		MBZ
		27:26	Reserved		
			Format:		MBZ
		25:18	Reserved		
			Access:	Access:	
			Format:		MBZ
		17:16	Reserved		
			Format:		MBZ
		15:0	Header		
			Format:		Header



EU_INSTRUCTION_SEND

		EU_II	NSTRUCTION_SEN	D		
Source:		Eulsa				
Size (in b	oits):	128				
Default \	ult Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
03	127:124	ExDesc[31:28]				
		Exists If:	([ExDesc.IsReg]==false)	[ExDesc.IsReg]==false)		
		Format:	ExMsgDesc[31:28]			
	127:124	Reserved				
		Exists If:	([ExDesc.IsReg]==true)			
		Format:	MBZ			
	123:122	Desc[31:30]				
		Exists If:	([Desc.lsReg]==false)			
		Format:	MsgDesc[31:30]			
	123:113	Reserved				
		Exists If:	([Desc.lsReg]==true)			
	Format:		MBZ			
	121:113	Desc[19:11]				
		Exists If:	([Desc.lsReg]==false)			
		Format:	MsgDesc[19:11]			
	112	Reserved				
		Access:		RO		
		Format:		MBZ		
	111:104	Src1.RegNum				
		Format:	DirectOperand[13:6]			
	103:99	Src1.Length				
		Exists If:	([ExDesc.IsReg]==false)			
		Format:	ExMsgDesc[10:6]			
	103:99	Reserved				
		Exists If:	([ExDesc.IsReg]==true)			
		Format:	MBZ			
	98	Src1.RegFile				
		Format:	DirectOperand[0]			

intel

97:96	Reserved			
	Exists If: ([ExDesc.IsReg]==true)		==true)	
	Format:	MBZ		
97:96	ExDesc[27:26]			
	Exists If:	([ExDesc.lsReg]=	==false)	
	Format:	ExMsgDesc[27:	26]	
95:92	SFID			
	Format:		SFID	
91:81	Reserved			
	Exists If:	([Desc.IsReg]=	==true)	
	Format:	MBZ		
91:81	Desc[10:0]			
	Exists If:	([Desc.lsReg]=	=false)	
	Format:	MsgDesc[10:0)]	
80	Reserved			
	Access:		RO	
	Format:		MBZ	
79:72	Src0.RegNum			
	Format:	DirectOperand	[13:6]	
71	MsgDesc[29]			
	Exists If:	([Desc.lsReg]=	=false)	
	Format:	MsgDesc[29:2	.9]	
71:67	Reserved			
	Exists If:	([Desc.lsReg]=	==true)	
	Format:	MBZ		
70:67	Src0.Length			
	Exists If:	([Desc.lsReg]=	=false)	
	Format:	MsgDesc[28:2	25]	
66	Src0.RegFile			
	Format:	DirectOpera	and[0]	
65:64	Reserved			
	Exists If:	([ExDesc.IsReg]	==true)	
	Format:	MBZ		
65:64	ExDesc[25:24]			
	Exists If:	([ExDesc.IsReg]=	falso)	



63:56	Dst.RegNum				
	Format: DirectOperand[13:6]				
55:51	Reserved				
	Exists If: ([Desc.IsReg]==			·ue)	
	Format:		MBZ		
55:51	Dst.Length				
	Exists If:	-	([Desc.IsReg]==fa	lse)	
	Format:	j	MsgDesc[24:20]		
50	Dst.RegFile				
	Format:		DirectOperand	[0]	
	selected by the Ac			e descriptor is provided by the address Name	
	0			false	
	1			true	
	0	Value		Name	
	1			false true	
47:43					
47:43	1	([ExDesc.IsReg]==t	true	
47:43	1 Reserved		ExDesc.IsReg]==t 1BZ	true	
	1 Reserved Exists If:			true	
	Reserved Exists If: Format:	([E	1BZ ExDesc.lsReg]==fa	true rue)	
	Reserved Exists If: Format: ExDesc[23:11]	([E	1BZ	true rue)	
47:35	Reserved Exists If: Format: ExDesc[23:11] Exists If:	([E	1BZ ExDesc.lsReg]==fa	true rue)	
47:35	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format:	([E Ex	ExDesc.lsReg]==fa xMsgDesc[23:11] ExDesc.lsReg]==to	true rue) alse)	
47:35	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNum	([E Ex	MBZ ExDesc.lsReg]==fa xMsgDesc[23:11]	true rue) alse)	
47:35 42:40	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNun Exists If: Format: Reserved	([E Ex n[3:1]	ExDesc.lsReg]==fa xMsgDesc[23:11] ExDesc.lsReg]==ta ddrSubRegNum[3	true rue) rue) rue) 3:1]	
47:43 47:35 42:40 38:36	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNum Exists If: Format: Reserved Exists If:	([E Ex n[3:1]	ExDesc.lsReg]==faxMsgDesc[23:11] ExDesc.lsReg]==tr ddrSubRegNum[: ExDesc.lsReg]==tr	true rue) rue) rue) 3:1]	
47:35 42:40	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNun Exists If: Format: Reserved	([E Ex n[3:1]	ExDesc.lsReg]==fa xMsgDesc[23:11] ExDesc.lsReg]==ta ddrSubRegNum[3	true rue) rue) rue) 3:1]	
47:35 42:40	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNun Exists If: Format: Reserved Exists If: Format: Reserved Exists If: Format:	([E Ex n[3:1]	ExDesc.IsReg]==faxMsgDesc[23:11] ExDesc.IsReg]==ti ddrSubRegNum[: ExDesc.IsReg]==ti HBZ	true rue) alse) rue) rue)	
47:35 42:40 38:36	Reserved Exists If: Format: ExDesc[23:11] Exists If: Format: AddrSubRegNum Exists If: Format: Reserved Exists If: Format:	([E Ex n[3:1] ([I A	ExDesc.lsReg]==faxMsgDesc[23:11] ExDesc.lsReg]==tr ddrSubRegNum[: ExDesc.lsReg]==tr	true rue) alse) rue) rue)	



		EU	_INS	TRUCTION_SEND				
34	This field controls the termination of the thread. For a send instruction, if this field is set, EU will terminate the thread and also set the EOT bit in the message sideband. This field only applies to the send instruction. It is not present for other instructions.							
		Value Name						
	0		Thread is	s not terminated				
	1		ЕОТ					
33	the inst	d provides exp		trol for EU fusion lock-step execution. When this bit is set to 1b, ially starting from the first EU to the last EU in the fused set. Name				
	0		lormal lo	ockstep execution				
	1			execution				
32	Atomic		CHAILEG	execution				
32	Format			AtomicCtrl				
31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".							
	Value	Name		Description				
	0	Normal [Default]	Norma genera	I. Per channel write enable used for final write enable tion.				
	1	NoMask		sk.Skips the check for PclP[n] == ExlP before enabling a channel, cribed in the Evaluate Write Enable section.				
30	Reserve	ed						
29	CmptCt	trl						
	Format	:		MBZ				
	Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.							
	Value	Name)	Description				
	0	NoCompactio [Default]	on	No compaction. 128-bit native instruction supporting all instruction options.				
	1	Compacted		Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.				



		EU_I	INSTRUCTIO	N_SEND						
28	This fie for the genera after Pr	PredInv This field, together with PredCtrl, enables and controls the generation of the predication mas for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields								
	Value	l .	·	Description						
	0	Positive Positive polarity of predication. Use the predication mask p by PredCtrl.								
	1	Negative	Negative polarity of predication mask.	of predication. If PredCtrl is nonzero, invert the						
27:24	PredCt	rl								
	Forma	t:		PredCtrl						
	for the	_	ows per-channel con	d controls the generation of the predication mask ditional execution of the instruction based on the						
23		FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.								
22	This fie register register destina The sar	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.								
21:19	ChanO	ff								
	Forma			ChanOff						
	This field provides offset information for ARF selection. The can be thought of as a start channel offset for the execution mask and other ARF registers implicitly accessed.									
18:16	ExecSi	ze								
	Forma	t:		Format: ExecSize						
	This field determines the number of channels operating in parallel for this instruction cannot exceed the maximum number of channels allowed for the given data type.									
15:0	cannot	exceed the maxii								



EU_INSTRUCTION_SYNC

		EU_	INSTRUCTIO	N_SYN	IC			
Source:		Eulsa						
Size (in b	oits):	128						
Default \	/alue:	0x00000000, 0x0001	0000, 0x00000000, 0x	00000000				
DWord	Bit	Description						
03	127:96	Reserved		<u> </u>				
		Exists If: ([Src0.IsImm] = = false)						
		Format:	MBZ					
	127:96	Src0.lmmValue[31:0]						
		Exists If:	([Src0.lslmm]==tr	ue)				
	95:92	SyncCtrl						
		Format:		SyncFC				
	91:88	Reserved						
		Format:			MBZ			
	87	Reserved						
		Format:			MBZ			
	86:80	Reserved						
		Format:	MBZ					
	79:66	Reserved		MBZ				
		Format:						
	65:50	Reserved						
		Format:		MBZ				
	49:48	Dst.HorzStride						
		Value			Name			
		01b	1 elements [Default]	ılt]				
		Others	Reserved					
	47	Reserved						
		Format:			MBZ			
	46	Src0.lsImm This field indicate that Sc	nmediate value.					
		Valu	е		Name			
		0		false				
		1		true				
	45:44	Reserved						
		Format:			MBZ			
								



43:40	Src0.DataType							
	Exists If:			([Src0.lslmm]==true)			
	Forma	t:		ImmDataTy	pe			
43:40	Reserve	ed						
	Exists I	f:	(([Src0.lslmm]	==false)			
	Forma	t:		MBZ				
39:33	Reserve	ed	•					
	Forma	t:				MBZ		
32	Atomic	:Ctrl						
	Forma	t:		I	AtomicCtrl			
31	MaskC	trl		<u> </u>				
						determines if the per channel write		
			nerate	the final wri		ield should be normally "0".		
	Value	Name				cription		
	0	Normal Normal. Per channel write enable used for final write enable general [Default]				used for final write enable genera		
	1	NoMask	NoMa	Mask.Skips the check for $PcIP[n] = ExIP$ before enabling a channel				
	,	T TO THIS IS		•		Enable section.		
30	Reserve	ed						
29	CmptCtrl							
_								
	Format					MBZ		
	Formar Compainstruct decode use by	t: ction Control In ion format. Wh s the compact t software tools.	en this format Only so	bit is set, th using looku ome instruct	e 64-bit compace p tables internalion variations ca	MBZ compacted to the 64-bit compact ct instruction format is used. The El to the hardware, but documented by the compacted, the variations at. See EU Compact Instruction Fo		
	Formar Compainstruct decode use by	t: ction Control In ion format. Wh s the compact t software tools. ted by those loo	en this format Only so	bit is set, th using looku ome instruct	e 64-bit compace p tables internalion variations ca e compact forma	compacted to the 64-bit compact ct instruction format is used. The E to the hardware, but documente in be compacted, the variations		
	Formar Compainstruct decode use by support for mor	t: ction Control In ion format. Wh s the compact t software tools. ted by those loo e information.	en this format Only so okup ta	bit is set, th using looku ome instruct ables and the	e 64-bit compace p tables internalion variations care compact formations.	compacted to the 64-bit compact ct instruction format is used. The Electron to the hardware, but documented to the compacted, the variations at. See EU Compact Instruction Fo		
	Formar Compainstruct decode use by support for mor	t: ction Control In ion format. Wh s the compact to software tools. ted by those loo e information. Name NoCompaction	en this format Only so okup ta	No compainstruction	e 64-bit compace p tables internation variations care compact formations.	compacted to the 64-bit compact ct instruction format is used. The Electron to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction For Description ative instruction supporting all 4-bit compact instruction supporti		
28	Formation Formation Comparinstruct decode use by support for more a su	t: ction Control In ion format. Wh s the compact is software tools, ted by those loo re information. Name NoCompaction [Default] Compacted veld, together with instruction. Wh ted according to edCtrl. This field	en this format Only so okup to th Precenit is o settin d is ign	No compainstruction Compaction only some	e 64-bit compace p tables internalion variations care compact formations. In options. In is enabled. 64 instruction variation uses the dication uses the d	compacted to the 64-bit compact at instruction format is used. The Electron to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction Formative instruction supporting all all districtions. The generation of the predication may be inverse of the predication bits ther words, effect of PredInv happete Control is set to 0000 - there is		
	Formation Formation Comparinstruct decode use by support for more a su	t: ction Control In ion format. Wh s the compact is software tools, ted by those loo re information. Name NoCompaction [Default] Compacted veld, together with instruction. Wh ted according to edCtrl. This field	en this format Only so okup to th Precenit is o settin d is ign	No compainstruction Compaction only some	e 64-bit compace p tables internalion variations care compact formalication. 128-bit no options. In options. In an analysis and controls the dication uses the dication uses the dication uses the dication uses the control. In ord dware if Predical mask produced	compacted to the 64-bit compact ct instruction format is used. The Ed to the hardware, but documented in be compacted, the variations at. See EU Compact Instruction For Description ative instruction supporting all 4-bit compact instruction supporting ations. The generation of the predication me inverse of the predication bits ther words, effect of PredInv happ		



	E	U_INSTRUCTION_SYNC
	[Default]	by PredCtrl.
	1 Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
27:24	PredCtrl	
	Format:	PredCtrl
		with PredInv, enables and controls the generation of the predication mask allows per-channel conditional execution of the instruction based on the ed flag register.
23	FlagRegNum[0] This field specifies b	it[0] of the register number for a flag register operand.
22	FlagSubRegNum	
22	This field specifies the registers in the flag register is the source destination to store of the same flag sub-resident in th	ne sub-register number for a flag register operand. There are two sub- egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. egister can be both the predication source and conditional destination, if a conditional modifier are enabled.
22 21:19	This field specifies the registers in the flag register is the source destination to store of the same flag sub-resident in th	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if
	This field specifies the registers in the flag register is the source destination to store of the same flag sub-responds predication and	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if
	This field specifies the registers in the flag register is the source destination to store of the same flag sub-resource both predication and ChanOff Format: This field provides of	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if I conditional modifier are enabled.
	This field specifies the registers in the flag register is the source destination to store of the same flag sub-resource both predication and ChanOff Format: This field provides of	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if conditional modifier are enabled. ChanOff ffset information for ARF selection. The can be thought of as a starting
21:19	This field specifies the registers in the flag of register is the source destination to store of the same flag sub-resident predication and chanoff ChanOff Format: This field provides of channel offset for the channel of the chan	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if conditional modifier are enabled. ChanOff ffset information for ARF selection. The can be thought of as a starting
21:19	This field specifies the registers in the flag of register is the source destination to store of the same flag sub-resident predication and control of the s	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. gister can be both the predication source and conditional destination, if conditional modifier are enabled. ChanOff ffset information for ARF selection. The can be thought of as a starting e execution mask and other ARF registers implicitly accessed.
21:19	This field specifies the registers in the flag of register is the source destination to store of the same flag sub-resident predication and control of the s	egister. Each sub-register contains 16 flag bits. The selected flag sub- for predication if predication is enabled for the instruction. It is the conditional flag bits if conditional modifier is enabled for the instruction. The gister can be both the predication source and conditional destination, if a conditional modifier are enabled. ChanOff If set information for ARF selection. The can be thought of as a starting execution mask and other ARF registers implicitly accessed. ExecSize Is the number of channels operating in parallel for this instruction. The size



Event Data Payload

	N	/IDP_EVENT - Eve	nt Data Paylo	oad
Source:	EuSubF	unctionGateway		
Size (in bits):	256			
Default Value:		0000, 0x00000000, 0x000000 0000, 0x00000000	00, 0x00000000, 0x000	000000, 0x00000000,
DWord	Bit		Description	
0	31:24	Reserved		
		Access:		RO
		Format:		MBZ
	23:0	Event ID		
		Format:		U24
		Indicates the ID of the ever	nt to be signalled.	
17	223:0	Reserved		
		Access:		RO
		Format:		MBZ



ExMsgDesc

		ExMsgDesc					
Size (in l	oits):	32					
Default \	Value:	0x00000000					
DWord	Bit	Description					
0	31:12	ExtendedFunctionControl[31:12]					
		Format:	U20				
		This field is sent to the target function unit as extended fur	This field is sent to the target function unit as extended function control.				
	11	CPS LOD Compensation					
	10:6	Extended Message Length					
		Format:		U5			
		This field specifies the number of 256-bit GRF registers starting from <src1.regnum> to be sent out on the request message payload</src1.regnum>					
		Programming Notes					
		When <src1> is null this field must be 0.</src1>					
	5:0	Reserved					
		Format:	MBZ				



Extended Message Descriptor Render Target

		Extended Message D	escriptor Render Target						
Size (in b	oits):	32	-						
Default \	Value:	0x0000000							
DWord	Bit	Description							
0	31:25	Reserved							
		Access:	RO						
		Format:	MBZ						
	24:21	Reserved							
		Access:	RO						
		Format:	MBZ						
	20	Null Render Target							
			Description						
		When this bit is set, RT write or read message is considered to be a dummy message and as if it is directed to the NULL render target. Setting this bit in the descriptor, allows SW to not use any entry from the Binding Table to convey NULL RT.							
		Programming Notes							
		SW must set this bit for Render Target Write just to clear the Pixel Scoreboard without allocating an entry in the Binding Table.							
		For Texel Shaders, this bit must be set while sending a NULL Render Target Write Message to communicate End of Texel Shader Thread (EOT) to the AMFSunit.							
	19:16	6 Pixel shading phase for CPS+PS inner loop							
		Format:	U4						
		The loop counter value of a PS phase within CPS+PS(+S) monolithic shader; this value is same as value delivered to Pixel Interpolator when requesting input data for a new PS loop phase. Data Port uses this index to match pixel XY positions delivered by bypass path from PI hardware when a new phase started.							
		F	Programming Notes						
		——————————————————————————————————————	d/write message with PS phase counter must match ull message which returns PS phase counter.						
	15	Src0 Alpha Present							
		Description							
		Setting this bit indicates that Src0 Alp	ha is present in the Render Target Write Message.						
		į.	Programming Notes						
		SW must not send a header to send S avoid sending the header for RT write	rc0 Alpha present, but instead, it must set this bit and messages.						



	Extended Message Desc	criptor Re	ender	Target
14:12	Render Target Array Index			
	Format:			U3
		Description		
		Description	DT massa	
	This bit-field is used to set the Render Tar	get maex for ivi	KI IIIESSa	iges.
	Prog	ramming Note	es	
	SW must not send a header to send Rend field appropriately and avoid sending the	,		
11:10	Reserved			
	Access:		RO	
	Format:		MBZ	
9:6	Extended Message Length			
	Format:			U4
	This field specifies the number of 256-bit GRF registers starting from <src1> to be sent out the request message payload. Valid value ranges from 0 to 15. Must be 0 when <src1> is n register.</src1></src1>			
5	End of Thread This field, if set, indicates that this is the fincan be reclaimed.	al message of t	he thread	d and the threads resource
4	Reserved			
	Access:		RO	
	Format:		MBZ	
3:0	Target Function ID This field indicates the function unit for wh Refer to GPU Overview document for the management	3		



Extended Message Descriptor - Sampling Engine

		Extended Mess	sage Descriptor	- Sampling Engine			
Size (in k	oits):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Descript	tion			
0	31:12	Bindless Surface Offset					
		Format:	SurfaceStateOffset[25:6]				
		The bindless surface offs	Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 25:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message.				
	11	CPS Message LOD Com	pensation Enable				
		Format:		Enable			
		•	Specifies whether LOD Compenstation is enabled for this message. See CPS LOD Compensation Enable in SAMPLER_STATE for more details.				
		Programming Notes					
		This field must be disabled if the response length of the message is zero.					
		This field must be disabled if the messages is from a 32-pixel dispatch thread.					
		This field must be disabled unless SIMD Mode is SIMD8* or SIMD16*.					
	10:0	Execution Unit Extende	d Message Descriptor De	efinition			
		Format:	ExMsgDesc[10:0]				



FFTID Message Header Control

		MHC_FFTID - FFT	ID Message Head	er C	Control
Size (in b	its):	32			
Default V	alue:	0x00000000			
DWord	Bit		Description		
0	31:8	Reserved			
		Access:	RO)	
		Format:	ME	3Z	
	7:0	FFTID			
		Format:			U8
		Fixed function thread ID, used to	o free up resources by the thr	ead o	n thread completion.



Filter_Coefficient

Filter_Coefficient				
8				
0x00000000				
Bit		Description		
7:0	Filter Coefficient			
	Format:	S1.6		
	Range : [-1 63/64, +1 63/64]			
	0x00000000	8 0x00000000 Bit 7:0 Filter Coefficient Format:	8 0x00000000 Bit Description	



Filter_Coefficients

		Filter_Co	oefficients	
Size (in bits):	64			
Default Value:	0x00000000, 0	x00000000		
DWord	Bit		Description	
0	63:56	Filter Coefficie	ent Offset 7	
		Format:	Filter_Coefficient	
	55:48	Filter Coefficie	ent Offset 6	
		Format:	Filter_Coefficient	
	47:40	Filter Coefficie	ent Offset 5	
		Format:	Filter_Coefficient	
	39:32	Filter Coefficie	ent Offset 4	
		Format:	Filter_Coefficient	
	31:24	Filter Coefficie	ent Offset 3	
		Format:	Filter_Coefficient	
	23:16	Filter Coefficie	ent Offset 2	
		Format:	Filter_Coefficient	
	15:8	Filter Coefficient Offset 1		
		Format:	Filter_Coefficient	
	7:0	Filter Coefficie	ent Offset 0	
		Format:	Filter_Coefficient	



FrameDeltaQp

		FrameDeltaQp		
Size (in bits):	64	_		
Default Value:	0x00000000, 0x000000	00		
DWord	Bit	Desc	ription	
01	63:56	FrameDeltaQp[7]		
		Format:	S7	
	55:48	FrameDeltaQp[6]		
		Format:	S7	
	47:40	FrameDeltaQp[5]		
		Format:	S7	
	39:32	FrameDeltaQp[4]		
		Format:	S7	
	31:24	FrameDeltaQp[3]		
		Format:	S7	
	23:16	FrameDeltaQp[2]		
		Format:	S7	
	15:8	FrameDeltaQp[1]		
		Format:	S7	
	7:0	FrameDeltaQp[0]		

Format:

S7



FrameDeltaQpRange

		FrameDeltaQpRange	
Size (in bits):	64		
Default Value:	0x00000000, 0x00	0000000	
DWord	Bit	Descr	ription
01	63:56	FrameDeltaQpRange[7]	<u>,</u>
		Format:	U8
	55:48	FrameDeltaQpRange[6]	
		Format:	U8
	47:40	FrameDeltaQpRange[5]	
		Format:	U8
	39:32	FrameDeltaQpRange[4]	
		Format:	U8
	31:24	FrameDeltaQpRange[3]	
		Format:	U8
	23:16	FrameDeltaQpRange[2]	
		Format:	U8
	15:8	FrameDeltaQpRange[1]	
		Format:	U8
	7:0	FrameDeltaQpRange[0]	
		Format:	U8



Gamut_Expansion_Gamma_Correction

Gamut_Expansion_Gamma_Correction

0x01000100, 0x01000100, 0x02000200, 0x02000200, 0x02000200, 0x02000200,

Source: VideoEnhancementCS

Size (in bits): 32768

Default Value: 0x00000000, 0x000000000, 0x000000000, 0x01000100, 0x01000100,

0x03000300, 0x03000300, 0x03000300, 0x03000300, 0x04000400, 0x04000400, 0x04000400, 0x04000400, 0x05000500, 0x05000500, 0x05000500, 0x05000500, 0x06000600, 0x06000600, 0x06000600, 0x06000600, 0x07000700, 0x07000700, 0x07000700, 0x07000700, 0x08000800, 0x08000800, 0x08000800, 0x08000800. 0x09000900, 0x09000900, 0x09000900, 0x09000900, 0x0A000A00, 0x0A000A00, 0x0A000A00, 0x0A000A00, 0x0B000B00, 0x0B000B00, 0x0B000B00, 0x0B000B00, 0x0C000C00, 0x0C000C00, 0x0C000C00, 0x0C000C00, 0x0D000D00, 0x0D000D00, 0x0D000D00, 0x0D000D00, 0x0E000E00, 0x0E000E00, 0x0E000E00, 0x0E000E00, 0x0F000F00, 0x0F000F00, 0x0F000F00, 0x0F000F00, 0x10001000, 0x10001000, 0x10001000, 0x10001000, 0x11001100, 0x11001100, 0x11001100, 0x11001100, 0x12001200. 0x12001200. 0x12001200. 0x12001200. 0x13001300. 0x13001300. 0x13001300, 0x13001300, 0x14001400, 0x14001400, 0x14001400, 0x14001400, 0x15001500, 0x15001500, 0x15001500, 0x15001500, 0x16001600, 0x16001600, 0x16001600, 0x16001600, 0x17001700, 0x17001700, 0x17001700, 0x17001700, 0x18001800, 0x18001800, 0x18001800, 0x18001800, 0x19001900, 0x19001900, 0x19001900, 0x19001900, 0x1A001A00, 0x1A001A00, 0x1A001A00, 0x1A001A00, 0x1B001B00, 0x1B001B00, 0x1B001B00, 0x1B001B00, 0x1C001C00, 0x1C001C00, 0x1C001C00, 0x1C001C00, 0x1D001D00, 0x1D001D00, 0x1D001D00, 0x1D001D00, 0x1E001E00, 0x1E001E00, 0x1E001E00, 0x1E001E00, 0x1F001F00, 0x1F001F00, 0x1F001F00, 0x1F001F00, 0x20002000, 0x20002000, 0x20002000, 0x20002000, 0x21002100, 0x21002100, 0x21002100, 0x21002100, 0x22002200, 0x22002200, 0x22002200, 0x22002200, 0x23002300, 0x23002300, 0x23002300, 0x23002300, 0x24002400, 0x24002400, 0x24002400, 0x24002400, 0x25002500, 0x25002500, 0x25002500, 0x25002500, 0x26002600, 0x26002600, 0x26002600, 0x26002600, 0x27002700, 0x27002700, 0x27002700, 0x27002700, 0x28002800, 0x28002800, 0x28002800, 0x28002800, 0x29002900, 0x29002900, 0x29002900, 0x29002900, 0x2A002A00, 0x2A002A00, 0x2A002A00, 0x2A002A00, 0x2B002B00, 0x2B002B00, 0x2B002B00, 0x2B002B00, 0x2C002C00, 0x2C002C00, 0x2C002C00, 0x2C002C00, 0x2D002D00, 0x2D002D00, 0x2D002D00, 0x2D002D00, 0x2E002E00, 0x2E002E00, 0x2E002E00, 0x2E002E00, 0x2F002F00, 0x2F002F00, 0x2F002F00, 0x2F002F00, 0x30003000, 0x30003000, 0x30003000, 0x30003000, 0x31003100, 0x31003100, 0x31003100, 0x31003100, 0x32003200, 0x32003200, 0x32003200, 0x32003200, 0x33003300, 0x33003300, 0x33003300, 0x33003300, 0x34003400, 0x34003400, 0x34003400, 0x34003400, 0x35003500, 0x35003500, 0x35003500, 0x35003500, 0x36003600, 0x36003600, 0x36003600, 0x36003600, 0x37003700, 0x37003700, 0x37003700,

0x37003700, 0x38003800, 0x38003800, 0x38003800, 0x38003800, 0x39003900, 0x39003900, 0x39003900, 0x39003900, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3C003C00, 0x3C000, 0x3C003C00, 0x3C000, 0x3C003C00, 0x3C0000, 0x3C0000, 0x3C0000, 0x3C0000, 0x3C0000, 0x3C0000, 0x3C00000, 0x3C0000, 0x3C00000, 0x3C00000, 0x3C00000, 0x3C00000, 0x3C000



Gamut_Expansion_Gamma_Correction

0x3D003D00, 0x3E003E00, 0x3E003E00, 0x3E003E00, 0x3E003E00, 0x3F003F00, 0x3F003F00, 0x3F003F00, 0x3F003F00, 0x40004000, 0x40004000, 0x40004000, 0x40004000, 0x41004100, 0x41004100, 0x41004100, 0x41004100, 0x42004200, 0x42004200, 0x42004200, 0x42004200, 0x43004300, 0x43004300, 0x43004300, 0x43004300, 0x44004400, 0x44004400, 0x44004400, 0x44004400, 0x45004500, 0x45004500, 0x45004500, 0x45004500, 0x46004600, 0x46004600, 0x46004600, 0x46004600, 0x47004700, 0x47004700, 0x47004700, 0x47004700, 0x48004800, 0x48004800, 0x48004800, 0x48004800, 0x49004900, 0x49004900, 0x49004900, 0x49004900, 0x4A004A00, 0x4A004A00, 0x4A004A00, 0x4A004A00, 0x4B004B00, 0x4B004B00, 0x4B004B00, 0x4B004B00, 0x4C004C00, 0x4C004C00, 0x4C004C00, 0x4C004C00, 0x4D004D00, 0x4D004D00, 0x4D004D00, 0x4D004D00, 0x4E004E00, 0x4E004E00, 0x4E004E00, 0x4E004E00, 0x4F004F00, 0x4F004F00, 0x4F004F00, 0x4F004F00, 0x50005000, 0x50005000, 0x50005000, 0x50005000, 0x51005100, 0x51005100, 0x51005100, 0x51005100, 0x52005200, 0x52005200, 0x52005200, 0x52005200, 0x53005300, 0x53005300, 0x53005300, 0x53005300, 0x54005400, 0x54005400, 0x54005400, 0x54005400, 0x55005500, 0x55005500, 0x55005500, 0x55005500, 0x56005600, 0x56005600, 0x56005600, 0x56005600, 0x57005700, 0x57005700, 0x57005700, 0x57005700, 0x58005800, 0x58005800, 0x58005800, 0x58005800, 0x59005900, 0x59005900, 0x59005900, 0x59005900, 0x5A005A00, 0x5A005A00, 0x5A005A00, 0x5A005A00, 0x5B005B00, 0x5B005B00, 0x5B005B00, 0x5B005B00, 0x5C005C00, 0x5C005C00, 0x5C005C00, 0x5C005C00, 0x5D005D00, 0x5D005D00, 0x5D005D00, 0x5D005D00, 0x5E005E00, 0x5E005E00, 0x5E005E00, 0x5E005E00, 0x5F005F00, 0x5F005F00, 0x5F005F00, 0x5F005F00, 0x60006000, 0x60006000, 0x60006000, 0x60006000, 0x61006100, 0x61006100, 0x61006100, 0x61006100, 0x62006200, 0x62006200, 0x62006200, 0x62006200, 0x63006300, 0x63006300, 0x63006300, 0x63006300, 0x64006400, 0x64006400, 0x64006400, 0x64006400, 0x65006500, 0x65006500, 0x65006500, 0x65006500, 0x66006600, 0x66006600, 0x66006600, 0x66006600, 0x67006700, 0x67006700, 0x67006700, 0x67006700, 0x68006800, 0x68006800, 0x68006800, 0x68006800, 0x69006900, 0x69006900, 0x69006900, 0x69006900, 0x6A006A00, 0x6A006A00, 0x6A006A00, 0x6A006A00, 0x6B006B00, 0x6B006B00, 0x6B006B00, 0x6B006B00, 0x6C006C00, 0x6C006C00, 0x6C006C00, 0x6C006C00, 0x6D006D00, 0x6D006D00, 0x6D006D00, 0x6D006D00, 0x6E006E00, 0x6E006E00, 0x6E006E00, 0x6E006E00, 0x6F006F00, 0x6F006F00, 0x6F006F00, 0x6F006F00, 0x70007000, 0x70007000, 0x70007000, 0x70007000, 0x71007100, 0x71007100, 0x71007100, 0x71007100, 0x72007200, 0x72007200, 0x72007200, 0x72007200, 0x73007300, 0x73007300, 0x73007300, 0x73007300, 0x74007400, 0x74007400, 0x74007400, 0x74007400, 0x75007500, 0x75007500, 0x75007500, 0x75007500, 0x76007600, 0x76007600, 0x76007600, 0x76007600, 0x77007700, 0x77007700, 0x77007700, 0x77007700, 0x78007800, 0x78007800, 0x78007800, 0x78007800, 0x79007900, 0x79007900, 0x79007900, 0x79007900, 0x7A007A00, 0x7A007A00, 0x7A007A00, 0x7A007A00, 0x7B007B00, 0x7B007B00, 0x7B007B00, 0x7B007B00, 0x7C007C00, 0x7C007C00, 0x7C007C00, 0x7C007C00, 0x7D007D00, 0x7D007D00, 0x7D007D00, 0x7D007D00, 0x7E007E00, 0x7E007E00, 0x7E007E00, 0x7E007E00, 0x7F007F00, 0x7F007F00, 0x7F007F00, 0x7F007F00, 0x80008000, 0x80008000, 0x80008000, 0x80008000, 0x81008100, 0x81008100, 0x81008100, 0x81008100. 0x82008200. 0x82008200. 0x82008200. 0x82008200. 0x83008300.



Gamut Expansion Gamma Correction

0x83008300, 0x83008300, 0x83008300, 0x84008400, 0x84008400, 0x84008400, 0x84008400, 0x85008500, 0x85008500, 0x85008500, 0x85008500, 0x86008600, 0x86008600, 0x86008600, 0x86008600, 0x87008700, 0x87008700, 0x87008700, 0x87008700, 0x88008800, 0x88008800, 0x88008800, 0x88008800, 0x89008900, 0x89008900, 0x89008900, 0x89008900, 0x8A008A00, 0x8A008A00, 0x8A008A00, 0x8A008A00, 0x8B008B00, 0x8B008B00, 0x8B008B00, 0x8B008B00, 0x8C008C00, 0x8C008C00, 0x8C008C00, 0x8C008C00, 0x8D008D00, 0x8D008D00, 0x8D008D00, 0x8D008D00, 0x8E008E00, 0x8E008E00, 0x8E008E00, 0x8E008E00, 0x8F008F00, 0x8F008F00, 0x8F008F00, 0x8F008F00, 0x90009000, 0x90009000, 0x90009000, 0x90009000, 0x91009100, 0x91009100, 0x91009100, 0x91009100, 0x92009200, 0x92009200, 0x92009200, 0x92009200, 0x93009300, 0x93009300, 0x93009300, 0x93009300, 0x94009400, 0x94009400, 0x94009400, 0x94009400, 0x95009500, 0x95009500, 0x95009500, 0x95009500, 0x96009600, 0x96009600, 0x96009600, 0x96009600, 0x97009700, 0x97009700, 0x97009700, 0x97009700, 0x98009800, 0x98009800, 0x98009800, 0x98009800, 0x99009900, 0x99009900, 0x99009900, 0x99009900, 0x9A009A00, 0x9A009A00, 0x9A009A00, 0x9A009A00, 0x9B009B00, 0x9B009B00, 0x9B009B00, 0x9B009B00, 0x9C009C00, 0x9C009C00, 0x9C009C00, 0x9C009C00, 0x9D009D00, 0x9D009D00, 0x9D009D00, 0x9D009D00, 0x9E009E00, 0x9E009E00, 0x9E009E00, 0x9E009E00, 0x9F009F00, 0x9F009F00, 0x9F009F00, 0x9F009F00, 0xA000A000, 0xA000A000, 0xA000A000, 0xA000A000, 0xA100A100, 0xA100A100, 0xA100A100, 0xA100A100, 0xA200A200, 0xA200A200, 0xA200A200, 0xA200A200, 0xA300A300, 0xA300A300, 0xA300A300, 0xA300A300, 0xA400A400, 0xA400A400, 0xA400A400, 0xA400A400, 0xA500A500, 0xA500A500, 0xA500A500, 0xA500A500, 0xA600A600, 0xA600A600, 0xA600A600, 0xA600A600, 0xA700A700, 0xA700A700, 0xA700A700, 0xA700A700, 0xA800A800, 0xA800A800, 0xA800A800, 0xA800A800, 0xA900A900, 0xA900A900, 0xA900A900, 0xA900A900, 0xAA00AA00, 0xAA00AA00, 0xAA00AA00, 0xAA00AA00, 0xAB00AB00, 0xAB00AB00, 0xAB00AB00, 0xAB00AB00, 0xAC00AC00, 0xAC00AC00, 0xAC00AC00, 0xAC00AC00, 0xAD00AD00, 0xAD00AD00, 0xAD00AD00, 0xAD00AD00, 0xAE00AE00, 0xAE00AE00, 0xAE00AE00, 0xAE00AE00, 0xAF00AF00, 0xAF00AF00, 0xAF00AF00, 0xAF00AF00, 0xB000B000, 0xB000B000, 0xB000B000, 0xB000B000, 0xB100B100, 0xB100B100, 0xB100B100, 0xB100B100, 0xB200B200, 0xB200B200, 0xB200B200, 0xB200B200, 0xB300B300, 0xB300B300, 0xB300B300, 0xB300B300, 0xB400B400, 0xB400B400, 0xB400B400, 0xB400B400, 0xB500B500, 0xB500B500, 0xB500B500, 0xB500B500, 0xB600B600, 0xB600B600, 0xB600B600, 0xB600B600, 0xB700B700, 0xB700B700, 0xB700B700, 0xB700B700, 0xB800B800, 0xB800B800, 0xB800B800, 0xB800B800, 0xB900B900, 0xB900B900, 0xB900B900, 0xB900B900, 0xBA00BA00, 0xBA00BA00, 0xBA00BA00, 0xBA00BA00, 0xBB00BB00, 0xBB00BB00, 0xBB00BB00, 0xBB00BB00, 0xBC00BC00, 0xBC00BC00, 0xBC00BC00, 0xBC00BC00, 0xBD00BD00, 0xBD00BD00, 0xBD00BD00, 0xBD00BD00, OxBEOOBEOO, OxBEOOBEOO, OxBEOOBEOO, OxBEOOBEOO, OxBFOOBFOO, OxBFOOBFOO, 0xBF00BF00, 0xBF00BF00, 0xC000C000, 0xC000C000, 0xC000C000, 0xC000C000, 0xC100C100, 0xC100C100, 0xC100C100, 0xC100C100, 0xC200C200, 0xC200C200, 0xC200C200, 0xC200C200, 0xC300C300, 0xC300C300, 0xC300C300, 0xC300C300, 0xC400C400, 0xC400C400, 0xC400C400, 0xC400C400, 0xC500C500, 0xC500C500, 0xC500C500, 0xC500C500, 0xC600C600, 0xC600C600, 0xC600C600, 0xC600C600, 0xC700C700. 0xC700C700. 0xC700C700. 0xC700C700. 0xC800C800. 0xC800C800.



Gamut_Expansion_Gamma_Correction

0xC800C800, 0xC800C800, 0xC900C900, 0xC900C900, 0xC900C900, 0xC900C900, 0xCA00CA00, 0xCA00CA00, 0xCA00CA00, 0xCA00CA00, 0xCB00CB00, 0xCB00CB00, 0xCB00CB00, 0xCB00CB00, 0xCC00CC00, 0xCC00CC00, 0xCC00CC00, 0xCC00CC00, 0xCD00CD00, 0xCD00CD00, 0xCD00CD00, 0xCD00CD00, 0xCE00CE00, 0xCE00CE00, 0xCE00CE00, 0xCE00CE00, 0xCF00CF00, 0xCF00CF00, 0xCF00CF00, 0xCF00CF00, 0xD000D000, 0xD000D000, 0xD000D000, 0xD000D000, 0xD100D100, 0xD100D100, 0xD100D100, 0xD100D100, 0xD200D200, 0xD200D200, 0xD200D200, 0xD200D200, 0xD300D300, 0xD300D300, 0xD300D300, 0xD300D300, 0xD400D400, 0xD400D400, 0xD400D400, 0xD400D400, 0xD500D500, 0xD500D500, 0xD500D500, 0xD500D500, 0xD600D600, 0xD600D600, 0xD600D600, 0xD600D600, 0xD700D700, 0xD700D700, 0xD700D700, 0xD700D700, 0xD800D800, 0xD800D800, 0xD800D800, 0xD800D800, 0xD900D900, 0xD900D900, 0xD900D900, 0xD900D900, 0xDA00DA00, 0xDA00DA00, 0xDA00DA00, 0xDA00DA00, 0xDB00DB00, 0xDB00DB00, 0xDB00DB00, 0xDB00DB00, 0xDC00DC00, 0xDC00DC00, 0xDC00DC00, 0xDC00DC00, 0xDD00DD00, 0xDD00DD00, 0xDD00DD00, 0xDD00DD00, 0xDE00DE00, 0xDE00DE00, 0xDE00DE00, 0xDE00DE00, 0xDF00DF00, 0xDF00DF00, 0xDF00DF00, 0xDF00DF00, 0xE000E000, 0xE000E000, 0xE000E000, 0xE000E000, 0xE100E100, 0xE100E100, 0xE100E100, 0xE100E100, 0xE200E200, 0xE200E200, 0xE200E200, 0xE200E200, 0xE300E300, 0xE300E300, 0xE300E300. 0xE300E300. 0xE400E400. 0xE400E400. 0xE400E400. 0xE400E400. 0xE500E500, 0xE500E500, 0xE500E500, 0xE500E500, 0xE600E600, 0xE600E600, 0xE600E600, 0xE600E600, 0xE700E700, 0xE700E700, 0xE700E700, 0xE700E700, 0xE800E800, 0xE800E800, 0xE800E800, 0xE800E800, 0xE900E900, 0xE900E900, 0xE900E900, 0xE900E900, 0xEA00EA00, 0xEA00EA00, 0xEA00EA00, 0xEA00EA00, 0xEB00EB00, 0xEB00EB00, 0xEB00EB00, 0xEB00EB00, 0xEC00EC00, 0xEC00EC00, 0xEC00EC00, 0xEC00EC00, 0xED00ED00, 0xED00ED00, 0xED00ED00, 0xED00ED00, 0xEE00EE00, 0xEE00EE00, 0xEE00EE00, 0xEE00EE00, 0xEF00EF00, 0xEF00EF00, 0xEF00EF00, 0xEF00EF00, 0xF000F000, 0xF000F000, 0xF000F000, 0xF000F000, 0xF100F100, 0xF100F100, 0xF100F100, 0xF100F100, 0xF200F200, 0xF200F200, 0xF200F200, 0xF200F200, 0xF300F300, 0xF300F300, 0xF300F300, 0xF300F300, 0xF400F400, 0xF400F400, 0xF400F400, 0xF400F400, 0xF500F500, 0xF500F500, 0xF500F500, 0xF500F500, 0xF600F600, 0xF600F600, 0xF600F600, 0xF600F600, 0xF700F700, 0xF700F700, 0xF700F700, 0xF700F700, 0xF800F800, 0xF800F800, 0xF800F800, 0xF800F800, 0xF900F900, 0xF900F900, 0xF900F900, 0xF900F900, 0xFA00FA00, 0xFA00FA00, 0xFA00FA00, 0xFA00FA00, 0xFB00FB00, 0xFB00FB00, 0xFB00FB00, 0xFB00FB00, 0xFC00FC00, 0xFC00FC00, 0xFC00FC00, 0xFC00FC00, 0xFD00FD00, 0xFD00FD00, 0xFD00FD00, 0xFD00FD00, 0xFE00FE00, 0xFE00FE00, OxFEOOFEOO, OxFEOOFEOO, OxFFFFFFFF, OxFFFFFFFF, OxFFFFFFFF, OxFFFFFFFF

	Programming Notes						
Ţ	he default values follow	w the pattern	suggested b	y incomplet	e table belov		
	DWords	DWord 0	DWord 1	DWord 2	DWord 3		
	03 : Point[0]	00000000h	00000000h	00000000h	00000000h		
	47 : Point[1]	01000100h	01000100h	01000100h	01000100h		
	811 : Point[2]	02000200h	02000200h	02000200h	02000200h		
	1215 : Point[3]	03000300h	03000300h	03000300h	03000300h		
			···				



	Gam	ut_Expansion_Gamma_Correction				
10161019 : Point[2	10161019 : Point[254] fe00fe00h fe00fe00h fe00fe00h fe00fe00h					
10201023 : Point[2	255] ffffffff	h fffffffh fffffffh				
DWord	Bit	Description				
01	63:48	Inverse R-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
	47:32	Inverse Pixel Value 0				
		Default Value: 0000h				
		Format: U16				
	31:16	Inverse B-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
	15:0	Inverse G-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
23	63:48	Forward R-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
	47:32	Forward Pixel Value 0				
		Default Value: 0000h				
		Format: U16				
	31:16	Forward B-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
	15:0	Forward G-ch Gamma Corrected Value 0				
		Default Value: 0000h				
		Format: U16				
45	63:48	Inverse R-ch Gamma Corrected Value 1				
		Default Value: 0100h				
		Format: U16				
	47:32	Inverse Pixel Value 1				
		Default Value: 0100h				
		Format: U16				

	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Inverse B-ch Gamma Corrected Value 1		
		Default Value:	0100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 1	•	
		Default Value:	0100h	
		Format:	U16	
67	63:48	Forward R-ch Gamma Corrected Value 1	<u>, </u>	
		Default Value:	0100h	
		Format:	U16	
	47:32	Forward Pixel Value 1	<u>, </u>	
		Default Value:	0100h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 1		
		Default Value:	0100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 1		
		Default Value:	0100h	
		Format:	U16	
89	63:48	Inverse R-ch Gamma Corrected Value 2		
		Default Value:	0200h	
		Format:	U16	
	47:32	Inverse Pixel Value 2		
		Default Value:	0200h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 2	<u> </u>	
		Default Value:	0200h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 2		
		Default Value:	0200h	
		Format:	U16	
1011	63:48	Forward R-ch Gamma Corrected Value 2		
	33.10	Default Value:	0200h	
		Format:	U16	
	47:32	Forward Pixel Value 2		
	17.52	Default Value:	0200h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 2		
		Default Value:	0200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 2		
		Default Value:	0200h	
		Format:	U16	
1213	63:48	Inverse R-ch Gamma Corrected Value 3		
		Default Value:	0300h	
		Format:	U16	
	47:32	Inverse Pixel Value 3	<u> </u>	
		Default Value:	0300h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 3		
		Default Value:	0300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 3		
		Default Value:	0300h	
		Format:	U16	
1415	5 63:48	Forward R-ch Gamma Corrected Value 3		
		Default Value:	0300h	
		Format:	U16	
	47:32	Forward Pixel Value 3		
		Default Value:	0300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 3	-	
		Default Value:	0300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 3	I	
		Default Value:	0300h	
		Format:	U16	
1617	63:48	Inverse R-ch Gamma Corrected Value 4		
1017	05.40	Default Value:	0400h	
		Format:	U16	
	47:32	Inverse Pixel Value 4	1	
	41.52	Default Value:	0400h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Inverse B-ch Gamma Corrected Value 4		
		Default Value:	0400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 4		
		Default Value:	0400h	
		Format:	U16	
1819	63:48	Forward R-ch Gamma Corrected Value 4	, ,	
		Default Value:	0400h	
		Format:	U16	
	47:32	Forward Pixel Value 4	<u>'</u>	
		Default Value:	0400h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 4		
		Default Value:	0400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 4		
	15.0	Default Value:	0400h	
		Format:	U16	
2021	.21 63:48	Inverse R-ch Gamma Corrected Value 5		
		Default Value:	0500h	
		Format:	U16	
	47:32	Inverse Pixel Value 5		
		Default Value:	0500h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 5		
		Default Value:	0500h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 5		
		Default Value:	0500h	
		Format:	U16	
2223	63:48	Forward R-ch Gamma Corrected Value 5		
		Default Value:	0500h	
		Format:	U16	
	47:32	Forward Pixel Value 5		
		Default Value:	0500h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 5		
		Default Value:	0500h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 5	·	
		Default Value:	0500h	
		Format:	U16	
2425	63:48	Inverse R-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
	47:32	Inverse Pixel Value 6		
		Default Value:	0600h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
2627	63:48	Forward R-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
	47:32	Forward Pixel Value 6		
		Default Value:	0600h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 6		
		Default Value:	0600h	
		Format:	U16	
2829	63:48	Inverse R-ch Gamma Corrected Value 7		
55	33	Default Value:	0700h	
		Format:	U16	
	47:32	Inverse Pixel Value 7		
		Default Value:	0700h	
		Format:	U16	

	Gan	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 7		
		Default Value:	0700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 7	·	
		Default Value:	0700h	
		Format:	U16	
3031	63:48	Forward R-ch Gamma Corrected Value 7		
		Default Value:	0700h	
		Format:	U16	
	47:32	Forward Pixel Value 7		
		Default Value:	0700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 7		
		Default Value:	0700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 7		
		Default Value:	0700h	
		Format:	U16	
3233	63:48	Inverse R-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
	47:32	Inverse Pixel Value 8		
		Default Value:	0800h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
3435	63:48	Forward R-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
	47:32	Forward Pixel Value 8		
		Default Value:	0800h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 8		
		Default Value:	0800h	
		Format:	U16	
3637	63:48	Inverse R-ch Gamma Corrected Value 9		
		Default Value:	0900h	
		Format:	U16	
	47:32	Inverse Pixel Value 9	·	
		Default Value:	0900h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 9		
		Default Value:	0900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 9		
		Default Value:	0900h	
		Format:	U16	
3839	9 63:48	Forward R-ch Gamma Corrected Value 9		
		Default Value:	0900h	
		Format:	U16	
	47:32	Forward Pixel Value 9		
		Default Value:	0900h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 9		
		Default Value:	0900h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 9	I	
		Default Value:	0900h	
		Format:	U16	
4041	63:48	Inverse R-ch Gamma Corrected Value 10		
	05.10	Default Value:	0a00h	
		Format:	U16	
	47:32	Inverse Pixel Value 10		
	71.52	Default Value:	0a00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	rrection	
	31:16	Inverse B-ch Gamma Corrected Value 10	0	
		Default Value:	0a00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 1	0	
		Default Value:	0a00h	
		Format:	U16	
4243	63:48	Forward R-ch Gamma Corrected Value 1	10	
		Default Value:	0a00h	
		Format:	U16	
	47:32	Forward Pixel Value 10		
		Default Value:	0a00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 10		
		Default Value:	0a00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 10		
		Default Value:	0a00h	
		Format:	U16	
4445	63:48	Inverse R-ch Gamma Corrected Value 11		
		Default Value:	0b00h	
		Format:	U16	
	47:32	Inverse Pixel Value 11		
		Default Value:	0b00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 11		
		Default Value:	0b00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 1	1	
		Default Value:	0b00h	
		Format:	U16	
4647	63:48	Forward R-ch Gamma Corrected Value 11		
		Default Value:	0b00h	
		Format:	U16	
	47:32	Forward Pixel Value 11	·	
		Default Value:	0b00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 11		
		Default Value:	0b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 11		
		Default Value:	0b00h	
		Format:	U16	
4849	63:48	Inverse R-ch Gamma Corrected Value 12		
		Default Value:	0c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 12		
		Default Value:	0c00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 12		
		Default Value:	0c00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 12		
	.5.5	Default Value:	0c00h	
		Format:	U16	
5051	63:48	Forward R-ch Gamma Corrected Value 12		
		Default Value:	0c00h	
		Format:	U16	
	47:32	Forward Pixel Value 12		
		Default Value:	0c00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 12		
		Default Value:	0c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 12		
		Default Value:	0c00h	
		Format:	U16	
5253	63:48	Inverse R-ch Gamma Corrected Value 13		
	333	Default Value:	0d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 13		
		Default Value:	0d00h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Inverse B-ch Gamma Corrected Value 13		
		Default Value:	0d00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 13		
		Default Value:	0d00h	
		Format:	U16	
5455	63:48	Forward R-ch Gamma Corrected Value 13	3	
		Default Value:	0d00h	
		Format:	U16	
	47:32	Forward Pixel Value 13	<u> </u>	
		Default Value:	0d00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 13		
		Default Value:	0d00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 13		
		Default Value:	0d00h	
		Format:	U16	
5657	7 63:48	Inverse R-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
	47:32	Inverse Pixel Value 14		
		Default Value:	0e00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
5859	63:48	Forward R-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
	47:32	Forward Pixel Value 14	<u>'</u>	
		Default Value:	0e00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 14		
		Default Value:	0e00h	
		Format:	U16	
6061	63:48	Inverse R-ch Gamma Corrected Value 15		
		Default Value:	0f00h	
		Format:	U16	
	47:32	Inverse Pixel Value 15	·	
		Default Value:	0f00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 15	•	
		Default Value:	0f00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 15		
		Default Value:	0f00h	
		Format:	U16	
6263	63:48	Forward R-ch Gamma Corrected Value 15		
		Default Value:	0f00h	
		Format:	U16	
	47:32	Forward Pixel Value 15		
		Default Value:	0f00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 15		
		Default Value:	0f00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 15	<u> </u>	
		Default Value:	0f00h	
		Format:	U16	
6465	63:48	Inverse R-ch Gamma Corrected Value 16		
		Default Value:	1000h	
		Format:	U16	
	47:32	Inverse Pixel Value 16	•	
		Default Value:	1000h	
		Format:	U16	



		Inverse B-ch Gamma Corrected Value 1	
	31:16	Default Value: 1000h	
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 16	
		Default Value:	1000h
		Format:	U16
6667	63:48	Forward R-ch Gamma Corrected Value 16	
		Default Value:	1000h
		Format:	U16
	47:32	Forward Pixel Value 16	
		Default Value:	1000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	16
		Default Value:	1000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 16	
		Default Value:	1000h
		Format:	U16
6869	63:48	Inverse R-ch Gamma Corrected Value 17	
		Default Value:	1100h
		Format:	U16
	47:32	Inverse Pixel Value 17	
		Default Value:	1100h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	7
		Default Value:	1100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	7
		Default Value:	1100h
		Format:	U16
7071	63:48	Forward R-ch Gamma Corrected Value 17	
	300	Default Value:	1100h
		Format:	U16
	47:32	Forward Pixel Value 17	l l
	11.52	Default Value:	1100h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection
	31:16	Forward B-ch Gamma Corrected Value 17	
		Default Value:	1100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 17	
		Default Value:	1100h
		Format:	U16
7273	63:48	Inverse R-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
	47:32	Inverse Pixel Value 18	·
		Default Value:	1200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
7475	63:48	Forward R-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
	47:32	Forward Pixel Value 18	
		Default Value:	1200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 18	
		Default Value:	1200h
		Format:	U16
7677	63:48		
7077		Default Value:	1300h
		Format:	U16
	47:32	Inverse Pixel Value 19	
	17.52	Default Value:	1300h
		Format:	U16

	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 19	
		Default Value:	1300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 19	
		Default Value:	1300h
		Format:	U16
7879	63:48	Forward R-ch Gamma Corrected Value 19	
		Default Value:	1300h
		Format:	U16
	47:32	Forward Pixel Value 19	
		Default Value:	1300h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 19	
		Default Value:	1300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 19	
		Default Value:	1300h
		Format:	U16
8081	63:48	Inverse R-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
	47:32	Inverse Pixel Value 20	
		Default Value:	1400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
8283	63:48	Forward R-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
	47:32	Forward Pixel Value 20	
		Default Value:	1400h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 20	
		Default Value:	1400h
		Format:	U16
8485	63:48	Inverse R-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
	47:32	Inverse Pixel Value 21	
		Default Value:	1500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
8687	63:48	Forward R-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
	47:32	Forward Pixel Value 21	
		Default Value:	1500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 21	
		Default Value:	1500h
		Format:	U16
8889	63:48	Inverse R-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
	47:32	Inverse Pixel Value 22	1
		Default Value:	1600h
		Format:	U16

	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Inverse B-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
9091	63:48	Forward R-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
	47:32	Forward Pixel Value 22	
		Default Value:	1600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 22	
		Default Value:	1600h
		Format:	U16
9293	63:48	Inverse R-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
	47:32	Inverse Pixel Value 23	
		Default Value:	1700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
9495	63:48	Forward R-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
	47:32	Forward Pixel Value 23	<u> </u>
		Default Value:	1700h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 23	
		Default Value:	1700h
		Format:	U16
9697	63:48	Inverse R-ch Gamma Corrected Value 24	
		Default Value:	1800h
		Format:	U16
	47:32	Inverse Pixel Value 24	•
		Default Value:	1800h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 24	•
		Default Value:	1800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 24	
		Default Value:	1800h
		Format:	U16
9899	63:48	Forward R-ch Gamma Corrected Value 24	
		Default Value:	1800h
		Format:	U16
	47:32	Forward Pixel Value 24	
		Default Value:	1800h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 24	
		Default Value:	1800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 24	
		Default Value:	1800h
		Format:	U16
100101	63:48		
100101		Default Value:	1900h
		Format:	U16
	47:32	Inverse Pixel Value 25	<u> </u>
		Default Value:	1900h
		Format:	U16



		ut_Expansion_Gamma_Cor	
	31:16	Inverse B-ch Gamma Corrected Value 25	
		Default Value:	1900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 25	
		Default Value:	1900h
		Format:	U16
102103	63:48	Forward R-ch Gamma Corrected Value 2	5
		Default Value:	1900h
		Format:	U16
	47:32	Forward Pixel Value 25	
		Default Value:	1900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 2	5
		Default Value:	1900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 25	
		Default Value:	1900h
		Format:	U16
104105	63:48	Inverse R-ch Gamma Corrected Value 26	
		Default Value:	1a00h
		Format:	U16
	47:32	Inverse Pixel Value 26	
		Default Value:	1a00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 26	
		Default Value:	1a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 26	
		Default Value:	1a00h
		Format:	U16
106107	63:48	Forward R-ch Gamma Corrected Value 26	
		Default Value:	1a00h
		Format:	U16
	47:32	Forward Pixel Value 26	
		Default Value:	1a00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 26		
		Default Value:	1a00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 26		
		Default Value:	1a00h	
		Format:	U16	
108109	63:48	Inverse R-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
	47:32	Inverse Pixel Value 27		
		Default Value:	1b00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
110111	63:48	Forward R-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
	47:32	Forward Pixel Value 27		
		Default Value:	1b00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 27		
		Default Value:	1b00h	
		Format:	U16	
112113	63:48	Inverse R-ch Gamma Corrected Value 28		
		Default Value:	1c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 28		
		Default Value:	1c00h	
		Format:	U16	



	Gam	ut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 28	
		Default Value:	1c00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 28	
		Default Value:	1c00h
		Format:	U16
114115	63:48	Forward R-ch Gamma Corrected Value 28	3
		Default Value:	1c00h
		Format:	U16
	47:32	Forward Pixel Value 28	
		Default Value:	1c00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 28	
		Default Value:	1c00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 28	
		Default Value:	1c00h
		Format:	U16
116117	63:48	Inverse R-ch Gamma Corrected Value 29	
		Default Value:	1d00h
		Format:	U16
	47:32	Inverse Pixel Value 29	
		Default Value:	1d00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 29	
		Default Value:	1d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 29	
		Default Value:	1d00h
		Format:	U16
118119	63:48	Forward R-ch Gamma Corrected Value 29	
110113		Default Value:	1d00h
		Format:	U16
	47:32	Forward Pixel Value 29	
		Default Value:	1d00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ection
	31:16	Forward B-ch Gamma Corrected Value 29	
		Default Value:	1d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 29	
		Default Value:	1d00h
		Format:	U16
120121	63:48	Inverse R-ch Gamma Corrected Value 30	
		Default Value:	1e00h
		Format:	U16
	47:32	Inverse Pixel Value 30	
		Default Value:	1e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 30	
		Default Value:	1e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 30	
		Default Value:	1e00h
		Format:	U16
122123	63:48	Forward R-ch Gamma Corrected Value 30	
		Default Value:	1e00h
		Format:	U16
	47:32	Forward Pixel Value 30	
		Default Value:	1e00h
		Format:	U16
	31:16 Forward B-ch Gamma Corrected Value 30		
		Default Value:	1e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 30	
		Default Value:	1e00h
		Format:	U16
124125	63:48	Inverse R-ch Gamma Corrected Value 31	
		Default Value:	1f00h
		Format:	U16
	47:32	Inverse Pixel Value 31	
		Default Value:	1f00h
		Format:	U16

	Gam	nut_Expansion_Gamma_Corre	ection
	31:16	Inverse B-ch Gamma Corrected Value 31	
		Default Value:	1f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 31	
		Default Value:	1f00h
		Format:	U16
126127	63:48	Forward R-ch Gamma Corrected Value 31	•
		Default Value:	1f00h
		Format:	U16
	47:32	Forward Pixel Value 31	·
		Default Value:	1f00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 31	·
		Default Value:	1f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 31	
		Default Value:	1f00h
		Format:	U16
128129	63:48	:48 Inverse R-ch Gamma Corrected Value 32	
		Default Value:	2000h
		Format:	U16
	47:32	Inverse Pixel Value 32	
		Default Value:	2000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 32	
		Default Value:	2000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 32	
		Default Value:	2000h
		Format:	U16
130131	63:48	Forward R-ch Gamma Corrected Value 32	·
		Default Value:	2000h
		Format:	U16
	47:32	Forward Pixel Value 32	•
		Default Value:	2000h
		Format:	U16



	Gan	nut_Expansion_Gamma_Correc	ction	
	31:16	Forward B-ch Gamma Corrected Value 32		
		Default Value:	2000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 32	•	
		Default Value:	2000h	
		Format:	U16	
132133	63:48	Inverse R-ch Gamma Corrected Value 33	<u>'</u>	
		Default Value:	2100h	
		Format:	U16	
	47:32	Inverse Pixel Value 33		
		Default Value:	2100h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 33	-	
		Default Value:	2100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 33		
		Default Value:	2100h	
		Format:	U16	
134135	63:48	Forward R-ch Gamma Corrected Value 33		
		Default Value:	2100h	
		Format:	U16	
	47:32	Forward Pixel Value 33		
		Default Value:	2100h	
		Format:	U16	
	31:16			
		Default Value:	2100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 33		
		Default Value:	2100h	
		Format:	U16	
136137	63:48	Inverse R-ch Gamma Corrected Value 34	•	
		Default Value:	2200h	
		Format:	U16	
	47:32	Inverse Pixel Value 34	•	
		Default Value:	2200h	
		Format:	U16	

	31:16	Inverse B-ch Gamma Corrected Value 3	
	31.10	Default Value:	2200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 3	L
	15.0	Default Value:	2200h
		Format:	U16
138139	63:48	Forward R-ch Gamma Corrected Value	34
130133	03.10	Default Value:	2200h
		Format:	U16
	47:32	Forward Pixel Value 34	<u> </u>
		Default Value:	2200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	34
		Default Value:	2200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 34	
		Default Value:	2200h
		Format:	U16
140141	63:48	Inverse R-ch Gamma Corrected Value 35	
		Default Value:	2300h
		Format:	U16
	47:32	Inverse Pixel Value 35	
		Default Value:	2300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 3	5
		Default Value:	2300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 3	5
		Default Value:	2300h
		Format:	U16
142143	63:48	Forward R-ch Gamma Corrected Value	35
		Default Value:	2300h
		Format:	U16
	47:32	Forward Pixel Value 35	
		Default Value:	2300h



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 35		
		Default Value:	2300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 35		
		Default Value:	2300h	
		Format:	U16	
144145	63:48	Inverse R-ch Gamma Corrected Value 36		
		Default Value:	2400h	
		Format:	U16	
	47:32	Inverse Pixel Value 36	·	
		Default Value:	2400h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 36	·	
		Default Value:	2400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 36		
		Default Value:	2400h	
		Format:	U16	
146147	63:48	48 Forward R-ch Gamma Corrected Value 36		
		Default Value:	2400h	
		Format:	U16	
	47:32	Forward Pixel Value 36		
		Default Value:	2400h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 36	·	
		Default Value:	2400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 36	<u>'</u>	
		Default Value:	2400h	
		Format:	U16	
148149	63:48	Inverse R-ch Gamma Corrected Value 37	<u> </u>	
140143	03.40	Default Value:	2500h	
		Format:	U16	
	47:32	Inverse Pixel Value 37	<u> </u>	
		Default Value:	2500h	
		Format:	U16	

		nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 37	
		Default Value:	2500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 37	
		Default Value:	2500h
		Format:	U16
150151	63:48	Forward R-ch Gamma Corrected Value 37	,
		Default Value:	2500h
		Format:	U16
	47:32	Forward Pixel Value 37	
		Default Value:	2500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 37	,
		Default Value:	2500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 37	
		Default Value:	2500h
		Format:	U16
152153	63:48	Inverse R-ch Gamma Corrected Value 38	
		Default Value:	2600h
		Format:	U16
	47:32	Inverse Pixel Value 38	
		Default Value:	2600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 38	
		Default Value:	2600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 38	
		Default Value:	2600h
		Format:	U16
154155	63:48	Forward R-ch Gamma Corrected Value 38	}
		Default Value:	2600h
		Format:	U16
	47:32	Forward Pixel Value 38	<u>.</u>
		Default Value:	2600h
		Format:	U16



	Gan	nut_Expansion_Gamma_Correc	ction	
	31:16	Forward B-ch Gamma Corrected Value 38		
		Default Value:	2600h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 38		
		Default Value:	2600h	
		Format:	U16	
156157	63:48	Inverse R-ch Gamma Corrected Value 39	•	
		Default Value:	2700h	
		Format:	U16	
	47:32	Inverse Pixel Value 39		
		Default Value:	2700h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 39		
		Default Value:	2700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 39		
		Default Value:	2700h	
		Format:	U16	
158159	63:48	Forward R-ch Gamma Corrected Value 39		
		Default Value:	2700h	
		Format:	U16	
	47:32	Forward Pixel Value 39		
		Default Value:	2700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 39		
		Default Value:	2700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 39		
		Default Value:	2700h	
		Format:	U16	
160161	63:48	Inverse R-ch Gamma Corrected Value 40		
		Default Value:	2800h	
		Format:	U16	
	47:32	Inverse Pixel Value 40	<u> </u>	
		Default Value:	2800h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Inverse B-ch Gamma Corrected Value 40		
		Default Value:	2800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 40		
		Default Value:	2800h	
		Format:	U16	
162163	63:48	Forward R-ch Gamma Corrected Value 40	0	
		Default Value:	2800h	
		Format:	U16	
	47:32	Forward Pixel Value 40	·	
		Default Value:	2800h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 40	0	
		Default Value:	2800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 40		
		Default Value:	2800h	
		Format:	U16	
164165	63:48	Inverse R-ch Gamma Corrected Value 41		
		Default Value:	2900h	
		Format:	U16	
	47:32	Inverse Pixel Value 41		
		Default Value:	2900h	
		Format:	U16	
	31:16	16 Inverse B-ch Gamma Corrected Value 41		
		Default Value:	2900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 41	·	
		Default Value:	2900h	
		Format:	U16	
166167	63:48	Forward R-ch Gamma Corrected Value 4	 1	
		Default Value:	2900h	
		Format:	U16	
	47:32	Forward Pixel Value 41	·	
		Default Value:	2900h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 41	
		Default Value:	2900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 41	
		Default Value:	2900h
		Format:	U16
168169	63:48	Inverse R-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
	47:32	Inverse Pixel Value 42	
		Default Value:	2a00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
170171	63:48	Forward R-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
	47:32	Forward Pixel Value 42	
		Default Value:	2a00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 42	
		Default Value:	2a00h
		Format:	U16
172173	63:48	Inverse R-ch Gamma Corrected Value 43	
		Default Value:	2b00h
		Format:	U16
	47:32	Inverse Pixel Value 43	<u> </u>
		Default Value:	2b00h
		Format:	U16

	Gan	ut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 43	
		Default Value:	2b00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 43	3
		Default Value:	2b00h
		Format:	U16
174175	63:48	Forward R-ch Gamma Corrected Value 4	13
		Default Value:	2b00h
		Format:	U16
	47:32	Forward Pixel Value 43	
		Default Value:	2b00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 4	13
		Default Value:	2b00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 43	
		Default Value:	2b00h
		Format:	U16
176177	63:48	Inverse R-ch Gamma Corrected Value 44	
		Default Value:	2c00h
		Format:	U16
	47:32	Inverse Pixel Value 44	
		Default Value:	2c00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 44	1
		Default Value:	2c00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 44	4
		Default Value:	2c00h
		Format:	U16
178179	63:48	Forward R-ch Gamma Corrected Value 4	14
		Default Value:	2c00h
		Format:	U16
	47:32	Forward Pixel Value 44	<u> </u>
		Default Value:	2c00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 44		
		Default Value:	2c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 44		
		Default Value:	2c00h	
		Format:	U16	
180181	63:48	Inverse R-ch Gamma Corrected Value 45		
		Default Value:	2d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 45		
		Default Value:	2d00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 45	•	
		Default Value:	2d00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 45		
		Default Value:	2d00h	
		Format:	U16	
182183	63:48	Forward R-ch Gamma Corrected Value 45		
		Default Value:	2d00h	
		Format:	U16	
	47:32	Forward Pixel Value 45		
		Default Value:	2d00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 45		
		Default Value:	2d00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 45		
		Default Value:	2d00h	
		Format:	U16	
184185	63:48	Inverse R-ch Gamma Corrected Value 46		
	03.40	Default Value:	2e00h	
		Format:	U16	
	47:32	Inverse Pixel Value 46		
	17.52	Default Value:	2e00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 46	
		Default Value:	2e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 46	j
		Default Value:	2e00h
		Format:	U16
186187	63:48	Forward R-ch Gamma Corrected Value 4	6
		Default Value:	2e00h
		Format:	U16
	47:32	Forward Pixel Value 46	
		Default Value:	2e00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 4	6
		Default Value:	2e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 46	
		Default Value:	2e00h
		Format:	U16
188189	63:48	63:48 Inverse R-ch Gamma Corrected Value 47	
		Default Value:	2f00h
		Format:	U16
	47:32	Inverse Pixel Value 47	
		Default Value:	2f00h
		Format:	U16
	31:16 Inverse B-ch Gamma Corrected Value 47		1
		Default Value:	2f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 47	1
		Default Value:	2f00h
		Format:	U16
190191	63:48	Forward R-ch Gamma Corrected Value 4	7
		Default Value:	2f00h
		Format:	U16
	47:32	Forward Pixel Value 47	•
		Default Value:	2f00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 47		
		Default Value:	2f00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 47		
		Default Value:	2f00h	
		Format:	U16	
192193	63:48	Inverse R-ch Gamma Corrected Value 48		
		Default Value:	3000h	
		Format:	U16	
	47:32	Inverse Pixel Value 48	·	
		Default Value:	3000h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 48	•	
		Default Value:	3000h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 48		
		Default Value:	3000h	
		Format:	U16	
194195	63:48	4195 63:48 Forward R-ch Gamma Corrected Value 48		•
		Default Value:	3000h	
		Format:	U16	
	47:32	Forward Pixel Value 48		
		Default Value:	3000h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 48	·	
		Default Value:	3000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 48		
		Default Value:	3000h	
		Format:	U16	
196197	63:48	Inverse R-ch Gamma Corrected Value 49		
	33.10	Default Value:	3100h	
		Format:	U16	
	47:32	Inverse Pixel Value 49	<u>'</u>	
		Default Value:	3100h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 49		
		Default Value:	3100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 49		
		Default Value:	3100h	
		Format:	U16	
198199	63:48	Forward R-ch Gamma Corrected Value 49		
		Default Value:	3100h	
		Format:	U16	
	47:32	Forward Pixel Value 49	<u>.</u>	
		Default Value:	3100h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 49	<u>'</u>	
		Default Value:	3100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 49		
		Default Value:	3100h	
		Format:	U16	
200201	63:48	63:48 Inverse R-ch Gamma Corrected Value 50		
		Default Value:	3200h	
		Format:	U16	
	47:32	Inverse Pixel Value 50		
		Default Value:	3200h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 50	<u>'</u>	
		Default Value:	3200h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 50		
		Default Value:	3200h	
		Format:	U16	
202203	63:48	Forward R-ch Gamma Corrected Value 50		
		Default Value:	3200h	
		Format:	U16	
	47:32	Forward Pixel Value 50	<u>'</u>	
	,,,=	Default Value:	3200h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 50		
		Default Value:	3200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 50		
		Default Value:	3200h	
		Format:	U16	
204205	63:48	Inverse R-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
	47:32	Inverse Pixel Value 51		
		Default Value:	3300h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
206207	63:48	77 63:48 Forward R-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
	47:32	Forward Pixel Value 51		
		Default Value:	3300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 51		
		Default Value:	3300h	
		Format:	U16	
208209	63:48	Inverse R-ch Gamma Corrected Value 52		
		Default Value:	3400h	
		Format:	U16	
	47:32	Inverse Pixel Value 52		
		Default Value:	3400h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 52		
		Default Value:	3400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 52		
		Default Value:	3400h	
		Format:	U16	
210211	63:48	Forward R-ch Gamma Corrected Value 52	•	
		Default Value:	3400h	
		Format:	U16	
	47:32	Forward Pixel Value 52	·	
		Default Value:	3400h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 52		
		Default Value:	3400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 52		
		Default Value:	3400h	
		Format:	U16	
212213	63:48	63:48 Inverse R-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
	47:32	Inverse Pixel Value 53		
		Default Value:	3500h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
214215	63:48	Forward R-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
	47:32	Forward Pixel Value 53		
		Default Value:	3500h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Correc	ction	
	31:16	Forward B-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 53		
		Default Value:	3500h	
		Format:	U16	
216217	63:48	Inverse R-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
	47:32	Inverse Pixel Value 54		
		Default Value:	3600h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
218219	63:48	9 63:48 Forward R-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
	47:32	Forward Pixel Value 54		
		Default Value:	3600h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 54		
		Default Value:	3600h	
		Format:	U16	
220221	63:48	Inverse R-ch Gamma Corrected Value 55		
		Default Value:	3700h	
		Format:	U16	
	47:32	Inverse Pixel Value 55		
		Default Value:	3700h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 55		
		Default Value:	3700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 55		
		Default Value:	3700h	
		Format:	U16	
222223	63:48	Forward R-ch Gamma Corrected Value 55		
		Default Value:	3700h	
		Format:	U16	
	47:32	Forward Pixel Value 55	·	
		Default Value:	3700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 55	·	
		Default Value:	3700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 55		
		Default Value:	3700h	
		Format:	U16	
224225	63:48	4225 63:48 Inverse R-ch Gamma Corrected Value 56		
		Default Value:	3800h	
		Format:	U16	
	47:32	Inverse Pixel Value 56		
		Default Value:	3800h	
		Format:	U16	
	31:16 Inverse B-ch Gamma Corrected Value 56			
		Default Value:	3800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 56		
		Default Value:	3800h	
		Format:	U16	
226227	63:48	Forward R-ch Gamma Corrected Value 56		
		Default Value:	3800h	
		Format:	U16	
	47:32	Forward Pixel Value 56		
		Default Value:	3800h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Correc	ction
	31:16	Forward B-ch Gamma Corrected Value 56	
		Default Value:	3800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 56	
		Default Value:	3800h
		Format:	U16
228229	63:48	Inverse R-ch Gamma Corrected Value 57	,
		Default Value:	3900h
		Format:	U16
	47:32	Inverse Pixel Value 57	
		Default Value:	3900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 57	•
		Default Value:	3900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 57	
		Default Value:	3900h
		Format:	U16
230231	63:48	Forward R-ch Gamma Corrected Value 57	•
		Default Value:	3900h
		Format:	U16
	47:32	Forward Pixel Value 57	
		Default Value:	3900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 57	
		Default Value:	3900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 57	
		Default Value:	3900h
		Format:	U16
232233	63:48	Inverse R-ch Gamma Corrected Value 58	
		Default Value:	3a00h
		Format:	U16
	47:32	Inverse Pixel Value 58	•
		Default Value:	3a00h
		Format:	U16

	Gan	nut_Expansion_Gamma_Cor	rection	
	31:16	Inverse B-ch Gamma Corrected Value 58		
		Default Value:	3a00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 58		
		Default Value:	3a00h	
		Format:	U16	
234235	63:48	Forward R-ch Gamma Corrected Value 58	}	
		Default Value:	3a00h	
		Format:	U16	
	47:32	Forward Pixel Value 58		
		Default Value:	3a00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 58		
		Default Value:	3a00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 58		
		Default Value:	3a00h	
		Format:	U16	
236237	63:48	63:48 Inverse R-ch Gamma Corrected Value 59		
		Default Value:	3b00h	
		Format:	U16	
	47:32	Inverse Pixel Value 59		
		Default Value:	3b00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 59		
		Default Value:	3b00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 59		
		Default Value:	3b00h	
		Format:	U16	
238239	63:48	Forward R-ch Gamma Corrected Value 59)	
		Default Value:	3b00h	
		Format:	U16	
	47:32	Forward Pixel Value 59		
		Default Value:	3b00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 59		
		Default Value:	3b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 59		
		Default Value:	3b00h	
		Format:	U16	
240241	63:48	Inverse R-ch Gamma Corrected Value 60		
		Default Value:	3c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 60	·	
		Default Value:	3c00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 60		
		Default Value:	3c00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 60		
		Default Value:	3c00h	
		Format:	U16	
242243	63:48	42243 63:48 Forward R-ch Gamma Corrected Value		
		Default Value:	3c00h	
		Format:	U16	
	47:32	Forward Pixel Value 60		
		Default Value:	3c00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 60		
		Default Value:	3c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 60	1	
		Default Value:	3c00h	
		Format:	U16	
244245	63:48	Inverse R-ch Gamma Corrected Value 61		
	03.40	Default Value:	3d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 61		
	17.52	Default Value:	3d00h	
		Format:	U16	

	31:16	nut_Expansion_Gamma_Co Inverse B-ch Gamma Corrected Value 67	
	31.10	Default Value:	3d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 6	
	13.0	Default Value:	3d00h
		Format:	U16
246247	63:48	Forward R-ch Gamma Corrected Value 6	51
		Default Value:	3d00h
		Format:	U16
	47:32	Forward Pixel Value 61	
		Default Value:	3d00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 6	i1
		Default Value:	3d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 61	
		Default Value:	3d00h
		Format:	U16
248249	63:48	63:48 Inverse R-ch Gamma Corrected Value 62	
		Default Value:	3e00h
		Format:	U16
	47:32	Inverse Pixel Value 62	
		Default Value:	3e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 62	2
		Default Value:	3e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 62	2
		Default Value:	3e00h
		Format:	U16
250251	63:48	Forward R-ch Gamma Corrected Value 6	52
		Default Value:	3e00h
		Format:	U16
	47:32	Forward Pixel Value 62	
		Default Value:	3e00h



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 62		
		Default Value:	3e00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 62		
		Default Value:	3e00h	
		Format:	U16	
252253	63:48	Inverse R-ch Gamma Corrected Value 63		
		Default Value:	3f00h	
		Format:	U16	
	47:32	Inverse Pixel Value 63	·	
		Default Value:	3f00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 63	<u>'</u>	
		Default Value:	3f00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 63		
		Default Value:	3f00h	
		Format:	U16	
254255	63:48	54255 63:48 Forward R-ch Gamma Corrected Value 63		
		Default Value:	3f00h	
		Format:	U16	
	47:32	Forward Pixel Value 63		
		Default Value:	3f00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 63		
	31.10	Default Value:	3f00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 63	-	
		Default Value:	3f00h	
		Format:	U16	
256257	63:48	Inverse R-ch Gamma Corrected Value 64	_	
	03.40	Default Value:	4000h	
		Format:	U16	
	47:32	Inverse Pixel Value 64	l	
	17.52	Default Value:	4000h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 64		
		Default Value:	4000h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 64		
		Default Value:	4000h	
		Format:	U16	
258259	63:48	Forward R-ch Gamma Corrected Value 64		
		Default Value:	4000h	
		Format:	U16	
	47:32	Forward Pixel Value 64	<u>.</u>	
		Default Value:	4000h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 64	<u>, </u>	
		Default Value:	4000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 64		
		Default Value:	4000h	
		Format:	U16	
260261	63:48	0261 63:48 Inverse R-ch Gamma Corrected Value 65		
		Default Value:	4100h	
		Format:	U16	
	47:32	Inverse Pixel Value 65		
		Default Value:	4100h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 65		
		Default Value:	4100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 65		
	13.0	Default Value:	4100h	
		Format:	U16	
262263	63:48	Forward R-ch Gamma Corrected Value 65		
	03.40	Default Value:	4100h	
		Format:	U16	
	47:32	Forward Pixel Value 65	1	
	77.32	Default Value:	4100h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Correc	ction
	31:16	Forward B-ch Gamma Corrected Value 65	
		Default Value:	4100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 65	
		Default Value:	4100h
		Format:	U16
264265	63:48	Inverse R-ch Gamma Corrected Value 66	-
		Default Value:	4200h
		Format:	U16
	47:32	Inverse Pixel Value 66	-
		Default Value:	4200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 66	
		Default Value:	4200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 66	
		Default Value:	4200h
		Format:	U16
266267	63:48	8 Forward R-ch Gamma Corrected Value 66	
		Default Value:	4200h
		Format:	U16
	47:32	Forward Pixel Value 66	
		Default Value:	4200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 66	
		Default Value:	4200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 66	•
		Default Value:	4200h
		Format:	U16
268269	63:48	Inverse R-ch Gamma Corrected Value 67	•
200203	03.10	Default Value:	4300h
		Format:	U16
	47:32	Inverse Pixel Value 67	<u>.</u>
		Default Value:	4300h
		Format:	U16

	Gam	nut_Expansion_Gamma_Cori	rection	
	31:16	Inverse B-ch Gamma Corrected Value 67		
		Default Value:	4300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 67		
		Default Value:	4300h	
		Format:	U16	
270271	63:48	Forward R-ch Gamma Corrected Value 67		
		Default Value:	4300h	
		Format:	U16	
	47:32	Forward Pixel Value 67	·	
		Default Value:	4300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 67	·	
		Default Value:	4300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 67		
		Default Value:	4300h	
		Format:	U16	
272273	63:48	3 63:48 Inverse R-ch Gamma Corrected Value 68		·
		Default Value:	4400h	
		Format:	U16	
	47:32	Inverse Pixel Value 68		
		Default Value:	4400h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 68		
		Default Value:	4400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 68		
		Default Value:	4400h	
		Format:	U16	
274275	63:48	Forward R-ch Gamma Corrected Value 68		
		Default Value:	4400h	
		Format:	U16	
	47:32	Forward Pixel Value 68	·	
		Default Value:	4400h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 68		
		Default Value:	4400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 68		
		Default Value:	4400h	
		Format:	U16	
276277	63:48	Inverse R-ch Gamma Corrected Value 69		
		Default Value:	4500h	
		Format:	U16	
	47:32	Inverse Pixel Value 69		
		Default Value:	4500h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 69		
		Default Value:	4500h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 69		
		Default Value:	4500h	
		Format:	U16	
278279	63:48	Forward R-ch Gamma Corrected Value 69		
		Default Value:	4500h	
		Format:	U16	
	47:32	Forward Pixel Value 69		
		Default Value:	4500h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 69	1	
		Default Value:	4500h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 69	1	
		Default Value:	4500h	
		Format:	U16	
280281	63:48	Inverse R-ch Gamma Corrected Value 70		
	55.16	Default Value:	4600h	
		Format:	U16	
	47:32	Inverse Pixel Value 70		
	17.52	Default Value:	4600h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 70	
		Default Value:	4600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 70	
		Default Value:	4600h
		Format:	U16
282283	63:48	Forward R-ch Gamma Corrected Value 70	·
		Default Value:	4600h
		Format:	U16
	47:32	Forward Pixel Value 70	
		Default Value:	4600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 70	•
		Default Value:	4600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 70	
		Default Value:	4600h
		Format:	U16
284285	63:48	63:48 Inverse R-ch Gamma Corrected Value 71	
		Default Value:	4700h
		Format:	U16
	47:32	Inverse Pixel Value 71	
		Default Value:	4700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 71	
		Default Value:	4700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 71	
		Default Value:	4700h
		Format:	U16
286287	63:48	Forward R-ch Gamma Corrected Value 71	
		Default Value:	4700h
		Format:	U16
	47:32	Forward Pixel Value 71	·
		Default Value:	4700h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 71		
		Default Value:	4700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 71		
		Default Value:	4700h	
		Format:	U16	
288289	63:48	Inverse R-ch Gamma Corrected Value 72		
		Default Value:	4800h	
		Format:	U16	
	47:32	Inverse Pixel Value 72		
		Default Value:	4800h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 72		
		Default Value:	4800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 72		
		Default Value:	4800h	
		Format:	U16	
290291	63:48	63:48 Forward R-ch Gamma Corrected Value 72		<u> </u>
		Default Value:	4800h	
		Format:	U16	
	47:32	Forward Pixel Value 72		
		Default Value:	4800h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 72		
		Default Value:	4800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 72	,	
		Default Value:	4800h	
		Format:	U16	
292293	63:48	Inverse R-ch Gamma Corrected Value 73		
	03.40	Default Value:	4900h	
		Format:	U16	
	47:32	Inverse Pixel Value 73	<u> </u>	
		Default Value:	4900h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Inverse B-ch Gamma Corrected Value 73		
		Default Value:	4900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 73		
		Default Value:	4900h	
		Format:	U16	
294295	63:48	Forward R-ch Gamma Corrected Value 73		
		Default Value:	4900h	
		Format:	U16	
	47:32	Forward Pixel Value 73	·	
		Default Value:	4900h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 73	•	
		Default Value:	4900h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 73		
		Default Value:	4900h	
		Format:	U16	
296297	63:48	63:48 Inverse R-ch Gamma Corrected Value 74		
		Default Value:	4a00h	
		Format:	U16	
	47:32	Inverse Pixel Value 74		
		Default Value:	4a00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 74	·	
		Default Value:	4a00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 74		
		Default Value:	4a00h	
		Format:	U16	
298299	63:48	Forward R-ch Gamma Corrected Value 74	<u>'</u>	
	03.40	Default Value:	4a00h	
		Format:	U16	
	47:32	Forward Pixel Value 74		
	17.52	Default Value:	4a00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Forward B-ch Gamma Corrected Value 74		
		Default Value:	4a00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 74		
		Default Value:	4a00h	
		Format:	U16	
300301	63:48	Inverse R-ch Gamma Corrected Value 75		
		Default Value:	4b00h	
		Format:	U16	
	47:32	Inverse Pixel Value 75		
		Default Value:	4b00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 75	·	
		Default Value:	4b00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 75		
		Default Value:	4b00h	
		Format:	U16	
302303	63:48	03 63:48 Forward R-ch Gamma Corrected Value 75		
		Default Value:	4b00h	
		Format:	U16	
	47:32	Forward Pixel Value 75		
		Default Value:	4b00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 75	·	
		Default Value:	4b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 75		
		Default Value:	4b00h	
		Format:	U16	
304305	63:48	Inverse R-ch Gamma Corrected Value 76	<u>'</u>	
		Default Value:	4c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 76		
		Default Value:	4c00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Cor	rection	
	31:16	Inverse B-ch Gamma Corrected Value 76		
		Default Value:	4c00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 76		
		Default Value:	4c00h	
		Format:	U16	
306307	63:48	Forward R-ch Gamma Corrected Value 76		
		Default Value:	4c00h	
		Format:	U16	
	47:32	Forward Pixel Value 76		
		Default Value:	4c00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 76		
		Default Value:	4c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 76		
		Default Value:	4c00h	
		Format:	U16	
308309	63:48	63:48 Inverse R-ch Gamma Corrected Value 77		
		Default Value:	4d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 77		
		Default Value:	4d00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 77		
		Default Value:	4d00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 77		
		Default Value:	4d00h	
		Format:	U16	
310311	63:48	Forward R-ch Gamma Corrected Value 77	,	
		Default Value:	4d00h	
		Format:	U16	
	47:32	Forward Pixel Value 77	•	
		Default Value:	4d00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Corre	ection
	31:16	Forward B-ch Gamma Corrected Value 77	
		Default Value:	4d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 77	
		Default Value:	4d00h
		Format:	U16
312313	63:48	Inverse R-ch Gamma Corrected Value 78	
		Default Value:	4e00h
		Format:	U16
	47:32	Inverse Pixel Value 78	<u>, </u>
		Default Value:	4e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 78	<u> </u>
		Default Value:	4e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 78	
		Default Value:	4e00h
		Format:	U16
314315	63:48	Forward R-ch Gamma Corrected Value 78	
		Default Value:	4e00h
		Format:	U16
	47:32	Forward Pixel Value 78	
		Default Value:	4e00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 78	
		Default Value:	4e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 78	<u>'</u>
		Default Value:	4e00h
		Format:	U16
316317	63:48	Inverse R-ch Gamma Corrected Value 79	
		Default Value:	4f00h
		Format:	U16
	47:32	Inverse Pixel Value 79	<u>'</u>
		Default Value:	4f00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Inverse B-ch Gamma Corrected Value 79	
		Default Value:	4f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 79	
		Default Value:	4f00h
		Format:	U16
318319	63:48	Forward R-ch Gamma Corrected Value 79	·
		Default Value:	4f00h
		Format:	U16
	47:32	Forward Pixel Value 79	<u>.</u>
		Default Value:	4f00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 79	<u> </u>
		Default Value:	4f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 79	
		Default Value:	4f00h
		Format:	U16
320321	63:48	Inverse R-ch Gamma Corrected Value 80	<u> </u>
		Default Value:	5000h
		Format:	U16
	47:32	Inverse Pixel Value 80	
		Default Value:	5000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 80	•
		Default Value:	5000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 80	
		Default Value:	5000h
		Format:	U16
322323	63:48	Forward R-ch Gamma Corrected Value 80	<u>'</u>
	03.10	Default Value:	5000h
		Format:	U16
	47:32	Forward Pixel Value 80	
		Default Value:	5000h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 80		
		Default Value:	5000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 80		
		Default Value:	5000h	
		Format:	U16	
324325	63:48	Inverse R-ch Gamma Corrected Value 81		
		Default Value:	5100h	
		Format:	U16	
	47:32	Inverse Pixel Value 81	·	
		Default Value:	5100h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 81	•	
		Default Value:	5100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 81		
		Default Value:	5100h	
		Format:	U16	
326327	63:48	63:48 Forward R-ch Gamma Corrected Value 81		
		Default Value:	5100h	
		Format:	U16	
	47:32	Forward Pixel Value 81		
		Default Value:	5100h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 81	·	
		Default Value:	5100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 81		
		Default Value:	5100h	
		Format:	U16	
328329	63:48	Inverse R-ch Gamma Corrected Value 82	'	
	03.40	Default Value:	5200h	
		Format:	U16	
	47:32	Inverse Pixel Value 82	<u> </u>	
		Default Value:	5200h	
		Format:	U16	

		nut_Expansion_Gamma_Co	
	31:16	Inverse B-ch Gamma Corrected Value 8	•
		Default Value:	5200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 8	
		Default Value:	5200h
		Format:	U16
330331	63:48	Forward R-ch Gamma Corrected Value 8	82
		Default Value:	5200h
		Format:	U16
	47:32	Forward Pixel Value 82	
		Default Value:	5200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 8	82
		Default Value:	5200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 82	
		Default Value:	5200h
		Format:	U16
332333	63:48	8 Inverse R-ch Gamma Corrected Value 83	
		Default Value:	5300h
		Format:	U16
	47:32	Inverse Pixel Value 83	
		Default Value:	5300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 8	
		Default Value:	5300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 8	3
		Default Value:	5300h
		Format:	U16
334335	63:48	Forward R-ch Gamma Corrected Value	83
		Default Value:	5300h
		Format:	U16
	47:32	Forward Pixel Value 83	
		Default Value:	5300h
		Format:	U16



	Gam	nut_Expansion_Gamma_Correc	ction
	31:16	Forward B-ch Gamma Corrected Value 83	
		Default Value:	5300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 83	
		Default Value:	5300h
		Format:	U16
336337	63:48	Inverse R-ch Gamma Corrected Value 84	
		Default Value:	5400h
		Format:	U16
	47:32	Inverse Pixel Value 84	·
		Default Value:	5400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 84	•
		Default Value:	5400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 84	
		Default Value:	5400h
		Format:	U16
338339	63:48	63:48 Forward R-ch Gamma Corrected Value 84	
		Default Value:	5400h
		Format:	U16
	47:32	Forward Pixel Value 84	
		Default Value:	5400h
		Format:	U16
	31:16 Forward B-ch Gamma Corrected Value 84		
		Default Value:	5400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 84	
		Default Value:	5400h
		Format:	U16
340341	63:48	Inverse R-ch Gamma Corrected Value 85	
		Default Value:	5500h
		Format:	U16
	47:32	Inverse Pixel Value 85	
		Default Value:	5500h
		Format:	U16

	Gam	nut_Expansion_Gamma_Cori	rection
	31:16	Inverse B-ch Gamma Corrected Value 85	
		Default Value:	5500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 85	
		Default Value:	5500h
		Format:	U16
342343	63:48	Forward R-ch Gamma Corrected Value 85	·
		Default Value:	5500h
		Format:	U16
	47:32	Forward Pixel Value 85	·
		Default Value:	5500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 85	<u>'</u>
		Default Value:	5500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 85	
		Default Value:	5500h
		Format:	U16
344345	63:48	53:48 Inverse R-ch Gamma Corrected Value 86	
		Default Value:	5600h
		Format:	U16
	47:32	Inverse Pixel Value 86	
		Default Value:	5600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 86	<u> </u>
		Default Value:	5600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 86	-
		Default Value:	5600h
		Format:	U16
346347	63:48	Forward R-ch Gamma Corrected Value 86	
		Default Value:	5600h
		Format:	U16
	47:32	Forward Pixel Value 86	•
	,,,	Default Value:	5600h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ction	
	31:16	Forward B-ch Gamma Corrected Value 86		
		Default Value:	5600h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 86		
		Default Value:	5600h	
		Format:	U16	
348349	63:48	Inverse R-ch Gamma Corrected Value 87		
		Default Value:	5700h	
		Format:	U16	
	47:32	Inverse Pixel Value 87		
		Default Value:	5700h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 87	<u>.</u>	
		Default Value:	5700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 87		
		Default Value:	5700h	
		Format:	U16	
350351	63:48	63:48 Forward R-ch Gamma Corrected Value 87		
		Default Value:	5700h	
		Format:	U16	
	47:32	Forward Pixel Value 87		
		Default Value:	5700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 87		
		Default Value:	5700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 87		
	13.3	Default Value:	5700h	
		Format:	U16	
352353	63:48	Inverse R-ch Gamma Corrected Value 88	<u> </u>	
	03.40	Default Value:	5800h	
		Format:	U16	
	47:32	Inverse Pixel Value 88		
	17.52	Default Value:	5800h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 88	
		Default Value:	5800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 88	
		Default Value:	5800h
		Format:	U16
354355	63:48	Forward R-ch Gamma Corrected Value 88	3
		Default Value:	5800h
		Format:	U16
	47:32	Forward Pixel Value 88	
		Default Value:	5800h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 88	3
		Default Value:	5800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 88	
		Default Value:	5800h
		Format:	U16
356357	63:48	63:48 Inverse R-ch Gamma Corrected Value 89	
		Default Value:	5900h
		Format:	U16
	47:32	Inverse Pixel Value 89	
		Default Value:	5900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 89	
		Default Value:	5900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 89	
		Default Value:	5900h
		Format:	U16
358359	63:48	Forward R-ch Gamma Corrected Value 89)
555555		Default Value:	5900h
		Format:	U16
	47:32	Forward Pixel Value 89	
		Default Value:	5900h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 89	
		Default Value:	5900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 89	•
		Default Value:	5900h
		Format:	U16
360361	63:48	Inverse R-ch Gamma Corrected Value 90	·
		Default Value:	5a00h
		Format:	U16
	47:32	Inverse Pixel Value 90	
		Default Value:	5a00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 90	
		Default Value:	5a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 90	
		Default Value:	5a00h
		Format:	U16
362363	63:48	63:48 Forward R-ch Gamma Corrected Value 90	
		Default Value:	5a00h
		Format:	U16
	47:32	Forward Pixel Value 90	
		Default Value:	5a00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 90	
	36	Default Value:	5a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 90	
		Default Value:	5a00h
		Format:	U16
364365	63:48	Inverse R-ch Gamma Corrected Value 91	
		Default Value:	5b00h
		Format:	U16
	47:32	Inverse Pixel Value 91	<u>'</u>
	,,,	Default Value:	5b00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Cor	rection	
	31:16	Inverse B-ch Gamma Corrected Value 91		
		Default Value:	5b00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 91		
		Default Value:	5b00h	
		Format:	U16	
366367	63:48	Forward R-ch Gamma Corrected Value 91		
		Default Value:	5b00h	
		Format:	U16	
	47:32	Forward Pixel Value 91		
		Default Value:	5b00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 91		
		Default Value:	5b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 91		
		Default Value:	5b00h	
		Format:	U16	
368369	63:48	69 63:48 Inverse R-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 92		
		Default Value:	5c00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
370371	63:48	Forward R-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
	47:32	Forward Pixel Value 92		
		Default Value:	5c00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 92		
		Default Value:	5c00h	
		Format:	U16	
372373	63:48	Inverse R-ch Gamma Corrected Value 93		
		Default Value:	5d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 93		
		Default Value:	5d00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 93	·	
		Default Value:	5d00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 93		
		Default Value:	5d00h	
		Format:	U16	
374375	63:48	63:48 Forward R-ch Gamma Corrected Value 93		
		Default Value:	5d00h	
		Format:	U16	
	47:32	Forward Pixel Value 93		
		Default Value:	5d00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 93	·	
		Default Value:	5d00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 93	·	
		Default Value:	5d00h	
		Format:	U16	
376377	63:48	Inverse R-ch Gamma Corrected Value 94		
	03.40	Default Value:	5e00h	
		Format:	U16	
	47:32	Inverse Pixel Value 94		
		Default Value:	5e00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	rrection	
	31:16	Inverse B-ch Gamma Corrected Value 94		
		Default Value:	5e00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 94		
		Default Value:	5e00h	
		Format:	U16	
378379	63:48	Forward R-ch Gamma Corrected Value 9	4	
		Default Value:	5e00h	
		Format:	U16	
	47:32	Forward Pixel Value 94		
		Default Value:	5e00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 9	4	
		Default Value:	5e00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 94		
		Default Value:	5e00h	
		Format:	U16	
380381	63:48	81 63:48 Inverse R-ch Gamma Corrected Value 95		
		Default Value:	5f00h	
		Format:	U16	
	47:32	Inverse Pixel Value 95		
		Default Value:	5f00h	
		Format:	U16	
	31:16 Inverse B-ch Gamma Corrected Valu			
		Default Value:	5f00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 95		
		Default Value:	5f00h	
		Format:	U16	
382383	63:48	Forward R-ch Gamma Corrected Value 9	5	
		Default Value:	5f00h	
		Format:	U16	
	47:32	Forward Pixel Value 95	·	
		Default Value:	5f00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Correc	ction
	31:16	Forward B-ch Gamma Corrected Value 95	
		Default Value:	5f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 95	
		Default Value:	5f00h
		Format:	U16
384385	63:48	Inverse R-ch Gamma Corrected Value 96	•
		Default Value:	6000h
		Format:	U16
	47:32	Inverse Pixel Value 96	·
		Default Value:	6000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 96	•
		Default Value:	6000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 96	
		Default Value:	6000h
		Format:	U16
386387	63:48	63:48 Forward R-ch Gamma Corrected Value 96	
		Default Value:	6000h
		Format:	U16
	47:32	Forward Pixel Value 96	
		Default Value:	6000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 96	•
		Default Value:	6000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 96	•
		Default Value:	6000h
		Format:	U16
388389	63:48	Inverse R-ch Gamma Corrected Value 97	·
		Default Value:	6100h
		Format:	U16
	47:32	Inverse Pixel Value 97	•
		Default Value:	6100h
		Format:	U16

	Gam	nut_Expansion_Gamma_Cori	rection
	31:16	Inverse B-ch Gamma Corrected Value 97	
		Default Value:	6100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 97	
		Default Value:	6100h
		Format:	U16
390391	63:48	Forward R-ch Gamma Corrected Value 97	
		Default Value:	6100h
		Format:	U16
	47:32	Forward Pixel Value 97	
		Default Value:	6100h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 97	
		Default Value:	6100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 97	
		Default Value:	6100h
		Format:	U16
392393	63:48	63:48 Inverse R-ch Gamma Corrected Value 98	
		Default Value:	6200h
		Format:	U16
	47:32	Inverse Pixel Value 98	
		Default Value:	6200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 98	
		Default Value:	6200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 98	
		Default Value:	6200h
		Format:	U16
394395	63:48	Forward R-ch Gamma Corrected Value 98	
		Default Value:	6200h
		Format:	U16
	47:32	Forward Pixel Value 98	
		Default Value:	6200h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 98		
		Default Value:	6200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 98		
		Default Value:	6200h	
		Format:	U16	
396397	63:48	Inverse R-ch Gamma Corrected Value 99	·	
		Default Value:	6300h	
		Format:	U16	
	47:32	Inverse Pixel Value 99		
		Default Value:	6300h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 99		
		Default Value:	6300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 99		
		Default Value:	6300h	
		Format:	U16	
398399	63:48	63:48 Forward R-ch Gamma Corrected Value 99		
		Default Value:	6300h	
		Format:	U16	
	47:32	Forward Pixel Value 99		
		Default Value:	6300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 99		
		Default Value:	6300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 99		
		Default Value:	6300h	
		Format:	U16	
400401	63:48	Inverse R-ch Gamma Corrected Value 100		
400401		Default Value:	6400h	
		Format:	U16	
	47:32	Inverse Pixel Value 100		
	17.52	Default Value:	6400h	
		Format:	U16	



	31:16	ut_Expansion_Gamma_(Inverse B-ch Gamma Corrected Value	
	15:0	Default Value:	6400h
		Format:	U16
		Inverse G-ch Gamma Corrected Valu	
	13.0	Default Value:	6400h
		Format:	U16
402403	63:48	Forward R-ch Gamma Corrected Val	ue 100
		Default Value:	6400h
		Format:	U16
	47:32	Forward Pixel Value 100	·
		Default Value:	6400h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Val	ue 100
		Default Value:	6400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 100	
		Default Value:	6400h
		Format:	U16
404405	63:48	Inverse R-ch Gamma Corrected Value 101	
		Default Value:	6500h
		Format:	U16
	47:32	Inverse Pixel Value 101	
		Default Value:	6500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Valu	e 101
		Default Value:	6500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Valu	ie 101
		Default Value:	6500h
		Format:	U16
406407	63:48	Forward R-ch Gamma Corrected Val	ue 101
		Default Value:	6500h
		Format:	U16
	47:32	Forward Pixel Value 101	
		Default Value:	6500h



	Gan	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 101	
		Default Value:	6500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 101	
		Default Value:	6500h
		Format:	U16
408409	63:48	Inverse R-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
	47:32	Inverse Pixel Value 102	
		Default Value:	6600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
410411	63:48	Forward R-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
	47:32	Forward Pixel Value 102	
		Default Value:	6600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 102	
		Default Value:	6600h
		Format:	U16
412413	63:48	Inverse R-ch Gamma Corrected Value 103	
		Default Value:	6700h
		Format:	U16
	47:32	Inverse Pixel Value 103	
		Default Value:	6700h
		Format:	U16

	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 103	
		Default Value:	6700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 10	3
		Default Value:	6700h
		Format:	U16
414415	63:48	Forward R-ch Gamma Corrected Value 10)3
		Default Value:	6700h
		Format:	U16
	47:32	Forward Pixel Value 103	·
		Default Value:	6700h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 10)3
		Default Value:	6700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 103	
		Default Value:	6700h
		Format:	U16
416417	63:48	Inverse R-ch Gamma Corrected Value 104	
		Default Value:	6800h
		Format:	U16
	47:32	Inverse Pixel Value 104	
		Default Value:	6800h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 104	4
		Default Value:	6800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 10	4
		Default Value:	6800h
		Format:	U16
418419	63:48 Forward R-ch Gamma Corrected Value 104)4
		Default Value:	6800h
		Format:	U16
	47:32	Forward Pixel Value 104	·
		Default Value:	6800h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 104		
		Default Value:	6800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 104		
		Default Value:	6800h	
		Format:	U16	
420421	63:48	Inverse R-ch Gamma Corrected Value 105		
		Default Value:	6900h	
		Format:	U16	
	47:32	Inverse Pixel Value 105		
		Default Value:	6900h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 105	·	
		Default Value:	6900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 105		
		Default Value:	6900h	
		Format:	U16	
422423	63:48	Forward R-ch Gamma Corrected Value 105		
		Default Value:	6900h	
		Format:	U16	
	47:32	Forward Pixel Value 105		
		Default Value:	6900h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 105		
		Default Value:	6900h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 105		
		Default Value:	6900h	
		Format:	U16	
424425	63:48	Inverse R-ch Gamma Corrected Value 106		
12 1 123	331.10	Default Value:	6a00h	
		Format:	U16	
	47:32	Inverse Pixel Value 106		
		Default Value:	6a00h	
		Format:	U16	



	31:16	nut_Expansion_Gamma_C Inverse B-ch Gamma Corrected Value	
	31.10	Default Value:	6a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	<u> </u>
	15.0	Default Value:	6a00h
		Format:	U16
426427	63:48	Forward R-ch Gamma Corrected Value	106
		Default Value:	6a00h
		Format:	U16
	47:32	Forward Pixel Value 106	<u> </u>
		Default Value:	6a00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	e 106
		Default Value:	6a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 106	
		Default Value:	6a00h
		Format:	U16
128429	63:48	Inverse R-ch Gamma Corrected Value 107	
		Default Value:	6b00h
		Format:	U16
	47:32	Inverse Pixel Value 107	
		Default Value:	6b00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	107
		Default Value:	6b00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	107
		Default Value:	6b00h
		Format:	U16
130431	63:48	Forward R-ch Gamma Corrected Value	e 107
		Default Value:	6b00h
		Format:	U16
	47:32	Forward Pixel Value 107	
		Default Value:	6b00h



	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Forward B-ch Gamma Corrected Value 107		
		Default Value:	6b00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 10	7	
		Default Value:	6b00h	
		Format:	U16	
432433	63:48	Inverse R-ch Gamma Corrected Value 108	,	
		Default Value:	6c00h	
		Format:	U16	
	47:32	Inverse Pixel Value 108	<u> </u>	
		Default Value:	6c00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 108	<u> </u>	
		Default Value:	6c00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 108		
		Default Value:	6c00h	
		Format:	U16	
434435	63:48	Forward R-ch Gamma Corrected Value 108		
		Default Value:	6c00h	
		Format:	U16	
	47:32	Forward Pixel Value 108		
		Default Value:	6c00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 108	3	
		Default Value:	6c00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 108	8	
		Default Value:	6c00h	
		Format:	U16	
436437	63:48	Inverse R-ch Gamma Corrected Value 109	,	
130 137		Default Value:	6d00h	
		Format:	U16	
	47:32	Inverse Pixel Value 109		
		Default Value:	6d00h	
		Format:	U16	



	31:16	ut_Expansion_Gamma_C	
	31.10	Default Value:	6d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	
	13.0	Default Value:	6d00h
		Format:	U16
438439	63:48	Forward R-ch Gamma Corrected Valu	ıe 109
		Default Value:	6d00h
		Format:	U16
	47:32	Forward Pixel Value 109	
		Default Value:	6d00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Valu	ıe 109
		Default Value:	6d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 109	
		Default Value:	6d00h
		Format:	U16
440441	63:48	Inverse R-ch Gamma Corrected Value 110	
		Default Value:	6e00h
		Format:	U16
	47:32	Inverse Pixel Value 110	
		Default Value:	6e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	e 110
		Default Value:	6e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	e 110
		Default Value:	6e00h
		Format:	U16
442443	63:48	Forward R-ch Gamma Corrected Valu	ie 110
		Default Value:	6e00h
		Format:	U16
	47:32	Forward Pixel Value 110	
		Default Value:	6e00h



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 110	
		Default Value:	6e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 11	0
		Default Value:	6e00h
		Format:	U16
444445	63:48	Inverse R-ch Gamma Corrected Value 111	
		Default Value:	6f00h
		Format:	U16
	47:32	Inverse Pixel Value 111	<u>.</u>
		Default Value:	6f00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 111	
		Default Value:	6f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 111	
		Default Value:	6f00h
		Format:	U16
446447	63:48	Forward R-ch Gamma Corrected Value 111	
		Default Value:	6f00h
		Format:	U16
	47:32	Forward Pixel Value 111	
		Default Value:	6f00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 11	1
		Default Value:	6f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 11	1
		Default Value:	6f00h
		Format:	U16
448449	63:48	Inverse R-ch Gamma Corrected Value 112	<u> </u>
	05.40	Default Value:	7000h
		Format:	U16
	47:32	Inverse Pixel Value 112	
	52	Default Value:	7000h
		Format:	U16

	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 112	
		Default Value:	7000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 11	12
		Default Value:	7000h
		Format:	U16
450451	63:48	Forward R-ch Gamma Corrected Value 1	12
		Default Value:	7000h
		Format:	U16
	47:32	Forward Pixel Value 112	
		Default Value:	7000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	12
		Default Value:	7000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 112	
		Default Value:	7000h
		Format:	U16
452453	63:48	Inverse R-ch Gamma Corrected Value 113	
		Default Value:	7100h
		Format:	U16
	47:32	Inverse Pixel Value 113	
		Default Value:	7100h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 113	
		Default Value:	7100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 11	13
		Default Value:	7100h
		Format:	U16
454455	63:48	Forward R-ch Gamma Corrected Value 1	13
		Default Value:	7100h
		Format:	U16
	47:32	Forward Pixel Value 113	
		Default Value:	7100h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 113		
		Default Value:	7100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 113		
		Default Value:	7100h	
		Format:	U16	
456457	63:48	Inverse R-ch Gamma Corrected Value 114		
		Default Value:	7200h	
		Format:	U16	
	47:32	Inverse Pixel Value 114	·	
		Default Value:	7200h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 114		
		Default Value:	7200h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 114		
		Default Value:	7200h	
		Format:	U16	
458459	63:48	Forward R-ch Gamma Corrected Value 114		
		Default Value:	7200h	
		Format:	U16	
	47:32	Forward Pixel Value 114		
		Default Value:	7200h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 114		
		Default Value:	7200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 114	·	
		Default Value:	7200h	
		Format:	U16	
460461	63:48	Inverse R-ch Gamma Corrected Value 115		
400401	33.10	Default Value:	7300h	
		Format:	U16	
	47:32	Inverse Pixel Value 115	·	
		Default Value:	7300h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 115	
		Default Value:	7300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 115	
		Default Value:	7300h
		Format:	U16
462463	63:48	Forward R-ch Gamma Corrected Value 11	5
		Default Value:	7300h
		Format:	U16
	47:32	Forward Pixel Value 115	
		Default Value:	7300h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 11	5
		Default Value:	7300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 115	
		Default Value:	7300h
		Format:	U16
464465	63:48	3:48 Inverse R-ch Gamma Corrected Value 116	
		Default Value:	7400h
		Format:	U16
	47:32	Inverse Pixel Value 116	
		Default Value:	7400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 116	
		Default Value:	7400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 116	
		Default Value:	7400h
		Format:	U16
466467	63:48	Forward R-ch Gamma Corrected Value 11	6
		Default Value:	7400h
		Format:	U16
	47:32	Forward Pixel Value 116	
		Default Value:	7400h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Forward B-ch Gamma Corrected Value 116	
		Default Value:	7400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 116	
		Default Value:	7400h
		Format:	U16
468469	63:48	Inverse R-ch Gamma Corrected Value 1	17
		Default Value:	7500h
		Format:	U16
	47:32	Inverse Pixel Value 117	
		Default Value:	7500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	17
		Default Value:	7500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 117	
		Default Value:	7500h
		Format:	U16
470471	63:48	Forward R-ch Gamma Corrected Value 117	
		Default Value:	7500h
		Format:	U16
	47:32	Forward Pixel Value 117	
		Default Value:	7500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	117
		Default Value:	7500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 1	117
		Default Value:	7500h
		Format:	U16
472473	63:48	Inverse R-ch Gamma Corrected Value 1	18
	03.40	Default Value:	7600h
		Format:	U16
	47:32	Inverse Pixel Value 118	<u>'</u>
		Default Value:	7600h
		Format:	U16

	Gam	ut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 118	
		Default Value:	7600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	18
		Default Value:	7600h
		Format:	U16
474475	63:48	Forward R-ch Gamma Corrected Value	118
		Default Value:	7600h
		Format:	U16
	47:32	Forward Pixel Value 118	·
		Default Value:	7600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	118
		Default Value:	7600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 118	
		Default Value:	7600h
		Format:	U16
476477	63:48	Inverse R-ch Gamma Corrected Value 119	
		Default Value:	7700h
		Format:	U16
	47:32	Inverse Pixel Value 119	
		Default Value:	7700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	19
		Default Value:	7700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	19
		Default Value:	7700h
		Format:	U16
478479	63:48	Forward R-ch Gamma Corrected Value	 119
		Default Value:	7700h
		Format:	U16
	47:32	Forward Pixel Value 119	<u> </u>
		Default Value:	7700h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 119		
		Default Value:	7700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 119		
		Default Value:	7700h	
		Format:	U16	
480481	63:48	Inverse R-ch Gamma Corrected Value 120		
		Default Value:	7800h	
		Format:	U16	
	47:32	Inverse Pixel Value 120		
		Default Value:	7800h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 120		
		Default Value:	7800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 120		
		Default Value:	7800h	
		Format:	U16	
482483	63:48	Forward R-ch Gamma Corrected Value 120		
		Default Value:	7800h	
		Format:	U16	
	47:32	Forward Pixel Value 120		
		Default Value:	7800h	
		Format:	U16	
	31:16			
		Default Value:	7800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 120	<u> </u>	
		Default Value:	7800h	
		Format:	U16	
484485	63:48	Inverse R-ch Gamma Corrected Value 121		
	03.40	Default Value:	7900h	
		Format:	U16	
	47:32	Inverse Pixel Value 121	<u> </u>	
		Default Value:	7900h	
		Format:	U16	



		nut_Expansion_Gamma_Co	
	31:16	Inverse B-ch Gamma Corrected Value 1	
		Default Value:	7900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	121
		Default Value:	7900h
		Format:	U16
486487	63:48	Forward R-ch Gamma Corrected Value	121
		Default Value:	7900h
		Format:	U16
	47:32	Forward Pixel Value 121	
		Default Value:	7900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	121
		Default Value:	7900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 121	
		Default Value:	7900h
		Format:	U16
488489	63:48	Inverse R-ch Gamma Corrected Value 122	
		Default Value:	7a00h
		Format:	U16
	47:32	Inverse Pixel Value 122	
		Default Value:	7a00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	122
		Default Value:	7a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	122
		Default Value:	7a00h
		Format:	U16
490491	63:48	Forward R-ch Gamma Corrected Value	122
		Default Value:	7a00h
		Format:	U16
	47:32	Forward Pixel Value 122	<u> </u>
	,,,	Default Value:	7a00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Forward B-ch Gamma Corrected Value 122	
		Default Value:	7a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	122
		Default Value:	7a00h
		Format:	U16
492493	63:48	Inverse R-ch Gamma Corrected Value 1	23
		Default Value:	7b00h
		Format:	U16
	47:32	Inverse Pixel Value 123	
		Default Value:	7b00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	23
		Default Value:	7b00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 123	
		Default Value:	7b00h
		Format:	U16
494495	63:48	Forward R-ch Gamma Corrected Value 123	
		Default Value:	7b00h
		Format:	U16
	47:32	Forward Pixel Value 123	
		Default Value:	7b00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	123
		Default Value:	7b00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	123
		Default Value:	7b00h
		Format:	U16
496497	63:48	Inverse R-ch Gamma Corrected Value 1	24
		Default Value:	7c00h
		Format:	U16
	47:32	Inverse Pixel Value 124	<u>'</u>
		Default Value:	7c00h
		Format:	U16



	Gam	ut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 124	
		Default Value:	7c00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	124
		Default Value:	7c00h
		Format:	U16
498499	63:48	Forward R-ch Gamma Corrected Value	124
		Default Value:	7c00h
		Format:	U16
	47:32	Forward Pixel Value 124	
		Default Value:	7c00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	124
		Default Value:	7c00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 124	
		Default Value:	7c00h
		Format:	U16
500501	63:48	Inverse R-ch Gamma Corrected Value 125	
		Default Value:	7d00h
		Format:	U16
	47:32	Inverse Pixel Value 125	
		Default Value:	7d00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	125
		Default Value:	7d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	125
		Default Value:	7d00h
		Format:	U16
502503	63:48	Forward R-ch Gamma Corrected Value	125
		Default Value:	7d00h
		Format:	U16
	47:32	Forward Pixel Value 125	
		Default Value:	7d00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 125	
		Default Value:	7d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 12	25
		Default Value:	7d00h
		Format:	U16
504505	63:48	Inverse R-ch Gamma Corrected Value 12	6
		Default Value:	7e00h
		Format:	U16
	47:32	Inverse Pixel Value 126	·
		Default Value:	7e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 12	6
		Default Value:	7e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 126	
		Default Value:	7e00h
		Format:	U16
506507	63:48	Forward R-ch Gamma Corrected Value 126	
		Default Value:	7e00h
		Format:	U16
	47:32	Forward Pixel Value 126	
		Default Value:	7e00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 126	
		Default Value:	7e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 12	26
		Default Value:	7e00h
		Format:	U16
508509	63:48	Inverse R-ch Gamma Corrected Value 12	7
		Default Value:	7f00h
		Format:	U16
	47:32	Inverse Pixel Value 127	•
		Default Value:	7f00h
		Format:	U16

		ut_Expansion_Gamma_Co	
	31:16	Inverse B-ch Gamma Corrected Value 12	27
		Default Value:	7f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 127	
		Default Value:	7f00h
		Format:	U16
510511	63:48	Forward R-ch Gamma Corrected Value 1	27
		Default Value:	7f00h
		Format:	U16
	47:32	Forward Pixel Value 127	
		Default Value:	7f00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	27
		Default Value:	7f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 127	
		Default Value:	7f00h
		Format:	U16
512513	63:48	Inverse R-ch Gamma Corrected Value 128	
		Default Value:	8000h
		Format:	U16
	47:32	Inverse Pixel Value 128	
		Default Value:	8000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 12	28
		Default Value:	8000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 12	28
		Default Value:	8000h
		Format:	U16
514515	63:48	Forward R-ch Gamma Corrected Value 1	128
		Default Value:	8000h
		Format:	U16
	47:32	Forward Pixel Value 128	<u>'</u>
		Default Value:	8000h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 128		
		Default Value:	8000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 128		
		Default Value:	8000h	
		Format:	U16	
516517	63:48	Inverse R-ch Gamma Corrected Value 129		
		Default Value:	8100h	
		Format:	U16	
	47:32	Inverse Pixel Value 129	·	
		Default Value:	8100h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 129		
		Default Value:	8100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 129		
		Default Value:	8100h	
		Format:	U16	
518519	63:48	Forward R-ch Gamma Corrected Value 129		
		Default Value:	8100h	
		Format:	U16	
	47:32	Forward Pixel Value 129		
		Default Value:	8100h	
		Format:	U16	
	31:16			
		Default Value:	8100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 129		
		Default Value:	8100h	
		Format:	U16	
520521	63:48	Inverse R-ch Gamma Corrected Value 130		
	03.40	Default Value:	8200h	
		Format:	U16	
	47:32	Inverse Pixel Value 130		
		Default Value:	8200h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 13	30
		Default Value:	8200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 13	30
		Default Value:	8200h
		Format:	U16
522523	63:48	Forward R-ch Gamma Corrected Value 1	30
		Default Value:	8200h
		Format:	U16
	47:32	Forward Pixel Value 130	<u>.</u>
		Default Value:	8200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	30
		Default Value:	8200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 130	
		Default Value:	8200h
		Format:	U16
524525	63:48	Inverse R-ch Gamma Corrected Value 131	
		Default Value:	8300h
		Format:	U16
	47:32	Inverse Pixel Value 131	
		Default Value:	8300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 131	
		Default Value:	8300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 13	31
		Default Value:	8300h
		Format:	U16
526527	63:48		
		Default Value:	8300h
		Format:	U16
	47:32	Forward Pixel Value 131	
		Default Value:	8300h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 131	
		Default Value:	8300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 131	
		Default Value:	8300h
		Format:	U16
528529	63:48	Inverse R-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
	47:32	Inverse Pixel Value 132	
		Default Value:	8400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
530531	63:48	Forward R-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
	47:32	Forward Pixel Value 132	
		Default Value:	8400h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 132	
		Default Value:	8400h
		Format:	U16
532533	63:48	Inverse R-ch Gamma Corrected Value 133	1
	03.40	Default Value:	8500h
		Format:	U16
	47:32	Inverse Pixel Value 133	<u> </u>
		Default Value:	8500h
		Format:	U16

	Gan	nut_Expansion_Gamma_Cori	rection
	31:16	Inverse B-ch Gamma Corrected Value 133	
		Default Value:	8500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 133	
		Default Value:	8500h
		Format:	U16
534535	63:48	Forward R-ch Gamma Corrected Value 13	3
		Default Value:	8500h
		Format:	U16
	47:32	Forward Pixel Value 133	
		Default Value:	8500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 13	3
		Default Value:	8500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 133	
		Default Value:	8500h
		Format:	U16
536537	63:48	Inverse R-ch Gamma Corrected Value 134	
		Default Value:	8600h
		Format:	U16
	47:32	Inverse Pixel Value 134	
		Default Value:	8600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 134	
		Default Value:	8600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 134	
		Default Value:	8600h
		Format:	U16
538539	63:48	Forward R-ch Gamma Corrected Value 13	4
		Default Value:	8600h
		Format:	U16
	47:32	Forward Pixel Value 134	
		Default Value:	8600h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 134	
		Default Value:	8600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 134	
		Default Value:	8600h
		Format:	U16
540541	63:48	Inverse R-ch Gamma Corrected Value 135	
		Default Value:	8700h
		Format:	U16
	47:32	Inverse Pixel Value 135	
		Default Value:	8700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 135	
		Default Value:	8700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 135	
		Default Value:	8700h
		Format:	U16
542543	63:48	Forward R-ch Gamma Corrected Value 135	
		Default Value:	8700h
		Format:	U16
	47:32	Forward Pixel Value 135	
		Default Value:	8700h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 135	
		Default Value:	8700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 135	·
		Default Value:	8700h
		Format:	U16
544545	63:48	Inverse R-ch Gamma Corrected Value 136	
		Default Value:	8800h
		Format:	U16
	47:32	Inverse Pixel Value 136	
		Default Value:	8800h
		Format:	U16



		ut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 1	136
		Default Value:	8800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	136
		Default Value:	8800h
		Format:	U16
546547	63:48	Forward R-ch Gamma Corrected Value	136
		Default Value:	8800h
		Format:	U16
	47:32	Forward Pixel Value 136	
		Default Value:	8800h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	136
		Default Value:	8800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 136	
		Default Value:	8800h
		Format:	U16
548549	63:48	Inverse R-ch Gamma Corrected Value 137	
		Default Value:	8900h
		Format:	U16
	47:32	Inverse Pixel Value 137	
		Default Value:	8900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	137
		Default Value:	8900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	137
		Default Value:	8900h
		Format:	U16
550551	63:48	Forward R-ch Gamma Corrected Value	137
		Default Value:	8900h
		Format:	U16
	47:32	Forward Pixel Value 137	
		Default Value:	8900h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Forward B-ch Gamma Corrected Value 137	
		Default Value:	8900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	137
		Default Value:	8900h
		Format:	U16
552553	63:48	Inverse R-ch Gamma Corrected Value 1	138
		Default Value:	8a00h
		Format:	U16
	47:32	Inverse Pixel Value 138	
		Default Value:	8a00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	138
		Default Value:	8a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 138	
		Default Value:	8a00h
		Format:	U16
554555	63:48	Forward R-ch Gamma Corrected Value 138	
		Default Value:	8a00h
		Format:	U16
	47:32	Forward Pixel Value 138	
		Default Value:	8a00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 138	
		Default Value:	8a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 138	
		Default Value:	8a00h
		Format:	U16
556557	63:48	Inverse R-ch Gamma Corrected Value 1	139
		Default Value:	8b00h
		Format:	U16
	47:32	Inverse Pixel Value 139	
		Default Value:	8b00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 13	
		Default Value:	8b00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	39
		Default Value:	8b00h
		Format:	U16
558559	63:48	Forward R-ch Gamma Corrected Value	139
		Default Value:	8b00h
		Format:	U16
	47:32	Forward Pixel Value 139	·
		Default Value:	8b00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	139
		Default Value:	8b00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 139	
		Default Value:	8b00h
		Format:	U16
560561	63:48	Inverse R-ch Gamma Corrected Value 140	
		Default Value:	8c00h
		Format:	U16
	47:32	Inverse Pixel Value 140	
		Default Value:	8c00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 14	40
		Default Value:	8c00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	40
		Default Value:	8c00h
		Format:	U16
562563	63:48	Forward R-ch Gamma Corrected Value	140
	33.13	Default Value:	8c00h
		Format:	U16
	47:32	Forward Pixel Value 140	<u>.</u>
		Default Value:	8c00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cori	rection
	31:16	Forward B-ch Gamma Corrected Value 140	
		Default Value:	8c00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 14	0
		Default Value:	8c00h
		Format:	U16
564565	63:48	Inverse R-ch Gamma Corrected Value 141	·
		Default Value:	8d00h
		Format:	U16
	47:32	Inverse Pixel Value 141	·
		Default Value:	8d00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 141	·
		Default Value:	8d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 141	
		Default Value:	8d00h
		Format:	U16
566567	63:48	Forward R-ch Gamma Corrected Value 141	
		Default Value:	8d00h
		Format:	U16
	47:32	Forward Pixel Value 141	
		Default Value:	8d00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 141	
		Default Value:	8d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 14	1
		Default Value:	8d00h
		Format:	U16
568569	63:48	Inverse R-ch Gamma Corrected Value 142	
		Default Value:	8e00h
		Format:	U16
	47:32	Inverse Pixel Value 142	
		Default Value:	8e00h
		Format:	U16



		nut_Expansion_Gamma_Co	
	31:16	Inverse B-ch Gamma Corrected Value 1 Default Value:	8e00h
			U16
	1-0	Format:	<u>L</u>
	15:0	Inverse G-ch Gamma Corrected Value	
		Default Value:	8e00h
		Format:	U16
570571	63:48	Forward R-ch Gamma Corrected Value	
		Default Value:	8e00h
		Format:	U16
	47:32	Forward Pixel Value 142	T T
		Default Value:	8e00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 142	
		Default Value:	8e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 142	
		Default Value:	8e00h
		Format:	U16
572573	63:48	Inverse R-ch Gamma Corrected Value 143	
		Default Value:	8f00h
		Format:	U16
	47:32	Inverse Pixel Value 143	
		Default Value:	8f00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	143
		Default Value:	8f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	143
		Default Value:	8f00h
		Format:	U16
574575	63:48	Forward R-ch Gamma Corrected Value	143
		Default Value:	8f00h
		Format:	U16
	47:32	Forward Pixel Value 143	<u> </u>
		Default Value:	8f00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Forward B-ch Gamma Corrected Value 143		
		Default Value:	8f00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 143		
		Default Value:	8f00h	
		Format:	U16	
576577	63:48	Inverse R-ch Gamma Corrected Value 144		
		Default Value:	9000h	
		Format:	U16	
	47:32	Inverse Pixel Value 144		
		Default Value:	9000h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 144	·	
		Default Value:	9000h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 144		
		Default Value:	9000h	
		Format:	U16	
578579	63:48	Forward R-ch Gamma Corrected Value 144		
		Default Value:	9000h	
		Format:	U16	
	47:32	Forward Pixel Value 144		
		Default Value:	9000h	
		Format:	U16	
	31:16			
		Default Value:	9000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 144	1	
		Default Value:	9000h	
		Format:	U16	
580581	63:48	Inverse R-ch Gamma Corrected Value 145	<u> </u>	
	03.40	Default Value:	9100h	
		Format:	U16	
	47:32	Inverse Pixel Value 145	<u> </u>	
		Default Value:	9100h	
		Format:	U16	



	31:16	Gamut_Expansion_Gamma_Correction 1:16 Inverse B-ch Gamma Corrected Value 145	
	31.10	Default Value:	9100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	45
		Default Value:	9100h
		Format:	U16
582583	63:48	Forward R-ch Gamma Corrected Value	145
		Default Value:	9100h
		Format:	U16
	47:32	Forward Pixel Value 145	
		Default Value:	9100h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	145
		Default Value:	9100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 145	
		Default Value:	9100h
		Format:	U16
584585	63:48	Inverse R-ch Gamma Corrected Value 146	
		Default Value:	9200h
		Format:	U16
	47:32	Inverse Pixel Value 146	
		Default Value:	9200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	46
		Default Value:	9200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	46
		Default Value:	9200h
		Format:	U16
586587	63:48	Forward R-ch Gamma Corrected Value	146
		Default Value:	9200h
		Format:	U16
	47:32	Forward Pixel Value 146	
		Default Value:	9200h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 146		
		Default Value:	9200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 146		
		Default Value:	9200h	
		Format:	U16	
588589	63:48	Inverse R-ch Gamma Corrected Value 147		
		Default Value:	9300h	
		Format:	U16	
	47:32	Inverse Pixel Value 147		
		Default Value:	9300h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 147	·	
		Default Value:	9300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 147		
		Default Value:	9300h	
		Format:	U16	
590591	63:48	Forward R-ch Gamma Corrected Value 147		
		Default Value:	9300h	
		Format:	U16	
	47:32	Forward Pixel Value 147		
		Default Value:	9300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 147		
		Default Value:	9300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 147		
		Default Value:	9300h	
		Format:	U16	
592593	63:48	Inverse R-ch Gamma Corrected Value 148	•	
	03.40	Default Value:	9400h	
		Format:	U16	
	47:32	Inverse Pixel Value 148		
		Default Value:	9400h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 148	
		Default Value:	9400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 14	18
		Default Value:	9400h
		Format:	U16
594595	63:48	Forward R-ch Gamma Corrected Value 1	48
		Default Value:	9400h
		Format:	U16
	47:32	Forward Pixel Value 148	
		Default Value:	9400h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	48
		Default Value:	9400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 148	
		Default Value:	9400h
		Format:	U16
596597	63:48	Inverse R-ch Gamma Corrected Value 149	
		Default Value:	9500h
		Format:	U16
	47:32	Inverse Pixel Value 149	
		Default Value:	9500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 149	
		Default Value:	9500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 14	19
		Default Value:	9500h
		Format:	U16
598599	63:48	Forward R-ch Gamma Corrected Value 1	49
		Default Value:	9500h
		Format:	U16
	47:32	Forward Pixel Value 149	
		Default Value:	9500h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection
	31:16	Forward B-ch Gamma Corrected Value 149	
		Default Value:	9500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 149	
		Default Value:	9500h
		Format:	U16
600601	63:48	Inverse R-ch Gamma Corrected Value 150	
		Default Value:	9600h
		Format:	U16
	47:32	Inverse Pixel Value 150	
		Default Value:	9600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 150	
		Default Value:	9600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 150	
		Default Value:	9600h
		Format:	U16
602603	63:48	Forward R-ch Gamma Corrected Value 150	
		Default Value:	9600h
		Format:	U16
	47:32	Forward Pixel Value 150	
		Default Value:	9600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 150	
		Default Value:	9600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 150	·
		Default Value:	9600h
		Format:	U16
604605	63:48	Inverse R-ch Gamma Corrected Value 151	
		Default Value:	9700h
		Format:	U16
	47:32	Inverse Pixel Value 151	
	,,,=	Default Value:	9700h
		Format:	U16



	31:16	nut_Expansion_Gamma_C Inverse B-ch Gamma Corrected Value	
		Default Value:	9700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	• 151
		Default Value:	9700h
		Format:	U16
606607	63:48	Forward R-ch Gamma Corrected Valu	e 151
		Default Value:	9700h
		Format:	U16
	47:32	Forward Pixel Value 151	
		Default Value:	9700h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Valu	e 151
		Default Value:	9700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 151	
		Default Value:	9700h
		Format:	U16
608609	63:48	Inverse R-ch Gamma Corrected Value 152	
		Default Value:	9800h
		Format:	U16
	47:32	Inverse Pixel Value 152	
		Default Value:	9800h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	152
		Default Value:	9800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	152
		Default Value:	9800h
		Format:	U16
610611	63:48	Forward R-ch Gamma Corrected Value	e 152
		Default Value:	9800h
		Format:	U16
	47:32	Forward Pixel Value 152	
		Default Value:	9800h



	Gam	nut_Expansion_Gamma_Corr	rection	
	31:16	Forward B-ch Gamma Corrected Value 152		
		Default Value:	9800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 152		
		Default Value:	9800h	
		Format:	U16	
612613	63:48	Inverse R-ch Gamma Corrected Value 153		
		Default Value:	9900h	
		Format:	U16	
	47:32	Inverse Pixel Value 153	·	
		Default Value:	9900h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 153	·	
		Default Value:	9900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 153		
		Default Value:	9900h	
		Format:	U16	
614615	63:48	Forward R-ch Gamma Corrected Value 153		
		Default Value:	9900h	
		Format:	U16	
	47:32	Forward Pixel Value 153		
		Default Value:	9900h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 153		
		Default Value:	9900h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 15	3	
		Default Value:	9900h	
		Format:	U16	
616617	63:48	Inverse R-ch Gamma Corrected Value 154	<u> </u>	
	03.40	Default Value:	9a00h	
		Format:	U16	
	47:32	Inverse Pixel Value 154	<u>'</u>	
		Default Value:	9a00h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 154	
		Default Value:	9a00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	54
		Default Value:	9a00h
		Format:	U16
618619	63:48	Forward R-ch Gamma Corrected Value 1	154
		Default Value:	9a00h
		Format:	U16
	47:32	Forward Pixel Value 154	
		Default Value:	9a00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	154
		Default Value:	9a00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 154	
		Default Value:	9a00h
		Format:	U16
620621	63:48	Inverse R-ch Gamma Corrected Value 155	
		Default Value:	9b00h
		Format:	U16
	47:32	Inverse Pixel Value 155	
		Default Value:	9b00h
		Format:	U16
	31:16		
		Default Value:	9b00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	55
		Default Value:	9b00h
		Format:	U16
622623	63:48		
		Default Value:	9b00h
		Format:	U16
	47:32	Forward Pixel Value 155	<u>.</u>
		Default Value:	9b00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 15	55
		Default Value:	9b00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 15	55
		Default Value:	9b00h
		Format:	U16
624625	63:48	Inverse R-ch Gamma Corrected Value 156	6
		Default Value:	9c00h
		Format:	U16
	47:32	Inverse Pixel Value 156	
		Default Value:	9c00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 156	6
		Default Value:	9c00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 156	
		Default Value:	9c00h
		Format:	U16
626627	63:48	8 Forward R-ch Gamma Corrected Value 156	
		Default Value:	9c00h
		Format:	U16
	47:32	Forward Pixel Value 156	
		Default Value:	9c00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 15	56
		Default Value:	9c00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 15	56
		Default Value:	9c00h
		Format:	U16
628629	63:48	Inverse R-ch Gamma Corrected Value 157	7
		Default Value:	9d00h
		Format:	U16
	47:32	Inverse Pixel Value 157	
		Default Value:	9d00h
		Format:	U16

	Gan	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 1	57
		Default Value:	9d00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	157
		Default Value:	9d00h
		Format:	U16
630631	63:48	Forward R-ch Gamma Corrected Value	157
		Default Value:	9d00h
		Format:	U16
	47:32	Forward Pixel Value 157	<u> </u>
		Default Value:	9d00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	157
		Default Value:	9d00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 157	
		Default Value:	9d00h
		Format:	U16
632633	63:48	Inverse R-ch Gamma Corrected Value 158	
		Default Value:	9e00h
		Format:	U16
	47:32	Inverse Pixel Value 158	
		Default Value:	9e00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	58
		Default Value:	9e00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	158
		Default Value:	9e00h
		Format:	U16
634635	63:48		
		Default Value:	9e00h
		Format:	U16
	47:32	Forward Pixel Value 158	
	,,,	Default Value:	9e00h
		Format:	U16



	Gan	ut_Expansion_Gamma_Co	rrection
	31:16	Forward B-ch Gamma Corrected Value	158
		Default Value:	9e00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	158
		Default Value:	9e00h
		Format:	U16
636637	63:48	Inverse R-ch Gamma Corrected Value 1	59
		Default Value:	9f00h
		Format:	U16
	47:32	Inverse Pixel Value 159	
		Default Value:	9f00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	59
		Default Value:	9f00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 159	
		Default Value:	9f00h
		Format:	U16
638639	63:48	33:48 Forward R-ch Gamma Corrected Value 159	
		Default Value:	9f00h
		Format:	U16
	47:32	Forward Pixel Value 159	
		Default Value:	9f00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	159
		Default Value:	9f00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	159
		Default Value:	9f00h
		Format:	U16
640641	63:48	Inverse R-ch Gamma Corrected Value 1	60
		Default Value:	a000h
		Format:	U16
	47:32	Inverse Pixel Value 160	
		Default Value:	a000h
		Format:	U16

	Gam	ut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 160	
		Default Value:	a000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	60
		Default Value:	a000h
		Format:	U16
642643	63:48	Forward R-ch Gamma Corrected Value	160
		Default Value:	a000h
		Format:	U16
	47:32	Forward Pixel Value 160	·
		Default Value:	a000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	160
		Default Value:	a000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 160	
		Default Value:	a000h
		Format:	U16
644645	63:48	Inverse R-ch Gamma Corrected Value 161	
		Default Value:	a100h
		Format:	U16
	47:32	Inverse Pixel Value 161	
		Default Value:	a100h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 10	61
		Default Value:	a100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	61
		Default Value:	a100h
		Format:	U16
646647	63:48	Forward R-ch Gamma Corrected Value	 161
		Default Value:	a100h
		Format:	U16
	47:32	Forward Pixel Value 161	<u> </u>
	11.52	Default Value:	a100h
		Format:	U16



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 161	
		Default Value:	a100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 16	51
		Default Value:	a100h
		Format:	U16
648649	63:48	Inverse R-ch Gamma Corrected Value 162	2
		Default Value:	a200h
		Format:	U16
	47:32	Inverse Pixel Value 162	
		Default Value:	a200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 162	2
		Default Value:	a200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 162	
		Default Value:	a200h
		Format:	U16
650651	63:48	Forward R-ch Gamma Corrected Value 162	
		Default Value:	a200h
		Format:	U16
	47:32	Forward Pixel Value 162	
		Default Value:	a200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 162	
		Default Value:	a200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 16	52
		Default Value:	a200h
		Format:	U16
652653	63:48	Inverse R-ch Gamma Corrected Value 163	3
		Default Value:	a300h
		Format:	U16
	47:32	Inverse Pixel Value 163	<u> </u>
		Default Value:	a300h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 16	3
		Default Value:	a300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 16	3
		Default Value:	a300h
		Format:	U16
654655	63:48	Forward R-ch Gamma Corrected Value 1	63
		Default Value:	a300h
		Format:	U16
	47:32	Forward Pixel Value 163	
		Default Value:	a300h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	63
		Default Value:	a300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 163	
		Default Value:	a300h
		Format:	U16
656657	63:48	Inverse R-ch Gamma Corrected Value 164	
		Default Value:	a400h
		Format:	U16
	47:32	Inverse Pixel Value 164	
		Default Value:	a400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 164	
		Default Value:	a400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 16	64
		Default Value:	a400h
		Format:	U16
658659	63:48		
		Default Value:	a400h
		Format:	U16
	47:32	Forward Pixel Value 164	•
		Default Value:	a400h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 164	
		Default Value:	a400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 164	
		Default Value:	a400h
		Format:	U16
660661	63:48	Inverse R-ch Gamma Corrected Value 165	
		Default Value:	a500h
		Format:	U16
	47:32	Inverse Pixel Value 165	
		Default Value:	a500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 165	
		Default Value:	a500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 165	
		Default Value:	a500h
		Format:	U16
662663	63:48	Forward R-ch Gamma Corrected Value 165	
		Default Value:	a500h
		Format:	U16
	47:32	Forward Pixel Value 165	
		Default Value:	a500h
		Format:	U16
	31:16	1:16 Forward B-ch Gamma Corrected Value 165	
		Default Value:	a500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 165	5
		Default Value:	a500h
		Format:	U16
664665	63:48	Inverse R-ch Gamma Corrected Value 166	
		Default Value:	a600h
		Format:	U16
	47:32	Inverse Pixel Value 166	<u>'</u>
		Default Value:	a600h
		Format:	U16



	31:16	nut_Expansion_Gamma_Co	
	31.10	Default Value:	a600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	<u> </u>
	15.0	Default Value:	a600h
		Format:	U16
666667	63:48	Forward R-ch Gamma Corrected Value	I
000007	05.40	Default Value:	a600h
		Format:	U16
	47:32	Forward Pixel Value 166	12.12
	77.52	Default Value:	a600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	l .
	31.10	Default Value:	a600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 166	
		Default Value:	a600h
		Format:	U16
668669	63:48	Inverse R-ch Gamma Corrected Value 167	
		Default Value:	a700h
		Format:	U16
	47:32	Inverse Pixel Value 167	
		Default Value:	a700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	67
		Default Value:	a700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	67
		Default Value:	a700h
		Format:	U16
670671	63:48	Forward R-ch Gamma Corrected Value	167
		Default Value:	a700h
		Format:	U16
	47:32	Forward Pixel Value 167	
		Default Value:	a700h



	Gam	nut_Expansion_Gamma_Corr	rection
	31:16	Forward B-ch Gamma Corrected Value 16	7
		Default Value:	a700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 16	7
		Default Value:	a700h
		Format:	U16
672673	63:48	Inverse R-ch Gamma Corrected Value 168	
		Default Value:	a800h
		Format:	U16
	47:32	Inverse Pixel Value 168	
		Default Value:	a800h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 168	
		Default Value:	a800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 168	
		Default Value:	a800h
		Format:	U16
674675	63:48	8 Forward R-ch Gamma Corrected Value 168	
		Default Value:	a800h
		Format:	U16
	47:32	Forward Pixel Value 168	
		Default Value:	a800h
		Format:	U16
	31:16	31:16 Forward B-ch Gamma Corrected Value 168	
		Default Value:	a800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 16	8
		Default Value:	a800h
		Format:	U16
676677	63:48	Inverse R-ch Gamma Corrected Value 169	
	03.40	Default Value:	a900h
		Format:	U16
	47:32	Inverse Pixel Value 169	<u> </u>
		Default Value:	a900h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 16	59
		Default Value:	a900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 16	59
		Default Value:	a900h
		Format:	U16
678679	63:48	Forward R-ch Gamma Corrected Value 1	69
		Default Value:	a900h
		Format:	U16
	47:32	Forward Pixel Value 169	<u> </u>
		Default Value:	a900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	69
		Default Value:	a900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 169	
		Default Value:	a900h
		Format:	U16
680681	63:48	Inverse R-ch Gamma Corrected Value 170	
		Default Value:	aa00h
		Format:	U16
	47:32	Inverse Pixel Value 170	
		Default Value:	aa00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 17	70
		Default Value:	aa00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 17	70
		Default Value:	aa00h
		Format:	U16
682683	63:48 Forward R-ch Gamma Corrected Value 170		70
		Default Value:	aa00h
		Format:	U16
	47:32	Forward Pixel Value 170	
	,,,	Default Value:	aa00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 170	
		Default Value:	aa00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 170)
		Default Value:	aa00h
		Format:	U16
684685	63:48	Inverse R-ch Gamma Corrected Value 171	
		Default Value:	ab00h
		Format:	U16
	47:32	Inverse Pixel Value 171	
		Default Value:	ab00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 171	·
		Default Value:	ab00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 171	
		Default Value:	ab00h
		Format:	U16
686687	63:48	Forward R-ch Gamma Corrected Value 171	
		Default Value:	ab00h
		Format:	U16
	47:32	Forward Pixel Value 171	
		Default Value:	ab00h
		Format:	U16
	31:16	31:16 Forward B-ch Gamma Corrected Value 171	
		Default Value:	ab00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 171	
		Default Value:	ab00h
		Format:	U16
688689	63:48	Inverse R-ch Gamma Corrected Value 172	<u> </u>
000009	03.40	Default Value:	ac00h
		Format:	U16
	47:32	Inverse Pixel Value 172	ı
		Default Value:	ac00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 172	
		Default Value:	ac00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 17	72
		Default Value:	ac00h
		Format:	U16
690691	63:48	Forward R-ch Gamma Corrected Value 1	72
		Default Value:	ac00h
		Format:	U16
	47:32	Forward Pixel Value 172	<u> </u>
		Default Value:	ac00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	72
		Default Value:	ac00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 172	
		Default Value:	ac00h
		Format:	U16
692693	63:48	Inverse R-ch Gamma Corrected Value 173	
		Default Value:	ad00h
		Format:	U16
	47:32	Inverse Pixel Value 173	
		Default Value:	ad00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 17	/3
	31.10	Default Value:	ad00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 17	73
		Default Value:	ad00h
		Format:	U16
694695	63:48	Forward R-ch Gamma Corrected Value 1	73
		Default Value:	ad00h
		Format:	U16
	47:32	Forward Pixel Value 173	·
	,,,	Default Value:	ad00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection		
	31:16	Forward B-ch Gamma Corrected Value 173			
		Default Value:	ad00h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 173	Forward G-ch Gamma Corrected Value 173		
		Default Value:	ad00h		
		Format:	U16		
696697	63:48	Inverse R-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
	47:32	Inverse Pixel Value 174			
		Default Value:	ae00h		
		Format:	U16		
	31:16	Inverse B-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
	15:0	Inverse G-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
698699	63:48	63:48 Forward R-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
	47:32	Forward Pixel Value 174			
		Default Value:	ae00h		
		Format:	U16		
	31:16	16 Forward B-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 174			
		Default Value:	ae00h		
		Format:	U16		
700701	63:48	Inverse R-ch Gamma Corrected Value 175			
	03.40	Default Value:	af00h		
		Format:	U16		
	47:32	Inverse Pixel Value 175	<u> </u>		
		Default Value:	af00h		
		Format:	U16		



		ut_Expansion_Gamma_C	
	31:16	Inverse B-ch Gamma Corrected Value 175	
		Default Value:	af00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	e 175
		Default Value:	af00h
		Format:	U16
702703	63:48	Forward R-ch Gamma Corrected Valu	ue 175
		Default Value:	af00h
		Format:	U16
	47:32	Forward Pixel Value 175	
		Default Value:	af00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Valu	ue 175
		Default Value:	af00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 175	
		Default Value:	af00h
		Format:	U16
704705	63:48	Inverse R-ch Gamma Corrected Value 176	
		Default Value:	b000h
		Format:	U16
	47:32	Inverse Pixel Value 176	
		Default Value:	b000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	e 176
		Default Value:	b000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	e 176
		Default Value:	b000h
		Format:	U16
706707	63:48	Forward R-ch Gamma Corrected Valu	ue 176
		Default Value:	b000h
		Format:	U16
	47:32	Forward Pixel Value 176	<u>'</u>
		Default Value:	b000h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Forward B-ch Gamma Corrected Value 176		
		Default Value:	b000h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 176		
		Default Value:	b000h	
		Format:	U16	
708709	63:48	Inverse R-ch Gamma Corrected Value 17	7	
		Default Value:	b100h	
		Format:	U16	
	47:32	Inverse Pixel Value 177		
		Default Value:	b100h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 17	7	
		Default Value:	b100h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 177		
		Default Value:	b100h	
		Format:	U16	
710711	63:48	Forward R-ch Gamma Corrected Value 177		
		Default Value:	b100h	
		Format:	U16	
	47:32	Forward Pixel Value 177		
		Default Value:	b100h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 17	77	
		Default Value:	b100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 17	77	
		Default Value:	b100h	
		Format:	U16	
712713	63:48	Inverse R-ch Gamma Corrected Value 178	8	
		Default Value:	b200h	
		Format:	U16	
	47:32	Inverse Pixel Value 178	<u>'</u>	
		Default Value:	b200h	
		Format:	U16	

	31:16	nut_Expansion_Gamma_ Inverse B-ch Gamma Corrected Value	
	15:0	Default Value:	b200h
		Format:	U16
		Inverse G-ch Gamma Corrected Value	
	13.0	Default Value:	b200h
		Format:	U16
714715	63:48	Forward R-ch Gamma Corrected Va	lue 178
		Default Value:	b200h
		Format:	U16
	47:32	Forward Pixel Value 178	
		Default Value:	b200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Val	lue 178
		Default Value:	b200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 178	
		Default Value:	b200h
		Format:	U16
716717	63:48	Inverse R-ch Gamma Corrected Value 179	
		Default Value:	b300h
		Format:	U16
	47:32	Inverse Pixel Value 179	
		Default Value:	b300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Valu	ıe 179
		Default Value:	b300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	ue 179
		Default Value:	b300h
		Format:	U16
718719	63:48	Forward R-ch Gamma Corrected Va	lue 179
		Default Value:	b300h
		Format:	U16
	47:32	Forward Pixel Value 179	
		Default Value:	b300h



	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Forward B-ch Gamma Corrected Value 179		
		Default Value:	b300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 179		
		Default Value:	b300h	
		Format:	U16	
720721	63:48	Inverse R-ch Gamma Corrected Value 180		
		Default Value:	b400h	
		Format:	U16	
	47:32	Inverse Pixel Value 180		
		Default Value:	b400h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 180		
		Default Value:	b400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 180		
		Default Value:	b400h	
		Format:	U16	
722723	63:48	Forward R-ch Gamma Corrected Value 180		
		Default Value:	b400h	
		Format:	U16	
	47:32	Forward Pixel Value 180		
		Default Value:	b400h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 18	0	
		Default Value:	b400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 18	30	
		Default Value:	b400h	
		Format:	U16	
724725	63:48	Inverse R-ch Gamma Corrected Value 181	,	
	03.40	Default Value:	b500h	
		Format:	U16	
	47:32	Inverse Pixel Value 181	<u> </u>	
		Default Value:	b500h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 181	
		Default Value:	b500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	81
		Default Value:	b500h
		Format:	U16
726727	63:48	Forward R-ch Gamma Corrected Value	181
		Default Value:	b500h
		Format:	U16
	47:32	Forward Pixel Value 181	
		Default Value:	b500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	181
		Default Value:	b500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 181	
		Default Value:	b500h
		Format:	U16
728729	63:48	Inverse R-ch Gamma Corrected Value 182	
		Default Value:	b600h
		Format:	U16
	47:32	Inverse Pixel Value 182	
		Default Value:	b600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	82
		Default Value:	b600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	82
		Default Value:	b600h
		Format:	U16
730731	63:48	Forward R-ch Gamma Corrected Value	182
		Default Value:	b600h
		Format:	U16
	47:32	Forward Pixel Value 182	
		Default Value:	b600h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Forward B-ch Gamma Corrected Value 182		
		Default Value:	b600h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 18	2	
		Default Value:	b600h	
		Format:	U16	
732733	63:48	Inverse R-ch Gamma Corrected Value 183	}	
		Default Value:	b700h	
		Format:	U16	
	47:32	Inverse Pixel Value 183		
		Default Value:	b700h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 183		
		Default Value:	b700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 183		
		Default Value:	b700h	
		Format:	U16	
734735	63:48	Forward R-ch Gamma Corrected Value 183		
		Default Value:	b700h	
		Format:	U16	
	47:32	Forward Pixel Value 183		
		Default Value:	b700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 18	3	
		Default Value:	b700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 18	33	
		Default Value:	b700h	
		Format:	U16	
736737	63:48	Inverse R-ch Gamma Corrected Value 184		
	03.10	Default Value:	b800h	
		Format:	U16	
	47:32	Inverse Pixel Value 184		
		Default Value:	b800h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_C	orrection
	31:16	Inverse B-ch Gamma Corrected Value 184	
		Default Value:	b800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	184
		Default Value:	b800h
		Format:	U16
738739	63:48	Forward R-ch Gamma Corrected Value	184
		Default Value:	b800h
		Format:	U16
	47:32	Forward Pixel Value 184	
		Default Value:	b800h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	e 184
		Default Value:	b800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 184	
		Default Value:	b800h
		Format:	U16
740741	63:48	Inverse R-ch Gamma Corrected Value 185	
		Default Value:	b900h
		Format:	U16
	47:32	Inverse Pixel Value 185	
		Default Value:	b900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	185
		Default Value:	b900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	185
		Default Value:	b900h
		Format:	U16
742743	63:48	Forward R-ch Gamma Corrected Value	e 185
		Default Value:	b900h
		Format:	U16
	47:32	Forward Pixel Value 185	•
		Default Value:	b900h
		Format:	U16



		nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 185	
		Default Value:	b900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 18	35
		Default Value:	b900h
		Format:	U16
744745	63:48	Inverse R-ch Gamma Corrected Value 186	5
		Default Value:	ba00h
		Format:	U16
	47:32	Inverse Pixel Value 186	
		Default Value:	ba00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 186	5
		Default Value:	ba00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 186	
		Default Value:	ba00h
		Format:	U16
746747	63:48	Forward R-ch Gamma Corrected Value 186	
		Default Value:	ba00h
		Format:	U16
	47:32	Forward Pixel Value 186	
		Default Value:	ba00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 18	36
		Default Value:	ba00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 18	36
		Default Value:	ba00h
		Format:	U16
748749	63:48	Inverse R-ch Gamma Corrected Value 187	7
		Default Value:	bb00h
		Format:	U16
	47:32	Inverse Pixel Value 187	
		Default Value:	bb00h
		Format:	U16

	31:16	nut_Expansion_Gamma_Co	
	31.10	Default Value:	bb00h
		Format:	U16
	15.0		
	15:0	Inverse G-ch Gamma Corrected Value 1	bb00h
		Default Value:	
		Format:	U16
750751	63:48	Forward R-ch Gamma Corrected Value	
		Default Value:	bb00h
		Format:	U16
	47:32	Forward Pixel Value 187	1
		Default Value:	bb00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	187
		Default Value:	bb00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 187	
		Default Value:	bb00h
		Format:	U16
752753	63:48	Inverse R-ch Gamma Corrected Value 188	
		Default Value:	bc00h
		Format:	U16
	47:32	Inverse Pixel Value 188	
		Default Value:	bc00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	88
		Default Value:	bc00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 1	188
		Default Value:	bc00h
		Format:	U16
 754755	63:48	Forward R-ch Gamma Corrected Value	188
33	333	Default Value:	bc00h
		Format:	U16
	47:32	Forward Pixel Value 188	1
	17.52	Default Value:	bc00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Forward B-ch Gamma Corrected Value 188	
		Default Value:	bc00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	188
		Default Value:	bc00h
		Format:	U16
756757	63:48	Inverse R-ch Gamma Corrected Value 1	189
		Default Value:	bd00h
		Format:	U16
	47:32	Inverse Pixel Value 189	
		Default Value:	bd00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 1	189
		Default Value:	bd00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 189	
		Default Value:	bd00h
		Format:	U16
758759	63:48	3:48 Forward R-ch Gamma Corrected Value 189	
		Default Value:	bd00h
		Format:	U16
	47:32	Forward Pixel Value 189	
		Default Value:	bd00h
		Format:	U16
	31:16		
		Default Value:	bd00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	189
		Default Value:	bd00h
		Format:	U16
760761	63:48	Inverse R-ch Gamma Corrected Value 1	190
	03.40	Default Value:	be00h
		Format:	U16
	47:32	Inverse Pixel Value 190	l .
	17.52	Default Value:	be00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 190	
		Default Value:	be00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	190
		Default Value:	be00h
		Format:	U16
762763	63:48	Forward R-ch Gamma Corrected Value	190
		Default Value:	be00h
		Format:	U16
	47:32	Forward Pixel Value 190	
		Default Value:	be00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	190
		Default Value:	be00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 190	
		Default Value:	be00h
		Format:	U16
764765	63:48	Inverse R-ch Gamma Corrected Value 191	
		Default Value:	bf00h
		Format:	U16
	47:32	Inverse Pixel Value 191	
		Default Value:	bf00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	191
		Default Value:	bf00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	191
		Default Value:	bf00h
		Format:	U16
766767	63:48	Forward R-ch Gamma Corrected Value	191
		Default Value:	bf00h
		Format:	U16
	47:32	Forward Pixel Value 191	·
		Default Value:	bf00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 191	
		Default Value:	bf00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 19	
		Default Value:	bf00h
		Format:	U16
768769	63:48	Inverse R-ch Gamma Corrected Value 192	
		Default Value:	c000h
		Format:	U16
	47:32	Inverse Pixel Value 192	
		Default Value:	c000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 192	
		Default Value:	c000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 192	
		Default Value:	c000h
		Format:	U16
770771	63:48	Forward R-ch Gamma Corrected Value 192	
		Default Value:	c000h
		Format:	U16
	47:32	Forward Pixel Value 192	
		Default Value:	c000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 192	2
		Default Value:	c000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 192	2
		Default Value:	c000h
		Format:	U16
772773	63:48	Inverse R-ch Gamma Corrected Value 193	•
	03.40	Default Value:	c100h
		Format:	U16
	47:32	Inverse Pixel Value 193	<u>'</u>
		Default Value:	c100h
		Format:	U16

	Gam	nut_Expansion_Gamma_Con	rection
	31:16	Inverse B-ch Gamma Corrected Value 193	
		Default Value:	c100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 19	3
		Default Value:	c100h
		Format:	U16
774775	63:48	Forward R-ch Gamma Corrected Value 19	93
		Default Value:	c100h
		Format:	U16
	47:32	Forward Pixel Value 193	<u> </u>
		Default Value:	c100h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 19	93
		Default Value:	c100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 193	
		Default Value:	c100h
		Format:	U16
776777	63:48	Inverse R-ch Gamma Corrected Value 194	
		Default Value:	c200h
		Format:	U16
	47:32	Inverse Pixel Value 194	
		Default Value:	c200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 19	4
		Default Value:	c200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 19	4
		Default Value:	c200h
		Format:	U16
778779	63:48	Forward R-ch Gamma Corrected Value 19	94
		Default Value:	c200h
		Format:	U16
	47:32	Forward Pixel Value 194	
		Default Value:	c200h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 194	
		Default Value:	c200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 194	
		Default Value:	c200h
		Format:	U16
780781	63:48	Inverse R-ch Gamma Corrected Value 195	
		Default Value:	c300h
		Format:	U16
	47:32	Inverse Pixel Value 195	
		Default Value:	c300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 195	
		Default Value:	c300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 195	
		Default Value:	c300h
		Format:	U16
782783	63:48	Forward R-ch Gamma Corrected Value 195	
		Default Value:	c300h
		Format:	U16
	47:32	Forward Pixel Value 195	
		Default Value:	c300h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 195	
		Default Value:	c300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 19	5
		Default Value:	c300h
		Format:	U16
784785	63:48	Inverse R-ch Gamma Corrected Value 196	
		Default Value:	c400h
		Format:	U16
	47:32	Inverse Pixel Value 196	
		Default Value:	c400h
		Format:	U16



	Gam	ut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 196	
		Default Value:	c400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 196	
		Default Value:	c400h
		Format:	U16
786787	63:48	Forward R-ch Gamma Corrected Value 1	96
		Default Value:	c400h
		Format:	U16
	47:32	Forward Pixel Value 196	
		Default Value:	c400h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 1	96
		Default Value:	c400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 196	
		Default Value:	c400h
		Format:	U16
788789	63:48	Inverse R-ch Gamma Corrected Value 197	
		Default Value:	c500h
		Format:	U16
	47:32	Inverse Pixel Value 197	
		Default Value:	c500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 19	97
		Default Value:	c500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 19	97
		Default Value:	c500h
		Format:	U16
790791	63:48	Forward R-ch Gamma Corrected Value 1	97
		Default Value:	c500h
		Format:	U16
	47:32	Forward Pixel Value 197	
		Default Value:	c500h
		Format:	U16



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 197	
		Default Value:	c500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 19)7
		Default Value:	c500h
		Format:	U16
792793	63:48	Inverse R-ch Gamma Corrected Value 198	3
		Default Value:	c600h
		Format:	U16
	47:32	Inverse Pixel Value 198	
		Default Value:	c600h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 198	3
		Default Value:	c600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 198	
		Default Value:	c600h
		Format:	U16
794795	63:48	Forward R-ch Gamma Corrected Value 198	
		Default Value:	c600h
		Format:	U16
	47:32	Forward Pixel Value 198	
		Default Value:	c600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 198	
		Default Value:	c600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 19	8
		Default Value:	c600h
		Format:	U16
796797	63:48	Inverse R-ch Gamma Corrected Value 199	
7505		Default Value:	c700h
		Format:	U16
	47:32	Inverse Pixel Value 199	
		Default Value:	c700h
		Format:	U16



	31:16	nut_Expansion_Gamma_C Inverse B-ch Gamma Corrected Value	
	31.10	Default Value:	c700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	<u> </u>
	15.0	Default Value:	c700h
		Format:	U16
798799	63:48	Forward R-ch Gamma Corrected Valu	<u> </u>
750755	03.10	Default Value:	c700h
		Format:	U16
	47:32	Forward Pixel Value 199	
		Default Value:	c700h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Valu	e 199
		Default Value:	c700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 199	
		Default Value:	c700h
		Format:	U16
800801	63:48	Inverse R-ch Gamma Corrected Value 200	
		Default Value:	c800h
		Format:	U16
	47:32	Inverse Pixel Value 200	
		Default Value:	c800h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	200
		Default Value:	c800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	200
		Default Value:	c800h
		Format:	U16
802803	63:48	Forward R-ch Gamma Corrected Valu	e 200
		Default Value:	c800h
		Format:	U16
	47:32	Forward Pixel Value 200	
		Default Value:	c800h



	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Forward B-ch Gamma Corrected Value 200		
		Default Value:	c800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 200)	
		Default Value:	c800h	
		Format:	U16	
804805	63:48	Inverse R-ch Gamma Corrected Value 201		
		Default Value:	c900h	
		Format:	U16	
	47:32	Inverse Pixel Value 201		
		Default Value:	c900h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 201	·	
		Default Value:	c900h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 201		
		Default Value:	c900h	
		Format:	U16	
806807	63:48	8 Forward R-ch Gamma Corrected Value 201		
		Default Value:	c900h	
		Format:	U16	
	47:32	Forward Pixel Value 201		
		Default Value:	c900h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 201		
		Default Value:	c900h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 201	I	
	13.5	Default Value:	c900h	
		Format:	U16	
808809	63:48	Inverse R-ch Gamma Corrected Value 202		
808809	03.40	Default Value:	ca00h	
		Format:	U16	
	47:32	Inverse Pixel Value 202	<u> </u>	
		Default Value:	ca00h	
		Format:	U16	



	Gam 31:16	Inverse B-ch Gamma Corrected Value 202	
		Default Value:	ca00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	 202
		Default Value:	ca00h
		Format:	U16
810811	63:48	Forward R-ch Gamma Corrected Value	202
		Default Value:	ca00h
		Format:	U16
	47:32	Forward Pixel Value 202	
		Default Value:	ca00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	202
		Default Value:	ca00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 202	
		Default Value:	ca00h
		Format:	U16
812813	63:48	Inverse R-ch Gamma Corrected Value 203	
		Default Value:	cb00h
		Format:	U16
	47:32	Inverse Pixel Value 203	
		Default Value:	cb00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	203
		Default Value:	cb00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	203
		Default Value:	cb00h
		Format:	U16
814815	63:48	Forward R-ch Gamma Corrected Value	203
		Default Value:	cb00h
		Format:	U16
	47:32	Forward Pixel Value 203	
		Default Value:	cb00h



	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Forward B-ch Gamma Corrected Value 203		
		Default Value:	cb00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 20)3	
		Default Value:	cb00h	
		Format:	U16	
816817	63:48	Inverse R-ch Gamma Corrected Value 204	ļ	
		Default Value:	cc00h	
		Format:	U16	
	47:32	Inverse Pixel Value 204		
		Default Value:	cc00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 204		
		Default Value:	cc00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 204		
		Default Value:	cc00h	
		Format:	U16	
818819	63:48	8 Forward R-ch Gamma Corrected Value 204		
		Default Value:	cc00h	
		Format:	U16	
	47:32	Forward Pixel Value 204		
		Default Value:	cc00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 20)4	
		Default Value:	cc00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 20)4	
		Default Value:	cc00h	
		Format:	U16	
820821	63:48	Inverse R-ch Gamma Corrected Value 205	<u>'</u>	
	03.40	Default Value:	cd00h	
		Format:	U16	
	47:32	Inverse Pixel Value 205		
	17.52	Default Value:	cd00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 205	
		Default Value:	cd00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 205	
		Default Value:	cd00h
		Format:	U16
822823	63:48	Forward R-ch Gamma Corrected Value 2	05
		Default Value:	cd00h
		Format:	U16
	47:32	Forward Pixel Value 205	
		Default Value:	cd00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 2	05
		Default Value:	cd00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 205	
		Default Value:	cd00h
		Format:	U16
824825	63:48	Inverse R-ch Gamma Corrected Value 206	
		Default Value:	ce00h
		Format:	U16
	47:32	Inverse Pixel Value 206	
		Default Value:	ce00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 20	06
		Default Value:	ce00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 20	06
		Default Value:	ce00h
		Format:	U16
826827	63:48	Forward R-ch Gamma Corrected Value 2	06
		Default Value:	ce00h
		Format:	U16
	47:32	Forward Pixel Value 206	
		Default Value:	ce00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection	
	31:16	Forward B-ch Gamma Corrected Value 206		
		Default Value:	ce00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 2	206	
		Default Value:	ce00h	
		Format:	U16	
828829	63:48	Inverse R-ch Gamma Corrected Value 20)7	
		Default Value:	cf00h	
		Format:	U16	
	47:32	Inverse Pixel Value 207	·	
		Default Value:	cf00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 20)7	
		Default Value:	cf00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 207		
		Default Value:	cf00h	
		Format:	U16	
830831	63:48	Forward R-ch Gamma Corrected Value 207		
		Default Value:	cf00h	
		Format:	U16	
	47:32	Forward Pixel Value 207		
		Default Value:	cf00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 2	07	
		Default Value:	cf00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 2	207	
		Default Value:	cf00h	
		Format:	U16	
832833	63:48	Inverse R-ch Gamma Corrected Value 20	08	
	03.40	Default Value:	d000h	
		Format:	U16	
	47:32	Inverse Pixel Value 208	<u> </u>	
		Default Value:	d000h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 208	
		Default Value:	d000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	208
		Default Value:	d000h
		Format:	U16
834835	63:48	Forward R-ch Gamma Corrected Value	208
		Default Value:	d000h
		Format:	U16
	47:32	Forward Pixel Value 208	
		Default Value:	d000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	208
		Default Value:	d000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 208	
		Default Value:	d000h
		Format:	U16
836837	63:48	Inverse R-ch Gamma Corrected Value 209	
		Default Value:	d100h
		Format:	U16
	47:32	Inverse Pixel Value 209	
		Default Value:	d100h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 209	
		Default Value:	d100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	209
		Default Value:	d100h
		Format:	U16
838839	63:48	Forward R-ch Gamma Corrected Value	209
		Default Value:	d100h
		Format:	U16
	47:32	Forward Pixel Value 209	
		Default Value:	d100h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cori	rection	
	31:16	Forward B-ch Gamma Corrected Value 209		
		Default Value:	d100h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 20	9	
		Default Value:	d100h	
		Format:	U16	
840841	63:48	Inverse R-ch Gamma Corrected Value 210		
		Default Value:	d200h	
		Format:	U16	
	47:32	Inverse Pixel Value 210	·	
		Default Value:	d200h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 210	·	
		Default Value:	d200h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 210		
		Default Value:	d200h	
		Format:	U16	
842843	63:48	Forward R-ch Gamma Corrected Value 210		
		Default Value:	d200h	
		Format:	U16	
	47:32	Forward Pixel Value 210		
		Default Value:	d200h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 210		
		Default Value:	d200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 21	0	
		Default Value:	d200h	
		Format:	U16	
844845	63:48	Inverse R-ch Gamma Corrected Value 211	<u> </u>	
	03.40	Default Value:	d300h	
		Format:	U16	
	47:32	Inverse Pixel Value 211		
		Default Value:	d300h	
		Format:	U16	



		nut_Expansion_Gamma_C	
	31:16	Inverse B-ch Gamma Corrected Value	
		Default Value:	d300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 211	
		Default Value:	d300h
		Format:	U16
846847	63:48	Forward R-ch Gamma Corrected Value	211
		Default Value:	d300h
		Format:	U16
	47:32	Forward Pixel Value 211	
		Default Value:	d300h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	211
		Default Value:	d300h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 211	
		Default Value:	d300h
		Format:	U16
848849	63:48	Inverse R-ch Gamma Corrected Value 212	
		Default Value:	d400h
		Format:	U16
	47:32	Inverse Pixel Value 212	
		Default Value:	d400h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	212
		Default Value:	d400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	212
		Default Value:	d400h
		Format:	U16
850851	63:48	Forward R-ch Gamma Corrected Value	212
		Default Value:	d400h
		Format:	U16
	47:32	Forward Pixel Value 212	<u> </u>
		Default Value:	d400h
		Format:	U16



	Gam	nut_Expansion_Gamma_Cor	rection	
	31:16	Forward B-ch Gamma Corrected Value 212		
		Default Value:	d400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 2	12	
		Default Value:	d400h	
		Format:	U16	
852853	63:48	Inverse R-ch Gamma Corrected Value 21	3	
		Default Value:	d500h	
		Format:	U16	
	47:32	Inverse Pixel Value 213	·	
		Default Value:	d500h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 21	3	
		Default Value:	d500h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 213		
		Default Value:	d500h	
		Format:	U16	
854855	63:48	Forward R-ch Gamma Corrected Value 213		
		Default Value:	d500h	
		Format:	U16	
	47:32	Forward Pixel Value 213		
		Default Value:	d500h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 213		
		Default Value:	d500h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 2	13	
		Default Value:	d500h	
		Format:	U16	
856857	63:48	Inverse R-ch Gamma Corrected Value 21	4	
	03.40	Default Value:	d600h	
		Format:	U16	
	47:32	Inverse Pixel Value 214	<u> </u>	
	,,,	Default Value:	d600h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 2	214
		Default Value:	d600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	214
		Default Value:	d600h
		Format:	U16
858859	63:48	Forward R-ch Gamma Corrected Value	214
		Default Value:	d600h
		Format:	U16
	47:32	Forward Pixel Value 214	·
		Default Value:	d600h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	214
		Default Value:	d600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 214	
		Default Value:	d600h
		Format:	U16
860861	63:48	Inverse R-ch Gamma Corrected Value 215	
		Default Value:	d700h
		Format:	U16
	47:32	Inverse Pixel Value 215	
		Default Value:	d700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 215	
		Default Value:	d700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	215
		Default Value:	d700h
		Format:	U16
862863	63:48		
		Default Value:	d700h
		Format:	U16
	47:32	Forward Pixel Value 215	<u>'</u>
	,,,	Default Value:	d700h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corr	rection	
	31:16	Forward B-ch Gamma Corrected Value 215		
		Default Value:	d700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 21	5	
		Default Value:	d700h	
		Format:	U16	
864865	63:48	Inverse R-ch Gamma Corrected Value 216		
		Default Value:	d800h	
		Format:	U16	
	47:32	Inverse Pixel Value 216	·	
		Default Value:	d800h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 216		
		Default Value:	d800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 216		
		Default Value:	d800h	
		Format:	U16	
866867	63:48	Forward R-ch Gamma Corrected Value 216		
		Default Value:	d800h	
		Format:	U16	
	47:32	Forward Pixel Value 216		
		Default Value:	d800h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 210	 6	
		Default Value:	d800h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 216		
		Default Value:	d800h	
		Format:	U16	
868869	63:48	Inverse R-ch Gamma Corrected Value 217	•	
	331.13	Default Value:	d900h	
		Format:	U16	
	47:32	Inverse Pixel Value 217	<u>'</u>	
		Default Value:	d900h	
		Format:	U16	



	Gam	ut_Expansion_Gamma_C	orrection
	31:16	Inverse B-ch Gamma Corrected Value 217	
		Default Value:	d900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	217
		Default Value:	d900h
		Format:	U16
870871	63:48	Forward R-ch Gamma Corrected Value	e 217
		Default Value:	d900h
		Format:	U16
	47:32	Forward Pixel Value 217	
		Default Value:	d900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	e 217
		Default Value:	d900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 217	
		Default Value:	d900h
		Format:	U16
872873	63:48	Inverse R-ch Gamma Corrected Value 218	
		Default Value:	da00h
		Format:	U16
	47:32	Inverse Pixel Value 218	
		Default Value:	da00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	218
		Default Value:	da00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	218
		Default Value:	da00h
		Format:	U16
874875	63:48	Forward R-ch Gamma Corrected Value	e 218
		Default Value:	da00h
		Format:	U16
	47:32	Forward Pixel Value 218	•
		Default Value:	da00h
		Format:	U16



	Gam	ut_Expansion_Gamma_Cor	rection
	31:16	Forward B-ch Gamma Corrected Value 21	8
		Default Value:	da00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 21	8
		Default Value:	da00h
		Format:	U16
876877	63:48	Inverse R-ch Gamma Corrected Value 219	
		Default Value:	db00h
		Format:	U16
	47:32	Inverse Pixel Value 219	
		Default Value:	db00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 219	
		Default Value:	db00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 219	
		Default Value:	db00h
		Format:	U16
878879	63:48	Forward R-ch Gamma Corrected Value 219	
		Default Value:	db00h
		Format:	U16
	47:32	Forward Pixel Value 219	
		Default Value:	db00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 219	
		Default Value:	db00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 21	9
		Default Value:	db00h
		Format:	U16
880881	63:48	Inverse R-ch Gamma Corrected Value 220)
000001	15.15	Default Value:	dc00h
		Format:	U16
	47:32	Inverse Pixel Value 220	•
		Default Value:	dc00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 2	220
		Default Value:	dc00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	220
		Default Value:	dc00h
		Format:	U16
882883	63:48	Forward R-ch Gamma Corrected Value	220
		Default Value:	dc00h
		Format:	U16
	47:32	Forward Pixel Value 220	
		Default Value:	dc00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	220
		Default Value:	dc00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 220	
		Default Value:	dc00h
		Format:	U16
884885	63:48	Inverse R-ch Gamma Corrected Value 221	
		Default Value:	dd00h
		Format:	U16
	47:32	Inverse Pixel Value 221	
		Default Value:	dd00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	221
		Default Value:	dd00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	221
		Default Value:	dd00h
		Format:	U16
886887	63:48		
	03.10	Default Value:	dd00h
		Format:	U16
	47:32	Forward Pixel Value 221	·
		Default Value:	dd00h
		Format:	U16



	Gan	ut_Expansion_Gamma_Co	orrection
	31:16	Forward B-ch Gamma Corrected Value	221
		Default Value:	dd00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	221
		Default Value:	dd00h
		Format:	U16
888889	63:48	Inverse R-ch Gamma Corrected Value 2	222
		Default Value:	de00h
		Format:	U16
	47:32	Inverse Pixel Value 222	
		Default Value:	de00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	222
		Default Value:	de00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 222	
		Default Value:	de00h
		Format:	U16
890891	63:48	Forward R-ch Gamma Corrected Value 222	
		Default Value:	de00h
		Format:	U16
	47:32	Forward Pixel Value 222	
		Default Value:	de00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	222
		Default Value:	de00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value	222
		Default Value:	de00h
		Format:	U16
892893	63:48	Inverse R-ch Gamma Corrected Value 2	223
		Default Value:	df00h
		Format:	U16
	47:32	Inverse Pixel Value 223	<u>'</u>
		Default Value:	df00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Cor	rection
	31:16	Inverse B-ch Gamma Corrected Value 22	3
		Default Value:	df00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 22	3
		Default Value:	df00h
		Format:	U16
894895	63:48	Forward R-ch Gamma Corrected Value 22	23
		Default Value:	df00h
		Format:	U16
	47:32	Forward Pixel Value 223	<u> </u>
		Default Value:	df00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 22	 23
		Default Value:	df00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 223	
		Default Value:	df00h
		Format:	U16
896897	63:48	Inverse R-ch Gamma Corrected Value 224	
		Default Value:	e000h
		Format:	U16
	47:32	Inverse Pixel Value 224	
		Default Value:	e000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 224	
		Default Value:	e000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 22	4
		Default Value:	e000h
		Format:	U16
898899	63:48	Forward R-ch Gamma Corrected Value 22	24
		Default Value:	e000h
		Format:	U16
	47:32	Forward Pixel Value 224	
		Default Value:	e000h
		Format:	U16



	Gan	nut_Expansion_Gamma_Corr	ection
	31:16	Forward B-ch Gamma Corrected Value 224	4
		Default Value:	e000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 224	4
		Default Value:	e000h
		Format:	U16
900901	63:48	Inverse R-ch Gamma Corrected Value 225	·
		Default Value:	e100h
		Format:	U16
	47:32	Inverse Pixel Value 225	·
		Default Value:	e100h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 225	·
		Default Value:	e100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 225	
		Default Value:	e100h
		Format:	U16
902903	63:48	Forward R-ch Gamma Corrected Value 225	
		Default Value:	e100h
		Format:	U16
	47:32	Forward Pixel Value 225	
		Default Value:	e100h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 225	5
		Default Value:	e100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 22	5
		Default Value:	e100h
		Format:	U16
904905	63:48	Inverse R-ch Gamma Corrected Value 226	
		Default Value:	e200h
		Format:	U16
	47:32	Inverse Pixel Value 226	
		Default Value:	e200h
		Format:	U16



		nut_Expansion_Gamma_Co	
	31:16	Inverse B-ch Gamma Corrected Value 2	
		Default Value:	e200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	26
		Default Value:	e200h
		Format:	U16
906907	63:48	Forward R-ch Gamma Corrected Value	226
		Default Value:	e200h
		Format:	U16
	47:32	Forward Pixel Value 226	
		Default Value:	e200h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	226
		Default Value:	e200h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 226	
		Default Value:	e200h
		Format:	U16
908909	63:48	Inverse R-ch Gamma Corrected Value 227	
		Default Value:	e300h
		Format:	U16
	47:32	Inverse Pixel Value 227	
		Default Value:	e300h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	27
		Default Value:	e300h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	227
		Default Value:	e300h
		Format:	U16
910911	63:48	Forward R-ch Gamma Corrected Value	227
		Default Value:	e300h
		Format:	U16
	47:32	Forward Pixel Value 227	<u> </u>
		Default Value:	e300h
		Format:	U16



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 227		
		Default Value:	e300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 227		
		Default Value:	e300h	
		Format:	U16	
912913	63:48	Inverse R-ch Gamma Corrected Value 228		
		Default Value:	e400h	
		Format:	U16	
	47:32	Inverse Pixel Value 228		
		Default Value:	e400h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 228		
		Default Value:	e400h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 228		
		Default Value:	e400h	
		Format:	U16	
914915	63:48	63:48 Forward R-ch Gamma Corrected Value 228		
		Default Value:	e400h	
		Format:	U16	
	47:32	Forward Pixel Value 228		
		Default Value:	e400h	
		Format:	U16	
	31:16 Forward B-ch Gamma Corrected Value 228			
		Default Value:	e400h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 228		
		Default Value:	e400h	
		Format:	U16	
916917	63:48	Inverse R-ch Gamma Corrected Value 229	·	
	03.40	Default Value:	e500h	
		Format:	U16	
	47:32	Inverse Pixel Value 229	·	
		Default Value:	e500h	
		Format:	U16	



	Gan	nut_Expansion_Gamma_Co	rrection
	31:16	Inverse B-ch Gamma Corrected Value 229	
		Default Value:	e500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	29
		Default Value:	e500h
		Format:	U16
918919	63:48	Forward R-ch Gamma Corrected Value	229
		Default Value:	e500h
		Format:	U16
	47:32	Forward Pixel Value 229	·
		Default Value:	e500h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	229
		Default Value:	e500h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 229	
		Default Value:	e500h
		Format:	U16
920921	63:48	8 Inverse R-ch Gamma Corrected Value 230	
		Default Value:	e600h
		Format:	U16
	47:32	Inverse Pixel Value 230	
		Default Value:	e600h
		Format:	U16
	31:16	31:16 Inverse B-ch Gamma Corrected Value 230	
		Default Value:	e600h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	30
		Default Value:	e600h
		Format:	U16
922923	63:48	Forward R-ch Gamma Corrected Value	230
		Default Value:	e600h
		Format:	U16
	47:32	Forward Pixel Value 230	<u>.</u>
		Default Value:	e600h
		Format:	U16



	Gan	nut_Expansion_Gamma_Co	rrection
	31:16	Forward B-ch Gamma Corrected Value 230	
		Default Value:	e600h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 2	30
		Default Value:	e600h
		Format:	U16
924925	63:48	Inverse R-ch Gamma Corrected Value 23	1
		Default Value:	e700h
		Format:	U16
	47:32	Inverse Pixel Value 231	
		Default Value:	e700h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 23	1
		Default Value:	e700h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 231	
		Default Value:	e700h
		Format:	U16
926927	63:48	Forward R-ch Gamma Corrected Value 231	
		Default Value:	e700h
		Format:	U16
	47:32	Forward Pixel Value 231	
		Default Value:	e700h
		Format:	U16
	31:16	31:16 Forward B-ch Gamma Corrected Value 231	
		Default Value:	e700h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 2	31
		Default Value:	e700h
		Format:	U16
928929	63:48	Inverse R-ch Gamma Corrected Value 23	2
		Default Value:	e800h
		Format:	U16
	47:32	Inverse Pixel Value 232	
		Default Value:	e800h
		Format:	U16

	Gan	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 232	
		Default Value:	e800h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	232
		Default Value:	e800h
		Format:	U16
930931	63:48	Forward R-ch Gamma Corrected Value	232
		Default Value:	e800h
		Format:	U16
	47:32	Forward Pixel Value 232	·
		Default Value:	e800h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	232
		Default Value:	e800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 232	
		Default Value:	e800h
		Format:	U16
932933	63:48	3:48 Inverse R-ch Gamma Corrected Value 233	
		Default Value:	e900h
		Format:	U16
	47:32	Inverse Pixel Value 233	
		Default Value:	e900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	33
		Default Value:	e900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	233
		Default Value:	e900h
		Format:	U16
934935	63:48	Forward R-ch Gamma Corrected Value	233
		Default Value:	e900h
		Format:	U16
	47:32	Forward Pixel Value 233	1
	,,,	Default Value:	e900h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection
	31:16	Forward B-ch Gamma Corrected Value 233	
		Default Value:	e900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 2	33
		Default Value:	e900h
		Format:	U16
936937	63:48	Inverse R-ch Gamma Corrected Value 23	4
		Default Value:	ea00h
		Format:	U16
	47:32	Inverse Pixel Value 234	·
		Default Value:	ea00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 23	4
		Default Value:	ea00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 234	
		Default Value:	ea00h
		Format:	U16
938939	63:48	Forward R-ch Gamma Corrected Value 234	
		Default Value:	ea00h
		Format:	U16
	47:32	Forward Pixel Value 234	
		Default Value:	ea00h
		Format:	U16
	31:16	31:16 Forward B-ch Gamma Corrected Value 234	
		Default Value:	ea00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 2	34
		Default Value:	ea00h
		Format:	U16
940941	63:48	Inverse R-ch Gamma Corrected Value 23	5
340341		Default Value:	eb00h
		Format:	U16
	47:32	Inverse Pixel Value 235	
		Default Value:	eb00h
		Format:	U16



	Gan	nut_Expansion_Gamma_Co	orrection
	31:16	Inverse B-ch Gamma Corrected Value 235	
		Default Value:	eb00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	235
		Default Value:	eb00h
		Format:	U16
942943	63:48	Forward R-ch Gamma Corrected Value	235
		Default Value:	eb00h
		Format:	U16
	47:32	Forward Pixel Value 235	<u> </u>
		Default Value:	eb00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	235
		Default Value:	eb00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 235	
		Default Value:	eb00h
		Format:	U16
944945	63:48	Inverse R-ch Gamma Corrected Value 236	
		Default Value:	ec00h
		Format:	U16
	47:32	Inverse Pixel Value 236	
		Default Value:	ec00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	236
		Default Value:	ec00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	236
		Default Value:	ec00h
		Format:	U16
946947	63:48 Forward R-ch Gamma Corrected Value 236		236
		Default Value:	ec00h
		Format:	U16
	47:32	Forward Pixel Value 236	•
		Default Value:	ec00h
		Format:	U16



	Gam	nut_Expansion_Gamma_Co	rrection		
	31:16	Forward B-ch Gamma Corrected Value 236			
		Default Value:	ec00h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 236			
		Default Value:	ec00h		
		Format:	U16		
948949	63:48	Inverse R-ch Gamma Corrected Value 23	37		
		Default Value:	ed00h		
		Format:	U16		
	47:32	Inverse Pixel Value 237	·		
		Default Value:	ed00h		
		Format:	U16		
	31:16	Inverse B-ch Gamma Corrected Value 23	37		
		Default Value:	ed00h		
		Format:	U16		
	15:0	Inverse G-ch Gamma Corrected Value 237			
		Default Value:	ed00h		
		Format:	U16		
950951	63:48	Forward R-ch Gamma Corrected Value 237			
		Default Value:	ed00h		
		Format:	U16		
	47:32	Forward Pixel Value 237			
		Default Value:	ed00h		
		Format:	U16		
	31:16	Forward B-ch Gamma Corrected Value 2	237		
		Default Value:	ed00h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 2	237		
		Default Value:	ed00h		
		Format:	U16		
952953	63:48	Inverse R-ch Gamma Corrected Value 23	38		
	03.40	Default Value:	ee00h		
		Format:	U16		
	47:32	Inverse Pixel Value 238	<u>'</u>		
		Default Value:	ee00h		
		Format:	U16		



	31:16	ut_Expansion_Gamma_C	
	31.10	Default Value:	ee00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	
	15.0	Default Value:	ee00h
		Format:	U16
954955	63:48	Forward R-ch Gamma Corrected Valu	e 238
		Default Value:	ee00h
		Format:	U16
	47:32	Forward Pixel Value 238	-
		Default Value:	ee00h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Valu	e 238
		Default Value:	ee00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 238	
		Default Value:	ee00h
		Format:	U16
956957	63:48	Inverse R-ch Gamma Corrected Value 239	
		Default Value:	ef00h
		Format:	U16
	47:32	Inverse Pixel Value 239	_
		Default Value:	ef00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value	239
		Default Value:	ef00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value	239
		Default Value:	ef00h
		Format:	U16
958959	63:48	Forward R-ch Gamma Corrected Value	e 239
		Default Value:	ef00h
		Format:	U16
	47:32	Forward Pixel Value 239	
		Default Value:	ef00h



	Gam	nut_Expansion_Gamma_Corre	ection
	31:16	Forward B-ch Gamma Corrected Value 239	
		Default Value:	ef00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 239	_
		Default Value:	ef00h
		Format:	U16
960961	63:48	Inverse R-ch Gamma Corrected Value 240	
		Default Value:	f000h
		Format:	U16
	47:32	Inverse Pixel Value 240	
		Default Value:	f000h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 240	
		Default Value:	f000h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 240	
		Default Value:	f000h
		Format:	U16
962963	63:48	63:48 Forward R-ch Gamma Corrected Value 240	
		Default Value:	f000h
		Format:	U16
	47:32	Forward Pixel Value 240	
		Default Value:	f000h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 240	<u>.</u>
		Default Value:	f000h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 240	
		Default Value:	f000h
		Format:	U16
964965	63:48	Inverse R-ch Gamma Corrected Value 241	<u>'</u>
		Default Value:	f100h
		Format:	U16
	47:32	Inverse Pixel Value 241	<u>'</u>
		Default Value:	f100h
		Format:	U16



	31:16	nut_Expansion_Gamma_Co	
	31.10	Default Value:	f100h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	<u> </u>
	13.0	Default Value:	f100h
		Format:	U16
966967	63:48	Forward R-ch Gamma Corrected Value	241
		Default Value:	f100h
		Format:	U16
	47:32	Forward Pixel Value 241	<u>.</u>
		Default Value:	f100h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value	241
		Default Value:	f100h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 241	
		Default Value:	f100h
		Format:	U16
968969	63:48	Inverse R-ch Gamma Corrected Value 242	
		Default Value:	f200h
		Format:	U16
	47:32	Inverse Pixel Value 242	
		Default Value:	f200h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 2	42
		Default Value:	f200h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 2	42
		Default Value:	f200h
		Format:	U16
970971	63:48	Forward R-ch Gamma Corrected Value	242
		Default Value:	f200h
		Format:	U16
	47:32	Forward Pixel Value 242	
		Default Value:	f200h



	Gam	nut_Expansion_Gamma_Corr	ection	
	31:16	Forward B-ch Gamma Corrected Value 242		
		Default Value:	f200h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 242	2	
		Default Value:	f200h	
		Format:	U16	
972973	63:48	Inverse R-ch Gamma Corrected Value 243		
		Default Value:	f300h	
		Format:	U16	
	47:32	Inverse Pixel Value 243		
		Default Value:	f300h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 243		
		Default Value:	f300h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 243		
		Default Value:	f300h	
		Format:	U16	
974975	63:48	63:48 Forward R-ch Gamma Corrected Value 243		3
		Default Value:	f300h	
		Format:	U16	
	47:32	Forward Pixel Value 243		
		Default Value:	f300h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 243	<u> </u>	
		Default Value:	f300h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 243	3	
		Default Value:	f300h	
		Format:	U16	
976977	63:48	Inverse R-ch Gamma Corrected Value 244	•	
		Default Value:	f400h	
		Format:	U16	
	47:32	Inverse Pixel Value 244		
		Default Value:	f400h	
		Format:	U16	

	Gam	nut_Expansion_Gamma_Corr	ection
	31:16	Inverse B-ch Gamma Corrected Value 244	
		Default Value:	f400h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 244	
		Default Value:	f400h
		Format:	U16
978979	63:48	Forward R-ch Gamma Corrected Value 244	
		Default Value:	f400h
		Format:	U16
	47:32	Forward Pixel Value 244	
		Default Value:	f400h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 244	
		Default Value:	f400h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 244	
		Default Value:	f400h
		Format:	U16
980981	63:48	3:48 Inverse R-ch Gamma Corrected Value 245	
		Default Value:	f500h
		Format:	U16
	47:32	Inverse Pixel Value 245	
		Default Value:	f500h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 245	
		Default Value:	f500h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 245	<u></u>
		Default Value:	f500h
		Format:	U16
982983	63:48	Forward R-ch Gamma Corrected Value 245	<u> </u>
	05.40	Default Value:	f500h
		Format:	U16
	47:32	Forward Pixel Value 245	<u>'</u>
		Default Value:	f500h
		Format:	U16



	Gam	nut_Expansion_Gamma_Correc	ction		
	31:16	Forward B-ch Gamma Corrected Value 245			
		Default Value:	f500h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 245	Forward G-ch Gamma Corrected Value 245		
		Default Value:	f500h		
		Format:	U16		
984985	63:48	Inverse R-ch Gamma Corrected Value 246			
		Default Value:	f600h		
		Format:	U16		
	47:32	Inverse Pixel Value 246	·		
		Default Value:	f600h		
		Format:	U16		
	31:16	Inverse B-ch Gamma Corrected Value 246	·		
		Default Value:	f600h		
		Format:	U16		
	15:0	Inverse G-ch Gamma Corrected Value 246			
		Default Value:	f600h		
		Format:	U16		
986987	63:48	3:48 Forward R-ch Gamma Corrected Value 246			
		Default Value:	f600h		
		Format:	U16		
	47:32	Forward Pixel Value 246			
		Default Value:	f600h		
		Format:	U16		
	31:16	Forward B-ch Gamma Corrected Value 246			
		Default Value:	f600h		
		Format:	U16		
	15:0	Forward G-ch Gamma Corrected Value 246	·		
		Default Value:	f600h		
		Format:	U16		
988989	63:48	Inverse R-ch Gamma Corrected Value 247	<u> </u>		
	03.40	Default Value:	f700h		
		Format:	U16		
	47:32	Inverse Pixel Value 247			
		Default Value:	f700h		
		Format:	U16		



	31:16	nut_Expansion_Gamma_Co Inverse B-ch Gamma Corrected Value 2		
	31.10	Default Value:	f700h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 2	<u> </u>	
	13.0	Default Value:	f700h	
		Format:	U16	
990991	63:48	Forward R-ch Gamma Corrected Value	247	
		Default Value:	f700h	
		Format:	U16	
	47:32	Forward Pixel Value 247	·	
		Default Value:	f700h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 247		
		Default Value:	f700h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 247		
		Default Value:	f700h	
		Format:	U16	
992993	63:48	Inverse R-ch Gamma Corrected Value 248		
		Default Value:	f800h	
		Format:	U16	
	47:32	Inverse Pixel Value 248		
		Default Value:	f800h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 2	48	
		Default Value:	f800h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 2	48	
		Default Value:	f800h	
		Format:	U16	
994995	63:48	Forward R-ch Gamma Corrected Value 2	248	
		Default Value:	f800h	
		Format:	U16	
	47:32	Forward Pixel Value 248		
		Default Value:	f800h	



	Gam	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 248	
		Default Value:	f800h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 248	
		Default Value:	f800h
		Format:	U16
996997	63:48	Inverse R-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
	47:32	Inverse Pixel Value 249	
		Default Value:	f900h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
998999	63:48	53:48 Forward R-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
	47:32	Forward Pixel Value 249	
		Default Value:	f900h
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 249	
		Default Value:	f900h
		Format:	U16
10001001	63:48	Inverse R-ch Gamma Corrected Value 250	
		Default Value:	fa00h
		Format:	U16
	47:32	Inverse Pixel Value 250	·
		Default Value:	fa00h
		Format:	U16



	31:16	nut_Expansion_Gamma_Co Inverse B-ch Gamma Corrected Value 2		
	31.10	Default Value:	fa00h	
		Format:	U16	
	15.0		<u> </u>	
	15:0	Inverse G-ch Gamma Corrected Value 2		
		Default Value:	fa00h	
		Format:	U16	
10021003	63:48	Forward R-ch Gamma Corrected Value 2		
		Default Value:	fa00h	
		Format:	U16	
	47:32	Forward Pixel Value 250		
		Default Value:	fa00h	
		Format:	U16	
	31:16	Forward B-ch Gamma Corrected Value 250		
		Default Value:	fa00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 250		
		Default Value:	fa00h	
		Format:	U16	
0041005	63:48	Inverse R-ch Gamma Corrected Value 251		
		Default Value:	fb00h	
		Format:	U16	
	47:32	Inverse Pixel Value 251		
		Default Value:	fb00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 2	51	
		Default Value:	fb00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 2	51	
		Default Value:	fb00h	
		Format:	U16	
0061007	63:48	Forward R-ch Gamma Corrected Value 2	251	
	03.10	Default Value:	fb00h	
		Format:	U16	
	47:32	Forward Pixel Value 251	5.0	
	47.52	Default Value:	fb00h	
		Format:	U16	



	Gam	nut_Expansion_Gamma_Corre	ection	
	31:16	Forward B-ch Gamma Corrected Value 251		
		Default Value:	fb00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 251		
		Default Value:	fb00h	
		Format:	U16	
10081009	63:48	Inverse R-ch Gamma Corrected Value 252		
		Default Value:	fc00h	
		Format:	U16	
	47:32	Inverse Pixel Value 252		
		Default Value:	fc00h	
		Format:	U16	
	31:16	Inverse B-ch Gamma Corrected Value 252		
		Default Value:	fc00h	
		Format:	U16	
	15:0	Inverse G-ch Gamma Corrected Value 252		
		Default Value:	fc00h	
		Format:	U16	
10101011	63:48	63:48 Forward R-ch Gamma Corrected Value 252		
		Default Value:	fc00h	
		Format:	U16	
	47:32	Forward Pixel Value 252		
		Default Value:	fc00h	
		Format:	U16	
	31:16	31:16 Forward B-ch Gamma Corrected Value 252		
		Default Value:	fc00h	
		Format:	U16	
	15:0	Forward G-ch Gamma Corrected Value 252	, , , , , , , , , , , , , , , , , , ,	
		Default Value:	fc00h	
		Format:	U16	
10121013	63:48	Inverse R-ch Gamma Corrected Value 253	!	
	05.40	Default Value:	fd00h	
		Format:	U16	
	47:32	Inverse Pixel Value 253		
	17.52	Default Value:	fd00h	
		Format:	U16	

intel

	31:16	nut_Expansion_Gamma_Co	
	31.10	Default Value:	fd00h
		Format:	U16
	15.0		L
	15:0	Inverse G-ch Gamma Corrected Value 25 Default Value:	fd00h
		Format:	U16
0141015	63:48	Forward R-ch Gamma Corrected Value 2	<u>l</u>
0141015	03.40	Default Value:	fd00h
		Format:	U16
	47:32		1010
	47:32	Forward Pixel Value 253 Default Value:	fd00h
		Format:	U16
	21.16		
	31:16	Forward B-ch Gamma Corrected Value 2 Default Value:	fd00h
		Format:	U16
	45.0		
	15:0	Forward G-ch Gamma Corrected Value 2 Default Value:	fd00h
			U16
046 4047	62.40	Format:	<u> </u>
0161017	63:48	Inverse R-ch Gamma Corrected Value 25	
		Default Value:	fe00h U16
		Format:	016
	47:32	Inverse Pixel Value 254	(00)
		Default Value:	fe00h
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 25	
		Default Value:	fe00h
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 25	
		Default Value:	fe00h
		Format:	U16
0181019	63:48	Forward R-ch Gamma Corrected Value 2	
		Default Value:	fe00h
		Format:	U16
	47:32	Forward Pixel Value 254	
		Default Value:	fe00h



	Gam	nut_Expansion_Gamma_Corre	ction
	31:16	Forward B-ch Gamma Corrected Value 254	
		Default Value:	fe00h
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 254	
		Default Value:	fe00h
		Format:	U16
10201021	63:48	Inverse R-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16
	47:32	Inverse Pixel Value 255	
		Default Value:	ffffh
		Format:	U16
	31:16	Inverse B-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16
	15:0	Inverse G-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16
10221023	63:48	Forward R-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16
	47:32	Forward Pixel Value 255	
		Default Value:	ffffh
		Format:	U16
	31:16	Forward B-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16
	15:0	Forward G-ch Gamma Corrected Value 255	
		Default Value:	ffffh
		Format:	U16



GGTT Entry

		GGTT_ENTRY - GGTT En	try				
Size (in b	oits):						
Default Value: 0x00000000, 0x00000000							
The GPU	Jacces	ses GGTT table entries as uncacheable.					
DWord	Bit	Description					
0	63:54	Reserved					
	53	Reserved					
	52	Reserved					
		Access:	RO				
		Format:	MBZ				
	51:46	Reserved					
	45:12	5:12 Address Physical address of 4KB memory page referenced by this entry.					
	11:5	Reserved					
	4:2	Function Number The Number of the Function to which this page has been HW Graphics Virtualization (SRIOV) is enabled.	assigned. This field is ignored unless				
	1	Ignored Ignored (h/w does not care about values behind ignored registers)					
	0	Present When set to 1, indicates that this Entry is Valid, and the cophysical memory	orresponding page is Present in				



	GA63_0 - GraphicsAddress63-0								
Size (in b	oits):	64							
Default \									
DWord	Bit		Description						
01	63:57	Reserved							
		Access:		RO					
		Format:		MBZ					
	56:48	Reserved							
		Access:		RO					
		Format:		MBZ					
	47:0	GraphicsAddress47-0							
		Format:	GraphicsAddress[47:0]						
		GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and must be zero. For the specified product generations, use 48-bit addressing.							



		GA	63_1 - Graphics	sAddress63-1			
Size (in bi	ts):	: 63					
Default V	Default Value: 0x00000000, 0x00000000						
This structure is intended to define the upper bits of the GraphicsAddress, when bit 0 is already defined in t referring register. So bit 0 of this structure should correspond to bit 1 of the full GraphicsAddress.							
DWord	Bit	Description					
01	62:56	Reserved					
		Access:		RO			
		Format:		MBZ			
	55:47	Reserved					
		Access:		RO			
		Format: MBZ					
	46:0	GraphicsAddress4	17-1				
		Format:	GraphicsAddres	s[47:1]			
GraphicsAddress is a 64-bit value [63:0], but only a portion upper reserved bits are ignored and must be zero. Some GraphicsAddress fields only specify the upper address GraphicsAddress[47:12] would be a 4KB page address. Bits 47:1 of a 48-bit GraphicsAddress. Look for bit 0 definiti		be zero. the upper address bits. For example age address.					



		GA63_2	- GraphicsAddress	663-2			
Size (in bi	Size (in bits): 62						
Default Value: 0x00000000, 0x00000000							
This structure is intended to define the upper bits of the GraphicsAddress, when bits 1:0 are already defined in the referring register. So bit 0 of this structure should correspond to bit 2 of the full GraphicsAddress.							
DWord	Bit		Description				
01	61:55	Reserved					
		Access:		RO			
		Format: MBZ					
	54:46	Reserved					
		Access:		RO			
		Format:		MBZ			
	45:0	GraphicsAddress47-2					
		Format:	GraphicsAddress[47:2]				
GraphicsAddress is a 64-bit value [63:0], but only a portion of it is upper reserved bits are ignored and must be zero. Some GraphicsAddress fields only specify the upper address bits. F GraphicsAddress[47:12] would be a 4KB page address. Bits 47:2 of a 48-bit GraphicsAddress. Look for the definition of bit register.				dress bits. For example			



		GA	63_3 - Graphi	csAddress63-3			
Size (in bi	ts):	s): 61					
Default V	Default Value: 0x00000000, 0x00000000						
				raphicsAddress, when bits 2:0 are already defined in espond to bit 3 of the full GraphicsAddress.			
DWord	Bit			Description			
01	60:54	Reserved					
		Access:		RO			
		Format:		MBZ			
	53:45	Reserved					
		Access:		RO			
		Format:		MBZ			
	44:0	GraphicsAddress	547-3				
		Format:	GraphicsAddr	ess[47:3]			
		GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and must be zero. Some GraphicsAddress fields only specify the upper address bits. For example GraphicsAddress[47:12] would be a 4KB page address. Bits 47:2 of a 48-bit GraphicsAddress. Look for the definition of bits 2:0 in the referring					



		GA	63_4 - Graphi	csAddress63-4			
Size (in bits): 60							
Default V	alue:	0x00000000, 0	x00000000				
			tended to define the upper bits of the GraphicsAddress, when bits 3:0 are already defined in er. So bit 0 of this structure should correspond to bit 4 of the full GraphicsAddress.				
DWord	Bit			Description			
01	59:53	Reserved					
		Access:		RO			
		Format:		MBZ			
	52:44	Reserved					
		Access:		RO			
		Format:		MBZ			
	43:0	GraphicsAddress					
		Format:	GraphicsAdd	ress[47:4]			
		upper reserved bi Some GraphicsAd GraphicsAddress[ts are ignored and mu ldress fields only spec 47:12] would be a 4KE	ify the upper address bits. For example			



		GA	63_5 - Graphic	sAddress63-5	
Size (in bi	ts):	59			
Default V	alue:	0x00000000, 0	0x00000000		
				phicsAddress, when bits 4:0 are already defoond to bit 5 of the full GraphicsAddress.	ined in
DWord	Bit			Description	
01	58:52	Reserved			
		Access:		RO	
		Format:		MBZ	
	51:43	Reserved			
		Access:		RO	
		Format:		MBZ	
	42:0	GraphicsAddress47-5			
		Format:	GraphicsAddres	s[47:5]	
		upper reserved b Some GraphicsAc GraphicsAddress	its are ignored and must ddress fields only specify [47:12] would be a 4KB p	the upper address bits. For example	



		GA63	3_6 - Graphic	sAddress63-6		
Size (in bi	ts):	58				
Default Va	alue:	0x00000000, 0x0	0000000			
				phicsAddress, when bits 5:0 are already bond to bit 6 of the full GraphicsAddress		
DWord	Bit		ī	Description		
01	57:51	Reserved				
		Access:		RO		
		Format:		MBZ		
	50:42	Reserved				
		Access:		RO		
		Format:		MBZ		
	41:0	GraphicsAddress47-6				
		Format:	GraphicsAddres	s[47:6]		
		GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and must be zero. Some GraphicsAddress fields only specify the upper address bits. For example GraphicsAddress[47:12] would be a 4KB page address.				
		Bits 47:6 of a 48-bit register.	GraphicsAddress. Loo	k for the definition of bits 5:0 in the refe	rring	



register.

GA63_12 - GraphicsAddress63-12 Size (in bits): 52 Default Value: 0x00000000, 0x00000000 This structure is intended to define the upper bits of the GraphicsAddress, when bits 11:0 are already defined in the referring register. So bit 0 of this structure should correspond to bit 12 of the full GraphicsAddress. **DWord** Bit **Description** 0..1 51:45 Reserved Access: RO MBZ Format: 44:36 Reserved RO Access: Format: MBZ 35:0 **GraphicsAddress47-12** Format: GraphicsAddress[47:12] GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and must be zero. Some GraphicsAddress fields only specify the upper address bits. For example GraphicsAddress[47:12] would be a 4KB page address. Bits 47:12 of a 48-bit GraphicsAddress. Look for the definition of bits 11:0 in the referring



GTC Interrupt Bit Definition

		GTC Interrupt Bit Defini	tion				
Size (in b	its):	32					
Default V	/alue:	0x00000000					
The GTC	The GTC Interrupt Registers all share the same bit definitions from this table.						
DWord	Bit	Description					
0	31	GTC Lock Loss GTC has lost lock with a remote GTC sink. The difference be exceeded programmed threshold.	etween the local and remote GTC has				
	30:22	Reserved					
		Access:	RO				
_		Format:	MBZ				
	21	GTC Aux Rx Error USBC6 An aux channel error occurred during GTC transfer with re	emote GTC sink attached to this port.				
	20	GTC Update Complete USBC6 A hardware initiated GTC update has completed with a sir	nk attached to this port.				
-	19	GTC Aux Rx Error USBC5 An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.					
-	18	GTC Update Complete USBC5 A hardware initiated GTC update has completed with a sink attached to this port.					
-	17	GTC Aux Rx Error USBC4 An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.					
-	16	GTC Update Complete USBC4 A hardware initiated GTC update has completed with a sink attached to this port.					
-	15	GTC Aux Rx Error USBC3 An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.					
-	14	GTC Update Complete USBC3 A hardware initiated GTC update has completed with a sink attached to this port.					
-	13	GTC Aux Rx Error USBC2 An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.					
-	12	GTC Update Complete USBC2 A hardware initiated GTC update has completed with a sink attached to this port.					
=	11	GTC Aux Rx Error USBC1 An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.					
_	10	-					
-	9:6	Reserved	·				
		Access:	RO				
		Format:	MBZ				



	GTC Interrupt Bit Definition
5	GTC Aux Rx Error DDIC An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
4	GTC Update Complete DDIC A hardware initiated GTC update has completed with a sink attached to this port.
3	GTC Aux Rx Error DDIB An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
2	GTC Update Complete DDIB A hardware initiated GTC update has completed with a sink attached to this port.
1	GTC Aux Rx Error DDIA An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
С	GTC Update Complete DDIA A hardware initiated GTC update has completed with a sink attached to this port.



GTPM Interrupt Vector

		GTPM_INTR_VEC - GTPM Interr	upt Vector				
Size (in b	oits):	16					
Default Value: 0x00000000							
DWord	Bit	Description					
0	15:14	Reserved					
		Access:	RO				
		Format:	MBZ				
	13	Unslice Frequency Control Up Interrupt This interrupt is no longer used					
	12	Unslice Frequency Control Down Interrupt This interrupt is no longer used					
	11	NFADFL Frequency Up Interrupt This interrupt is no longer used					
	10	NFADFL Frequency Down Interrupt This interrupt is no longer used					
	9	ARAT Interrupt Always Running Apic Timer Interrupt. This interrupt is sent by GPM to GuCmicro-controller (for scheduling purposes). Host SW does not require this interrupt (so this interrupt is not sent to G-unit).					
	8	GTPM Engines Idle Interrupt					
	7	GTPM Uncore to Core Trap Interrupt					
	6	GTPM Render Frequency Downwards Timeout During RC6 Interrupt This interrupt is no longer used					
	5	GTPM Render P-State Up Threshold Interrupt This interrupt is no longer used					
	4	GTPM Render P-State Down Threshold Interrupt This interrupt is no longer used					
	3	Spare 3 This interrupt is no longer used					
	2	GTPM Render Geyserville Up Evaluation Interval Interrupt This interrupt is no longer used					
	1	GTPM Render Geyserville Down Evaluation Interval Int This interrupt is no longer used	errupt				
	0	Reserved					
		Access:	RO				
		Format:	MBZ				



GUC Interrupt Vector

	GUC	C_INTR_VEC - GUC Interrupt Vector
Size (in bits):	16	-
Default Value:	0x000000	000
DWord	Bit	Description
0	15	GUC Interrupt to Host
	14	GUC Execution Error
	13	GUC Display Event Received
	12	GUC Semaphore Signaled
	11	IOMMU Sent Message to GUC
	10	GUC Doorbell Rang
9 GUC DMA Done 8 GUC Fatal Error		GUC DMA Done
		GUC Fatal Error
	7	GUC Notification Error
	6	GUC SW interrupt 6
	5	GUC SW interrupt 5
	4	GUC SW interrupt 4
	3	GUC SW interrupt 3
2 GUC SW interru		GUC SW interrupt 2
	1	GUC SW interrupt 1
	0	GUC SW interrupt 0



G-Unit Interrupt Vector

	GUNIT_INTR_VEC - G-Unit Interrupt Vector					
Size (in bits): 16						
Default Value):	0x00000000				
This interrupt is delivered to GuC to indicate a request for Function Level Reset of a specific Virtual Fun Virtualization mode. GuC uses this request to clean up internal queues.						
DWord	Bit	Description				
0	15:8	Reserved				
		Access:	RO			
		Format:	MBZ			
	7	Function Level Reset Request For Virtual Function	7			
	6	Function Level Reset Request For Virtual Function	6			
	5	Function Level Reset Request For Virtual Function	5			
	4	Function Level Reset Request For Virtual Function	4			
	3	Function Level Reset Request For Virtual Function	3			
	2	Function Level Reset Request For Virtual Function	2			
	1	Function Level Reset Request For Virtual Function	1			
	0	Function Level Reset Request For Virtual Function	0 (Physical Function)			



Half Precision Dual Source SIMD8 Message Data Payload Register

MDPR_I	DSH_S		ecision Dual Source SIMD8 Message				
C: (' ' '	25.		ayload Register				
Size (in bits):							
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description				
0	31:16	Src0 Data1					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 1 data in this payload register				
-	15:0	Src0 Data0					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 0 data in this payload register				
1	31:16	Src0 Data3					
	55	Format:	IEEE_FLOAT16				
		Specifies the source 0 slot 3 data in this payload register					
-	15:0	Src0 Data2					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 2 data in this payload register				
2	31:16	Src0 Data5					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 5 data in this payload register				
-	15:0	Src0 Data4					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 4 data in this payload register				
3	31:16	Src0 Data7					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 7 data in this payload register				
_	15:0	Src0 Data6					
		Format:	IEEE_FLOAT16				
		Specifies the source 0 s	slot 6 data in this payload register				



		Data	Payload Register	
4	31:16	Src1 Data1		
		Format:	IEEE_FLOAT16	
		Specifies the source	e 1 slot 1 data in this payload register	
	15:0	Src1 Data0		
		Format:	IEEE_FLOAT16	
		Specifies the source	e 1 slot 0 data in this payload register	
5	31:16	Src1 Data3		
		Format:	IEEE_FLOAT16	
		Specifies the source	e 1 slot 3 data in this payload register	
	15:0	Src1 Data2		
		Format:	IEEE_FLOAT16	
		Specifies the source 1 slot 2 data in this payload register		
6	31:16	Src1 Data5		
		Format:	IEEE_FLOAT16	
		Specifies the source	e 1 slot 5 data in this payload register	
	15:0	Src1 Data4		
		Format:	IEEE_FLOAT16	
		Specifies the source	e 1 slot 4 data in this payload register	
7	31:16	Src1 Data7		
		Format:	IEEE_FLOAT16	
		Specifies the source 1 slot 7 data in this payload register		
	15:0	Src1 Data6		
		Format:	IEEE_FLOAT16	



Half Precision OM Replicated SIMD16 Render Target Data Payload

MDP_RTWH_M16REP - Half Precision OM Replicated SIMD16							
	Render Target Data Payload						
Size (in bits):	512						
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit	Description					
0.0-0.7	255:0	oMask					
		Format:	MDPR_OMASK				
		Slots [15:0] oMa	esk				
1.0-1.7	255:0	RGBA					
		Format:	MDPR_H_RGBA				
		RGBA for all slo	ts [15:0]				



Half Precision OM S0A SIMD8 Render Target Data Payload

MDP_RTV	M_MA8	- Half Precisio	n OM S0A SIMD8 Render Target				
		Data Pa	ayload				
Size (in bits):	1536						
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description				
0.0-0.7	255:0	Source 0 Alpha					
		Format:	MDPR_H_SIMD8				
		Slots [7:0] Source 0 Al	pha				
1.0-1.7	255:0	oMask					
		Format:	MDPR_OMASK				
		Slots [7:0] oMask. Upp	per half ignored.				
2.0-2.7	255:0	Red					
		Format:	MDPR_H_SIMD8				
		Slots [7:0] Red					
3.0-3.7	255:0	Green					
		Format:	MDPR_H_SIMD8				
		Slots [7:0] Green					
4.0-4.7	255:0	Blue					
		Format:	MDPR_H_SIMD8				
		Slots [7:0] Blue					
5.0-5.7	255:0	Alpha					
		Format:	MDPR_H_SIMD8				
		Slots [7:0] Alpha					



Half Precision OM S0A SIMD16 Render Target Data Payload

MDP_RTWH_MA16 - Half Precision OM S0A SIMD16 Render			
		Target Data Payload	
Size (in bits):	1536		
Default Value:			
DWord	Bit	Description	
0.0-0.7	255:0	Source 0 Alpha[15:0] Format: MDPR_H_SIMD16 Slots [15:0] Source 0 Alpha	
1.0-1.7	255:0	oMask	4
		Format: MDPR_OMASK	
		Slots [15:0] oMask	
2.0-2.7	255:0	Red[15:0]	
		Format: MDPR_H_SIMD16	
		Slots [15:0] Red	
3.0-3.7	255:0	Green[15:0]	
		Format: MDPR_H_SIMD16	
		Slots [15:0] Green	
4.0-4.7	255:0	Blue[15:0]	
		Format: MDPR_H_SIMD16	
		Slots [15:0] Blue	
5.0-5.7	255:0	Alpha[15:0]	
		Format: MDPR_H_SIMD16	
		Slots [15:0] Alpha	



Half Precision OM SIMD8 Dual Source Render Target Data Payload

MDP_RT	WH_M	8DS - Half Precision OM SIMD8 Dual Source Render			
		Target Data Payload			
Size (in bits):	128	80			
Default Value:	Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000				
		00000000, 0x00000000, 0x00000000, 0x00000000			
		00000000, 0x00000000, 0x00000000, 0x00000000			
		00000000, 0x00000000, 0x00000000, 0x00000000			
		00000000, 0x00000000, 0x00000000, 0x00000000			
		00000000, 0x00000000, 0x000000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	oMask			
		Format: MDPR_OMASK			
	oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.				
1.0-1.7	255:0	Red			
		Format: MDPR_DSH_SIMD8			
		Slots[7:0] or [15:8] of Src0 and Src1 Red			
2.0-2.7 255:0 Gre		Green			
		Format: MDPR_DSH_SIMD8			
		Slots[7:0] or [15:8] of Src0 and Src1 Green			
3.0-3.7	255:0	Blue			
		Format: MDPR_DSH_SIMD8			
		Slots[7:0] or [15:8] of Src0 and Src1 Blue			
4.0-4.7	255:0	Alpha			
		Format: MDPR_DSH_SIMD8			
		Slots[7:0] or [15:8] of Src0 and Src1 Alpha			



Half Precision OM SIMD8 Render Target Data Payload

MDP_RTWH_M8 - Half Precision OM SIMD8 Render Target Data			
		Payload	
Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	oMask	
		Format: MDPR_OMASK	
		Slots [7:0] oMask. Upper half ignored.	
1.0-1.7	255:0	Red	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Red	
2.0-2.7	255:0	Green	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Green	
3.0-3.7	255:0	Blue	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Blue	
4.0-4.7	255:0	Alpha	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Alpha	



Half Precision OM SIMD16 Render Target Data Payload

MDP_RTWH	_M16 - Ha	If Precision OM S	SIMD16 Render Target Data
		Payload	
Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000, 0x00000000, 0x00000000, 0x00000000		
			000000, 0x00000000, 0x00000000,
	•		000000, 0x00000000, 0x00000000,
	·		000000, 0x000000000, 0x000000000,
		0000000, 0x000000000, 0x00 0000000, 0x00000000, 0x00	000000, 0x00000000, 0x00000000,
	1	1	
DWord	Bit		Description
0.0-0.7	255:0	oMask	
		Format:	MDPR_OMASK
		Slots [15:0] oMask	
1.0-1.7	255:0	Red[15:0]	
		Format: MI	DPR_H_SIMD16
		Slots [15:0] Red	
2.0-2.7	255:0	Green[15:0]	
		Format: MI	DPR_H_SIMD16
		Slots [15:0] Green	
3.0-3.7	255:0	Blue[15:0]	
		Format: MI	DPR_H_SIMD16
		Slots [15:0] Blue	
4.0-4.7	255:0	Alpha[15:0]	
		Format: MI	DPR_H_SIMD16
		Slots [15:0] Alpha	



Half Precision OS OM S0A SIMD8 Render Target Data Payload

MDP_RT\	MDP_RTWH_SMA8 - Half Precision OS OM S0A SIMD8 Render			
		Target Dat	a Payload	
Size (in bits):	1792			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Source 0 Alpha		
		Format: Slots [7:0] Source 0 Al	MDPR_H_SIMD8	
1.0-1.7	255:0	oMask		
		Format: Slots [7:0] oMask. Upp	MDPR_OMASK oer half ignored.	
2.0-2.7	255:0	Red		
		Format: Slots [7:0] Red	MDPR_H_SIMD8	
3.0-3.7	255:0	Green		
		Format: Slots [7:0] Green	MDPR_H_SIMD8	
4.0-4.7	255:0	Blue		
		Format: Slots [7:0] Blue	MDPR_H_SIMD8	
5.0-5.7	255:0	Alpha		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Alpha		



MDP_RTWH_SMA8 - Half Precision OS OM S0A SIMD8 Render				
Target Data Payload				
6.0-6.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



Half Precision OS OM SIMD8 Dual Source Render Target Data Payload

MDP_R	MDP_RTWH_SM8DS - Half Precision OS OM SIMD8 Dual Source				
		Render Ta	arget Data Payload		
Size (in bits):	153	36			
Default Value:					
DWord	Bit		Description		
0.0-0.7	255:0	oMask Format: oMask for slots [7:0] a	mdPR_OMASK nd [15:8]. Operation selects upper or lower half.		
1.0-1.7	255:0	Red			
		Format: Slots[7:0] or [15:8] of S	MDPR_DSH_SIMD8 Src0 and Src1 Red		
2.0-2.7	255:0	Green			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of \$	Src0 and Src1 Green		
3.0-3.7	255:0	Blue			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of 5	Src0 and Src1 Blue		
4.0-4.7	255:0	Alpha			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of \$	Src0 and Src1 Alpha		
5.0-5.7	255:0	Stencil			
		Format:	MDPR_STENCIL		
		Slots [7:0] or [15:8] of	Stencil		



Half Precision OS OM SIMD8 Render Target Data Payload

MDP_RT\	WH_SM8	- Half Precision OS OM SIMD8 Render Target	
		Data Payload	
Size (in bits): Default Value:	1536 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	oMask Format: Slots [7:0] oMask. Upper half ignored.	
1.0-1.7	255:0	Red Format: MDPR_H_SIMD8 Slots [7:0] Red	
2.0-2.7	255:0	Green Format: MDPR_H_SIMD8 Slots [7:0] Green	
3.0-3.7	255:0	Blue Format: MDPR_H_SIMD8 Slots [7:0] Blue	
4.0-4.7	255:0	Alpha Format: MDPR_H_SIMD8 Slots [7:0] Alpha	
5.0-5.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil	



Half Precision OS S0A SIMD8 Render Target Data Payload

MDP_RTWI	H_SA8 - Ha	alf Precision C	OS SOA SIMD8 Render Target
		Data Payl	oad
Size (in bits):	1536	_	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description
0.0-0.7	255:0	Source 0 Alpha	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Source 0 /	Alpha
1.0-1.7	255:0	Red	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Red	
2.0-2.7	255:0	Green	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Green	
3.0-3.7	255:0	Blue	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Blue	
4.0-4.7	255:0	Alpha	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Alpha	
5.0-5.7	255:0	Stencil	
		Format:	MDPR_STENCIL
		Slots [7:0] Stencil	



Half Precision OS SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_S8DS - Half Precision OS SIMD8 Dual Source Render				
		Target Data Payload		
Size (in bits):	1280	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
	0x000000	00, 0x0000000, 0x00000000, 0x00000000		
DWord	Bit	Description		
0.0-0.7	255:0	Red		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Red		
1.0-1.7	255:0	Green		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Green		
2.0-2.7	255:0	Blue		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Blue		
3.0-3.7	255:0	Alpha		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Alpha		
4.0-4.7	255:0	Stencil		
		Format: MDPR_STENCIL		
		Slots [7:0] or [15:8] of Stencil		



Half Precision OS SIMD8 Render Target Data Payload

MDP_RTWH_S8 - Half Precision OS SIMD8 Render Target Data			
		Payload	
Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
	·	0000000, 0x00000000, 0x00000000, 0x00000000	
		0000000, 0x00000000, 0x00000000, 0x00000000	
	0x0000000, 0x0	0000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	Red	
0.0 0.7	233.0	Format: MDPR_H_SIMD8	
		Slots [7:0] Red	
1.0-1.7	255:0	Green	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Green	
2.0-2.7	255:0	Blue	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Blue	
3.0-3.7	255:0	Alpha	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Alpha	
4.0-4.7	255:0	Stencil	
		Format: MDPR_STENCIL	
		Slots [7:0] Stencil	



Half Precision OS SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTWI	H_SZMA8	3 - Half Precision OS SZ OM S0A SIMD8 Render		
		Target Data Payload		
Size (in bits): Default Value:	2048 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha Format: MDPR_H_SIMD8 Slots [7:0] Source 0 Alpha		
1.0-1.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.		
2.0-2.7	255:0	Red Format: MDPR_H_SIMD8 Slots [7:0] Red		
3.0-3.7	255:0	Green Format: MDPR_H_SIMD8 Slots [7:0] Green		
4.0-4.7	255:0	Blue Format: MDPR_H_SIMD8 Slots [7:0] Blue		
5.0-5.7	255:0	Alpha Format: MDPR_H_SIMD8 Slots [7:0] Alpha		

intel

MDP_RTWH_SZMA8 - Half Precision OS SZ OM S0A SIMD8 Render				
		Target Data	Payload	
6.0-6.7	255:0	Source Depth		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source Depth		
7.0-7.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



Half Precision OS SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_	RTWH	SZM8DS -	Half Precision OS SZ OM SIMD8 Dual			
		Source Rer	nder Target Data Payload			
Size (in bits): Default Value:	0x0 0x0 0x0 0x0 0x0 0x0 0x0	Source Render Target Data Payload 792 ×00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	,	Description			
0.0-0.7	255:0	oMask Format: MDPR_OMASK oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.				
1.0-1.7	255:0	Red Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Red				
2.0-2.7	255:0	Green Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Green				
3.0-3.7	255:0	Blue Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Blue				
4.0-4.7	255:0	Alpha Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Alpha				
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] or [15:8] of Source Depth				



MDP_RTWH_SZM8DS - Half Precision OS SZ OM SIMD8 Dual				
	Source Render Target Data Payload			
6.0-6.7	255:0	Stencil		
		Format: MDPR_STENCIL		
		Slots [7:0] or [15:8] of Stencil		



Half Precision OS SZ OM SIMD8 Render Target Data Payload

MDP_RT	WH_SZN	M8 - Half Precision OS SZ OM SIMD8 Render	
		Target Data Payload	
Size (in bits): Default Value:	1792 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.	
1.0-1.7	255:0	Red Format: MDPR_H_SIMD8 Slots [7:0] Red	
2.0-2.7	255:0	Green Format: MDPR_H_SIMD8 Slots [7:0] Green	
3.0-3.7	255:0	Blue Format: MDPR_H_SIMD8 Slots [7:0] Blue	
4.0-4.7	255:0	Alpha Format: MDPR_H_SIMD8 Slots [7:0] Alpha	
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth	



MDP_RTWH_SZM8 - Half Precision OS SZ OM SIMD8 Render				
Target Data Payload				
6.0-6.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



Half Precision OS SZ S0A SIMD8 Render Target Data Payload

MDP_R1	TWH_SZA8	- Half Precisi	ion OS SZ S0A SIMD8 Render	
		Target Data	Payload	
Size (in bits):	1792			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
		0x00000000, 0x00000000, 0x00000000, 0x00000000		
			00, 0x00000000, 0x00000000, 0x00000000,	
	•	•	00, 0x00000000, 0x00000000, 0x00000000, 00, 0x00000000, 0x00000000, 0x00000000,	
			00, 0x00000000, 0x000000000, 0x000000000	
			00, 0x00000000, 0x00000000, 0x000000000,	
	0x00000000, 0x		0,000000000,00000000,000000000,	
DWord	Bit		Description	
0.0-0.7	255:0	Source 0 Alpha		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Source	Slots [7:0] Source 0 Alpha	
1.0-1.7	255:0	Red		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Red		
2.0-2.7	255:0	Green		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Green		
3.0-3.7	255:0	Blue		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Blue		
4.0-4.7	255:0	Alpha		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Alpha		
5.0-5.7	255:0	Source Depth		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source	Depth	



MDP_RTWH_SZA8 - Half Precision OS SZ S0A SIMD8 Render			
Target Data Payload			
6.0-6.7	255:0	Stencil Format: Slots [7:0] Stenci	MDPR_STENCIL



Half Precision OS SZ SIMD8 Dual Source Render Target Data Payload

MDP_RT	WH_SZ8	BDS - Half Precision OS SZ SIMD8 Dual Source			
		Render Target Data Payload			
Size (in bits): Default Value:	0x000000 0x000000 0x000000 0x000000 0x000000	000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord 0.0-0.7	Bit 255:0	Description Red			
0.0-0.7	233.0	Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Red			
1.0-1.7	255:0	Green Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Green			
2.0-2.7	255:0	Blue Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Blue			
3.0-3.7	255:0	Alpha Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Alpha			
4.0-4.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] or [15:8] of Source Depth			
5.0-5.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] or [15:8] of Stencil			



Half Precision OS SZ SIMD8 Render Target Data Payload

MDP_RTWH_	SZ8 - Hal	f Precision OS	S SZ SIMD8 Render Target Data	
		Payloa	nd	
Size (in bits):	1536			
	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Red		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Red		
1.0-1.7	255:0	Green		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Green		
2.0-2.7	255:0	Blue		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Blue		
3.0-3.7	255:0	Alpha		
		Format:	MDPR_H_SIMD8	
		Slots [7:0] Alpha		
4.0-4.7	255:0	Source Depth		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source D	epth	
5.0-5.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



Half Precision Replicated Pixel Render Target Data Payload Register

MDPR_H	I_RGBA	A - Half Precision Re Data Payload I	plicated Pixel Render Target
Size (in bits): Default Value:			0x00000000, 0x00000000, 0x00000000,
DWord	Bit		Description
0	31:16	Format: Specifies the value of all slots'	U16 green channel.
	15:0	Red Format: Specifies the value of all slots'	U16 red channel.
1	31:16	Alpha Format: Specifies the value of all slots'	U16 alpha channel.
	15:0	Blue Format: Specifies the value of all slots'	U16 blue channel.
27	191:0	Reserved Access: Format:	RO MBZ



Half Precision Replicated SIMD16 Render Target Data Payload

MDP_RTWH_16REP - Half Precision Replicated SIMD16 Render				
	1	Target Dat	a Payload	
Size (in bits):	256			
	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000			
DWord	Bit Description			
0.0-0.7	255:0	RGBA		
		Format:	MDPR_H_RGBA	
		RGBA for all slo	ts [15:0]	



Half Precision S0A SIMD8 Render Target Data Payload

MDP_RTWH_A8 - Half Precision S0A SIMD8 Render Target Data			
		Payload	
Size (in bits):	1280		
Default Value:		0000000, 0x00000000, 0x00000000, 0x00000000	
		0000000, 0x00000000, 0x00000000, 0x00000000	
	•	0000000, 0x00000000, 0x00000000, 0x00000000	
		0000000, 0x00000000, 0x00000000, 0x00000000	
		0000000, 0x00000000, 0x00000000, 0x00000000	
	•	0000000, 0x00000000, 0x000000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	Source 0 Alpha	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Source 0 Alpha	
1.0-1.7	255:0	Red	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Red	
2.0-2.7	255:0	Green	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Green	
3.0-3.7	255:0	Blue	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Blue	
4.0-4.7	255:0	Alpha	
		Format: MDPR_H_SIMD8	
		Slots [7:0] Alpha	



Half Precision S0A SIMD16 Render Target Data Payload

MDP_RTWH	_A16 - Hal	f Precision S0A SIMD16 Render Target Data
		Payload
Size (in bits):	1280	
Default Value:		0000000, 0x00000000, 0x00000000, 0x00000000
		00000000, 0x00000000, 0x000000000, 0x00000000
		00000000, 0x00000000, 0x00000000, 0x00000000
		00000000, 0x00000000, 0x00000000, 0x00000000
		00000000, 0x00000000, 0x000000000, 0x00000000
		0000000, 0x00000000, 0x00000000
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha[15:0]
		Format: MDPR_H_SIMD16
		Slots [15:0] Source 0 Alpha
1.0-1.7	255:0	Red[15:0]
		Format: MDPR_H_SIMD16
		Slots [15:0] Red
2.0-2.7	255:0	Green[15:0]
		Format: MDPR_H_SIMD16
		Slots [15:0] Green
3.0-3.7	255:0	Blue[15:0]
		Format: MDPR_H_SIMD16
		Slots [15:0] Blue
4.0-4.7	255:0	Alpha[15:0]
		Format: MDPR_H_SIMD16
		Slots [15:0] Alpha



Half Precision SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_8DS - Half Precision SIMD8 Dual Source Render			
		Targ	jet Data Payload
Size (in bits):	1024		
Default Value:		•	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		•	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		•	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		000, 0x00000000 000, 0x00000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0.0-0.7	255:0	Red	
		Format:	MDPR_DSH_SIMD8
		Slots[7:0] or	[15:8] of Src0 and Src1 Red
1.0-1.7	255:0	Green	
		Format:	MDPR_DSH_SIMD8
			[15:8] of Src0 and Src1 Green
2.0-2.7	255:0	Blue	
		Format:	MDPR_DSH_SIMD8
		Slots[7:0] or	[15:8] of Src0 and Src1 Blue
3.0-3.7	255:0	55:0 Alpha	
		Format:	MDPR_DSH_SIMD8
	Slots[7:0] or [15:8] of Src0 and Src1 Alpha		[15:8] of Src0 and Src1 Alpha



Half Precision SIMD8 Message Data Payload Register

		R	legister en la	
Size (in bits):	256			
Default Value:		000000, 0x00000000, 0x0 000000, 0x00000000	0000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit		Description	
0	31:16	Data1		
		Format:	IEEE_FLOAT16	
		Specifies the slot 1 dat	ta in this payload register	
-	15:0	Data0		
		Format:	IEEE_FLOAT16	
		Specifies the slot 0 dat	ta in this payload register	
1	31:16	Data3		
		Format:	IEEE_FLOAT16	
		Specifies the slot 3 data in this payload register		
-	15:0	Data2		
		Format:	IEEE_FLOAT16	
		Specifies the slot 2 dat	ta in this payload register	
2	31:16	Data5		
		Format:	IEEE_FLOAT16	
		Specifies the slot 5 dat	ta in this payload register	
	15:0	Data4		
		Format:	IEEE_FLOAT16	
		Specifies the slot 4 dat	ta in this payload register	
3	31:16	Data7		
		Format:	IEEE_FLOAT16	
		Specifies the slot 7 dat	ta in this payload register	
	15:0	Data6		
		Format:	IEEE_FLOAT16	
		Specifies the slot 6 dat	ta in this payload register	



MDPR_H_SIMD8 - Half Precision SIMD8 Message Data Payload Register					
47	127:0	Reserved			
		Access: RO			
		Format: MBZ			



Half Precision SIMD8 Render Target Data Payload

MDP_RTWH_	8 - Half Pr	ecision SIMD8	Render Target Data Payload
Size (in bits):	1024		
	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description
0.0-0.7	255:0	Red	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Red	
1.0-1.7	255:0	Green	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Green	
2.0-2.7	255:0	Blue	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Blue	
3.0-3.7	255:0	Alpha	
		Format:	MDPR_H_SIMD8
		Slots [7:0] Alpha	



Half Precision SIMD16 Message Data Payload Register

MDPR_H	SIMD	16 - Half Prec	ision SIMD16 Message Data Payload
			Register
Size (in bits):	256		
Default Value:		0000000, 0x00000000, 0x 0000000, 0x00000000	x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0	31:16	Data1	
		Format:	IEEE_FLOAT16
		Specifies the slot 1 da	ata in this payload register
	15:0	Data0	
		Format:	IEEE_FLOAT16
		Specifies the slot 0 da	ata in this payload register
1	31:16	Data3	
		Format:	IEEE_FLOAT16
		Specifies the slot 3 da	ata in this payload register
	15:0	Data2	
		Format:	IEEE_FLOAT16
		Specifies the slot 2 da	ata in this payload register
2	31:16	Data5	
		Format:	IEEE_FLOAT16
		Specifies the slot 5 da	ata in this payload register
	15:0	Data4	
		Format:	IEEE_FLOAT16
		Specifies the slot 4 da	ata in this payload register
3	31:16	Data7	
		Format:	IEEE_FLOAT16
		Specifies the slot 7 da	ata in this payload register
	15:0	Data6	
		Format:	IEEE_FLOAT16
		Specifies the slot 6 da	ata in this payload register



MDPR_H	H_SIMD	16 - Half P	recision SIMD16 Message Data Payload
			Register
4	4 31:16		
		Format:	IEEE_FLOAT16
		Specifies the slo	t 9 data in this payload register
	15:0	Data8	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 8 data in this payload register
5	31:16	Data11	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 11 data in this payload register
	15:0	Data10	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 10 data in this payload register
6	31:16	Data13	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 13 data in this payload register
	15:0	Data12	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 12 data in this payload register
7	31:16	Data15	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 15 data in this payload register
	15:0	Data14	
		Format:	IEEE_FLOAT16
		Specifies the slo	t 14 data in this payload register



Half Precision SIMD16 Render Target Data Payload

MDP_RT\	NH_16 - H	alf Precision	SIMD16 Render Target Data
		Paylo	ad
Size (in bits):	1024		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description
0.0-0.7	255:0	Red[15:0]	
		Format:	MDPR_H_SIMD16
		Slots [15:0] Red	
1.0-1.7	255:0	Green[15:0]	
		Format:	MDPR_H_SIMD16
		Slots [15:0] Green	
2.0-2.7	255:0	Blue[15:0]	
		Format:	MDPR_H_SIMD16
		Slots [15:0] Blue	
3.0-3.7	255:0	Alpha[15:0]	
		Format:	MDPR_H_SIMD16
		Slots [15:0] Alpha	



Half Precision SZ OM S0A SIMD8 Render Target Data Payload

MDP_RT	WH_ZM	A8 - Half Precision SZ OM S0A SIMD8 Render		
		Target Data Payload		
Size (in bits):	1792			
Default Value:	1792 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha		
		Format: MDPR_H_SIMD8		
		Slots [7:0] Source 0 Alpha		
1.0-1.7	255:0	oMask		
		Format: MDPR_OMASK		
		Slots [7:0] oMask. Upper half ignored.		
2.0-2.7	255:0	Red		
		Format: MDPR_H_SIMD8		
		Slots [7:0] Red		
3.0-3.7	255:0	Green		
		Format: MDPR_H_SIMD8		
		Slots [7:0] Green		
4.0-4.7	255:0	Blue		
		Format: MDPR_H_SIMD8		
		Slots [7:0] Blue		
5.0-5.7	255:0	Alpha		
		Format: MDPR_H_SIMD8		
		Slots [7:0] Alpha		



MDP_RTWH_ZMA8 - Half Precision SZ OM S0A SIMD8 Render			
Target Data Payload			
6.0-6.7	255:0	Source Depth	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source Depth	



Half Precision SZ OM S0A SIMD16 Render Target Data Payload

MDP_RTW	H_ZMA16	- Half Precision SZ OM S0A SIMD16 Render	
		Target Data Payload	
Size (in bits): Default Value:	2048 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	Source 0 Alpha Format: MDPR_H_SIMD16 Slots [15:0] Source 0 Alpha	
1.0-1.7	255:0	OMask Format: MDPR_OMASK Slots [15:0] oMask	
2.0-2.7	255:0	Red Format: MDPR_H_SIMD16 Slots [15:0] Red	
3.0-3.7	255:0	Green Format: MDPR_H_SIMD16 Slots [15:0] Green	
4.0-4.7	255:0	Blue Format: MDPR_H_SIMD16 Slots [15:0] Blue	
5.0-5.7	255:0	Alpha Format: MDPR_H_SIMD16 Slots [15:0] Alpha	



MDP_RTWH_ZMA16 - Half Precision SZ OM S0A SIMD16 Render					
	Target Data Payload				
6.0-6.7	255:0	Source Depth[7:0]			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source De	epth		
7.0-7.7	255:0	Source Depth[15:8]			
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Source Depth			



Half Precision SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_R	MDP_RTWH_ZM8DS - Half Precision SZ OM SIMD8 Dual Source				
		Render Targ	get Data Payload		
Size (in bits):	153	36			
Default Value:	0x0 0x0 0x0 0x0 0x0	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	oMask Format: oMask for slots [7:0] and	MDPR_OMASK [15:8]. Operation selects upper or lower half.		
1.0-1.7	255:0	Red			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0	and Src1 Red		
2.0-2.7	255:0	Green			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0	and Src1 Green		
3.0-3.7	255:0	Blue			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Blue			
4.0-4.7 255:0 Alpha		Alpha			
		Format:	MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0	and Src1 Alpha		
5.0-5.7	255:0	Source Depth			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] or [15:8] of Sou	urce Depth		



Half Precision SZ OM SIMD8 Render Target Data Payload

MDP_RT\	MDP_RTWH_ZM8 - Half Precision SZ OM SIMD8 Render Target			
		Data Payload		
Size (in bits): Default Value:	0x00000000 0x00000000 0x00000000 0x000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description		
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.		
1.0-1.7	255:0	Red Format: MDPR_H_SIMD8 Slots [7:0] Red		
2.0-2.7	255:0	Green Format: MDPR_H_SIMD8 Slots [7:0] Green		
3.0-3.7	255:0	Blue Format: MDPR_H_SIMD8 Slots [7:0] Blue		
4.0-4.7	255:0	Alpha Format: MDPR_H_SIMD8 Slots [7:0] Alpha		
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth		



Half Precision SZ OM SIMD16 Render Target Data Payload

MDP_RTWH_ZM16 - Half Precision SZ OM SIMD16 Render Target				
		Data Payload		
Size (in bits): Default Value:	1792 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [15:0] oMask		
1.0-1.7	255:0	Red[15:0] Format: MDPR_H_SIMD16 Slots [15:0] Red		
2.0-2.7	255:0	Green[15:0] Format: MDPR_H_SIMD16 Slots [15:0] Green		
3.0-3.7	255:0	Blue[15:0] Format: MDPR_H_SIMD16 Slots [15:0] Blue		
4.0-4.7	255:0	Alpha[15:0] Format: MDPR_H_SIMD16 Slots [15:0] Alpha		
5.0-5.7	255:0	Source Depth[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Source Depth		



MDP_RTWH_ZM16 - Half Precision SZ OM SIMD16 Render Target			
Data Payload			
6.0-6.7	255:0	Source Depth[15:8]	
		Format:	MDP_DW_SIMD8
		Slots [15:8] Source Dep	th



Half Precision SZ S0A SIMD8 Render Target Data Payload

MDP_RTWH_ZA8 - Half Precision SZ S0A SIMD8 Render Target					
		Data Pay	/load		
Size (in bits):	1536				
Default Value:	0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0	000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	Source 0 Alpha			
		Format:	MDPR_H_SIMD8		
		Slots [7:0] Source () Alpha		
1.0-1.7	255:0	Red			
		Format:	MDPR_H_SIMD8		
		Slots [7:0] Red			
2.0-2.7	255:0	Green			
		Format:	MDPR_H_SIMD8		
		Slots [7:0] Green			
3.0-3.7	255:0	Blue			
		Format:	MDPR_H_SIMD8		
		Slots [7:0] Blue			
4.0-4.7	255:0	Alpha			
		Format:	MDPR_H_SIMD8		
		Slots [7:0] Alpha			
5.0-5.7	255:0	Source Depth			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source [Depth		



Half Precision SZ S0A SIMD16 Render Target Data Payload

MDP_RTW	H_ZA16 - H	alf Precision	SZ SOA SIMD16 Render Target
		Data Pay	load
Size (in bits):	1792		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000, 0x0	0000000	
DWord	Bit		Description
0.0-0.7	255:0	Source 0 Alpha[15:0	0]
		Format: Slots [15:0] Source 0	MDPR_H_SIMD16 Alpha
1.0-1.7	255:0	Red[15:0]	
		Format: Slots [15:0] Red	MDPR_H_SIMD16
2.0-2.7	255:0	Green[15:0]	
		Format: Slots [15:0] Green	MDPR_H_SIMD16
3.0-3.7	255:0	Blue[15:0]	
		Format: Slots [15:0] Blue	MDPR_H_SIMD16
4.0-4.7	255:0	Alpha[15:0]	
		Format: Slots [15:0] Alpha	MDPR_H_SIMD16
5.0-5.7	255:0	Source Depth[7:0]	
		Format: Slots [7:0] Source De	MDP_DW_SIMD8 epth



MDP_RTWH_ZA16 - Half Precision SZ S0A SIMD16 Render Target					
	Data Payload				
6.0-6.7	255:0	Source Depth[15:8]			
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Source Dep	th		



Half Precision SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_Z8DS - Half Precision SZ SIMD8 Dual Source Render				
		Target Data Payload		
Size (in bits):	1280			
Default Value:		000, 0x00000000, 0x000000000, 0x00000000		
		000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		000, 0x00000000, 0x00000000, 0x000000000		
		000, 0x00000000, 0x00000000, 0x000000000		
		000, 0x00000000, 0x00000000, 0x000000000		
DWord	Bit	Description		
0.0-0.7	255:0	Red		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Red		
1.0-1.7	255:0	Green		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Green		
2.0-2.7	255:0	Blue		
		Format: MDPR_DSH_SIMD8		
		Slots[7:0] or [15:8] of Src0 and Src1 Blue		
3.0-3.7	255:0	Alpha		
		Format: MDPR_DSH_SIMD8		
	Slots[7:0] or [15:8] of Src0 and Src1 Alpha			
4.0-4.7	255:0	Source Depth		
		Format: MDP_DW_SIMD8		
		Slots [7:0] or [15:8] of Source Depth		



Half Precision SZ SIMD8 Render Target Data Payload

MDP_RTWH_Z8 - Half Precision SZ SIMD8 Render Target Data					
	Payload				
Size (in bits):	1280				
	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	Red			
		Format: MDPR_H_SIMD8			
		Slots [7:0] Red			
1.0-1.7	255:0	Green			
		Format: MDPR_H_SIMD8			
		Slots [7:0] Green			
2.0-2.7	255:0	Blue			
		Format: MDPR_H_SIMD8			
		Slots [7:0] Blue			
3.0-3.7	255:0	Alpha			
		Format: MDPR_H_SIMD8			
		Slots [7:0] Alpha			
4.0-4.7	255:0	Source Depth			
		Format: MDP_DW_SIMD8			
		Slots [7:0] Source Depth			



Half Precision SZ SIMD16 Render Target Data Payload

MDP_RTWI	H_ Z 16 - Ha	alf Precision S	SZ SIMD16 Render Target Data	
		Paylo	ad	
Size (in bits):	1536			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Red[15:0]		
		Format:	MDPR_H_SIMD16	
		Slots [15:0] Red		
1.0-1.7	255:0	Green[15:0]		
		Format:	MDPR_H_SIMD16	
		Slots [15:0] Green		
2.0-2.7	255:0	Blue[15:0]		
		Format:	MDPR_H_SIMD16	
		Slots [15:0] Blue		
3.0-3.7	255:0	Alpha[15:0]		
		Format:	MDPR_H_SIMD16	
		Slots [15:0] Alpha		
4.0-4.7	255:0	Source Depth[7:0]		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source D	epth	
5.0-5.7	255:0	Source Depth[15:8]	1	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Source	Depth	



Hardware-Detected Error Bit Definitions

		Hardv	vare-Detec	ted Error Bit I	Definitions	
Source:		RenderCS				
Size (in b	oits):	32				
Default \	/alue:	0x0000000	00			
DWord	Bit			Description		
0	31:8	Reserved				
		Access:			RO	
		Format:			MBZ	
	7	Reserved				
	6:3	Reserved				
		Access:			RO	
		Format:			MBZ	
	2		command classifi		ed in a non-privileged batch buffer. The ontinue.	
	1	Reserved				
		Access:			RO	
		Format:			MBZ	
	0	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 				
	Description					
1 Instruction Error detected					ted	
		Programming Notes				
		This error indicat	ions cannot be cle	eared except by reset (i.	e., it is a fatal error).	



Hardware Status Page Layout

Hardware Status Page Layout

Source: BSpec Size (in bits): 32768

> 0x00000000, 0x00000000,



Hardware Status Page Layout

0x00000000,



Hardware Status Page Layout

0x00000000,



		Hardware Status Page Layout			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x0000000, 0x00000000, 0x00000000, 0x00000000				
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x000000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x000000000, 0x00000000			
	0x00	0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00000000, 0x000000000, 0x000000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000			
	0x00000000, 0x000000000, 0x000000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x000000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
		0000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0	31:0	Interrupt Status Register Storage			
		The content of the ISR register is written to this location whenever an "unmasked" bit			
		of the ISR (as determined by the HWSTAM register) changes state.			
13	95:0	Reserved			
		Access: RO			
		Format: MBZ			



	Hardware Status Page Layout				
4	31:0	Ring Head Pointer Storage			
			De	scription	
			as result of an M	I_REPORT_H	ter (register DWord 1) are written IEAD instruction or as the result of
515	351:0	Reserved			
		Access:			RO
		Format:			MBZ
1639	767:0	Context Status DWor	ds		
		Format:	CONTEXT STAT	'US[12]	
4046	223:0	Reserved			
These dwords		Access:			RO
are reserved.		Format:			MBZ
47	31:0	Last Written Status Offset			
481023	31231:0	General Purpose			
		Format: U32[976]			
These locations can be used for general purpose via the MI_STORE_DATA_IMM instructions.			ia the MI_STORE_DATA_INDEX or		



HCP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD

		HCP_PAK_INS	SERT_OBJECT_INDIREC	T_PAYLOAD	
Source:		VideoCS			
Size (in bi	ts):	128			
Default V	alue:	0x00000000, 0x0	0000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0	31:0	Indirect Payload Data	Size in bits		
		Format:		U32	
		Number of bits to be inserted. Not including those skipped bytes in the beginning. For VP9: the Data is always valid from start of cache-line, no offset is allowed.			
12	63:0	Indirect Payload Base	Address		
		Format: Sp	litBaseAddress64ByteAligned		
		48-bit address of the indirect payload data in memory buffer.			
		Programming Notes			
		Payload must begin in a byte position, but the payload can be ended in a bit position.			
3	31:0	Indirect Payload Base Address			
		Format:	MemoryAddressAttributes		



HCP_REF_LIST_ENTRY

	HCP_REF_LIST_ENTRY				
Size (in b	Size (in bits): 32				
Default \	Default Value: 0x00000000				
DWord	Bit		Description		
0	31:16	Reserved			
		Access:		RO	
		Format:		MBZ	
	15	bottom_field_flag			
		Format:		U1	
		Where X is the RefPicListNum a i=0, DW17 corresponds to i=15.	nd i is the list entry numbe	er 0 through 15. DW2 corresponds to	
		Value		Name	
		0	Bottom Field		
		1	Top Field		
		Programming Notes			
		Not supported in encoder mod	e. 		
	14	field_pic_flag Format:		U1	
			nd i is the list entry numbe	er 0 through 15. DW2 corresponds to	
		Value		Name	
		0	Video Frame		
		1	Video Field		
			Programming Note	es	
		Not supported in encoder mod	e. 		
	13	LongTermReference		· · · · · · · · · · · · · · · · · · ·	
		Format:	1111 11 111 111 111	U1	
		where X is the RefPicListNum a $i=0$, DW17 corresponds to $i=15$.		er 0 through 15. DW2 corresponds to	
		Value		Name	
			erm reference		
			erm reference		



			HCP_REF_LIST_ENTRY	
	12	luma_weight_	IX_flag	
		Format:	U1	
			e RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to responds to i=15.	
		Value	Name	
		0	Default weighted prediction for luma	
		1	Explicit weighted prediction for Luma	
	11	chroma_weigh	nt_IX_flag	
		Format:	U1	
			e RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to responds to i=15.	
		Value	Name	
		0	Default weighted prediction for Chroma	
		1	Explicit weighted prediction for Chroma	
1	10:8	8 list_entry_IX: Reference Picture Frame ID (RefAddr[0-7])		
		Format:	U3	
		i=0, DW17 cor The reference p addressdefined	e RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to responds to i=15. Dicture frame ID identifies the reference picture associated with the base in Reference Picture Address (RefAddr[0-7]) in theADDR_STATE command.	
	7:0	Reference Pic	ture tb Value	
		Format:	U8	
		i=0, DW17 cori clip(-128,127, 0 bit signed.	e RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to responds to i=15. CurrentPOC - RefPOC), where RefPOC is the POC value of the reference picture. 8- ation process for temporal luma motion vector prediction" in the HEVC standard.	



HCP_TILE_POSITION_IN_CTB

	НС	P_TILE_PC	SITION_IN_CTB	
Size (in bits):	32			
Default Value:	0x00000000			
DWor	d	Bit	De	escription
0		31:24	CtbPos3+i	
			Format:	U8
		23:16	CtbPos2+i	
			Format:	U8
		15:8	CtbPos1+i	
			Format:	U8
		7:0	CtbPos0+i	
			Format:	U8



HCP_TILE_POSITION_IN_CTB_MSB

		HCP_TILE_POSITION_IN_CTB	_MSB	
Size (in bits)):	64		
Default Value:		0x0000000, 0x00000000		
Added to s	upport 1	6k picture size.		
DWord	Bit	Description		
01	63:44	Reserved		
		Access:	RO	
		Format:	MBZ	
	43:42	Ctb position of tile 21 [9:8] MSB 2 bits of CTB row position of tile row 21.		
		Programming Not	es	
		Please note that this field is MBZ for columns		
	41:40	Ctb row position of tile column 20 [9:8] MSB 2 bits of CTB row position of tile row 20.		
		Programming Notes		
		Please note that this field is MBZ for columns		
	39:38	Ctb row position of tile column 19 [9:8] MSB 2 bits of CTB row or column position of tile row or column 19.		
	37:36	Ctb row position of tile column 18 [9:8] MSB 2 bits of CTB row or column position of tile row or column 18.		
	35:34	Ctb row position of tile column 17 [9:8] MSB 2 bits of CTB row or column position of tile row or column 17.		
	33:32	·		
	31:30	Ctb row position of tile column 15 [9:8]		
		MSB 2 bits of CTB row or column position of tile row of	or column 15.	
	29:28	Ctb row position of tile column 14 [9:8] MSB 2 bits of CTB row or column position of tile row of	or column 14.	
	27:26	Ctb row position of tile column 13 [9:8] MSB 2 bits of CTB row or column position of tile row of		
	25:24	Ctb row position of tile column 12 [9:8]		
		MSB 2 bits of CTB row or column position of tile row of	or column 12.	
	23:22	Ctb row position of tile column 11 [9:8] MSB 2 bits of CTB row or column position of tile row of	or column 11.	
	21:20	Ctb row position of tile column 10 [9:8] MSB 2 bits of CTB row or column position of tile row or	or column 10.	
	19:18	Ctb row position of tile column 9 [9:8] MSB 2 bits of CTB row or column position of tile row or		



		HCP_TILE_POSITION_IN_CTB_MSB
1	7:16	Ctb row position of tile column 8 [9:8] MSB 2 bits of CTB row or column position of tile row or column 8.
1	5:14	Ctb row position of tile column 7 [9:8] MSB 2 bits of CTB row or column position of tile row or column 7.
1	3:12	Ctb row position of tile column 6 [9:8] MSB 2 bits of CTB row or column position of tile row or column 6.
1	1:10	Ctb row position of tile column 5 [9:8] MSB 2 bits of CTB row or column position of tile row or column 5.
	9:8	Ctb row position of tile column 4 [9:8] MSB 2 bits of CTB row or column position of tile row or column 4.
	7:6	Ctb row position of tile column 3 [9:8] MSB 2 bits of CTB row or column position of tile row or column 3.
	5:4	Ctb row position of tile column 2 [9:8] MSB 2 bits of CTB row or column position of tile row or column 2.
	3:2	Ctb row position of tile column 1 [9:8] MSB 2 bits of CTB row or column position of tile row or column 1.
	1:0	Ctb row position of tile column 0 [9:8] MSB 2 bits of CTB row or column position of tile row or column 0.



HCP_WEIGHTOFFSET_CHROMA_ENTRY

Source: VideoCS Size (in bits): 32 Default Value: 0x00000000 DWord Bit Description 31:24 ChromaOffsetLX [i][1] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 23:16 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.			HCP_WEIGHTOFFSET_CHROMA_ENTRY
Default Value: 0x0000000 Description Sit	Source:		VideoCS
Description Sit ChromaOffsetLX [i][1] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC 1 ** (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7)	Size (in b	32	
O 31:24 ChromaOffsetLX [i][1] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag? (BitDepthC - 1) : 7) 23:16 delta_chroma_weight_IX[i][1] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.	Default V	/alue:	0x0000000
Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC - 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][1] Format:	DWord	Bit	Description
i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 23:16 delta_chroma_weight_IX[i][1] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC - 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.	0	31:24	ChromaOffsetLX [i][1]
Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][1] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			,
This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 23:16 delta_chroma_weight_IX[i][1] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.
(WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 23:16 delta_chroma_weight_IX[i][1] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes			Programming Notes
23:16 Format: S7			(WpOffsetHalfRangeC - 1), inclusive
Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.	-		WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7)
Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.		23:16	
to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			Format: S7
Programming Notes This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			· · · · · · · · · · · · · · · · · ·
This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.
This shall be in the range of 128 to 127, inclusive 15:8 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			
This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 ChromaOffsetLX[i][0] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			
Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.	-		This shall be in the range of 128 to 127, inclusive
to i=0, DW 33 corresponds to i=15. Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero. Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.		15:8	
Programming Notes This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			,
This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.
This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive WpOffsetHalfRangeC = 1 « (high_precision_offsets_enabled_flag ? (BitDepthC - 1) : 7) 7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			Programming Notes
7:0 delta_chroma_weight_IX[i][0] Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.			This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive
Format: S7 Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.	-		
Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.		7:0	
to i=0, DW 33 corresponds to i=15.			Format: S7
Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.			
, , , , , , , , , , , , , , , , , , , ,			Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.



HCP_WEIGHTOFFSET_CHROMA_ENTRY				
	Programming Notes			
	This shall be in the range of 128 to 127, inclusive			



HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY

		HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY
Source:		VideoCS
Size (in b	oits):	32
Default \	/alue:	0x00000000
DWord	Bit	Description
0	31:24	ChromaOffsetLX[i+1][1] MSByte
		To support 4:4:4, the chroma offsetisextended into 16-bit.
		In order to keep SW back compatible, the most significant byte is programmed here.
		Programming Notes
		This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	23:16	ChromaOffsetLX[i][1] MSByte
		To support 4:4:4, the chroma offsetisextended into 16-bit.
		In order to keep SW back compatible, the most significant byte is programmed here.
		Programming Notes
		This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	15:8	ChromaOffsetLX[i+1][0] MSByte
		To support 4:4:4, the chroma offsetisextended into 16-bit.
		In order to keep SW back compatible, the most significant byte is programmed here.
		Programming Notes
		This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	7:0	ChromaOffsetLX[i][0] MSByte
		To support 4:4:4, the chroma offsetisextended into 16-bit.
		In order to keep SW back compatible, the most significant byte is programmed here.
		Programming Notes
		This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.



HCP_WEIGHTOFFSET_LUMA_ENTRY

		HCP_WEIGHTOFFSET_LUMA	_ENTRY		
Source:	Source: VideoCS				
Size (in b	Size (in bits): 32				
Default \	/alue:	0x00000000			
DWord	Bit	Description			
0	31:24	luma_offset_IX[i] MSByte			
		To support 4:4:4, the luma offsetisextended into 16-bit.			
		In order to keep SW back compatible, the most significant			
		Programming Note			
		This is only MSByte portion of luma_offset_IX. Please refer	to LSB section for available range.		
	23:16	Reserved			
		Access:	RO		
		Format:	MBZ		
	15:8	luma_offset_IX[i]			
		Where X is the RefPicListNum and i is the list entry number $i=0$, DW17 corresponds to $i=15$.	er 0 through 15. DW2 corresponds to		
		Valid only if explicit weighted prediction for luma is enable	ed, otherwise must be zero.		
		Programming Note	es		
		This (combined with it MSbyte above) shall be in the range ofWpOffsetHalfRange _Y to WpOffsetHalfRange _Y 1,where			
		WpOffsetHalfRange _Y = 1 « (high_precision_offsets_enabl	ed_flag ? (BitDepth _Y 1) : 7)		
	7:0	delta_luma_weight_IX[i]			
		Format:	S7		
		Where X is the RefPicListNum and i is the list entry number $i=0$, DW17 corresponds to $i=15$.	er 0 through 15. DW2 corresponds to		
		Valid only if explicit weighted prediction for luma is enable	ed, otherwise must be zero.		
		Programming Note	es ·		
		When luma_weight_I0_flag[i] is equal to 1, the value of de range of 128 to 127, inclusive.	lta_luma_weight_l0[i] shall be in the		



Header

		Head	der	
Size (in bits)):	16		
Default Valu	ıe:	0x00000000		
DWord	Bit		Description	
0	15:12	SWSB[7:4]		
		Format:	SWSB[7:4]	
	This field specify the Software Scoreboard informatio			n.
	11:8	SWSB[3:0]		
		Format:	SWSB[3:0]	
		This field specify the Software Score	eboard information	٦.
	7	Reserved		
		Format:		MBZ
	6:0	Opcode		
		Format:	EU_OPCODE	_
	This field determines the operation performed by the instruction.		instruction.	



Header Forbidden Message Descriptor Control Field

MDC_M	MDC_MHF - Header Forbidden Message Descriptor Control Field				
Size (in bits):		1			
Default Value:		0x00000000			
DWord	Bit	Description			
0	0	_	Message Header Present Indicates the message forbids a message header.		
		Value	Name	Description	
		0h	No [Default]	Message header is not present	
		1h	Reserved	Not used	



Header Present Message Descriptor Control Field

MDC_	MDC_MHP - Header Present Message Descriptor Control Field					
Size (in bits):		1				
Default Value	:	0x00000000				
DWord	Bit	Description				
0	0	Message Header Present				
		Format: Boolean				
		Specifies if the	e message uses	the optional m	essage header.	
		Value	Name Description			
		0h	No Message header is not present			
		1h	Yes	/es Message header is present		



Header Required Message Descriptor Control Field

MDC_M	MDC_MHR - Header Required Message Descriptor Control Field					
Size (in bits):	1					
Default Value:	C)x00000001				
DWord	Bit		Description			
0	0	Message He	Message Header Present			
		Format:			Boolean	
		Indicates the	message requires a messa	ige	header.	
		Value	Name		Description	
		0h	Reserved	No	t used	
		1h	Yes [Default]	Ме	essage header is present	



HEVC_ARBITRATION_PRIORITY

HEVC_ARBITRATION_PRIORITY				
Size (in bits):	2			
Default Value:	0x00000000			
This field controls the	e priority of arbitra	tion used in the	GAC/GAM pipeline for this surfac	e.
DWord	Bit		Description	
0	1:0	Priority		
		Format:		U2
		Value	Name	
		00b	Highest priority	
		01b	Second highest priority	
		10b	Third highest priority	
		11b	Lowest priority	



HEVC_VP9_RDOQ_LAMBDA_FIELDS

		HEVC_VP9_RDOQ_LAMBDA_FIELDS
Source:		VideoCS
Size (in l	oits):	32
Default '	Value:	0x00000000
DWord	Bit	Description
0	31:16	LambdaValue1 Lambda value for Intra/Inter Luma/Chroma component of QP=1, 3, , 61, 6373,75 (odd number) For 12-bit video, the QP range has extended to include 65 to 75. for HEVC
	15:0	LambdaValue0 Lambda value for Intra/Inter Luma/Chroma component of QP=0, 2, , 60, 62,72,74(even number) For 12-bit video, the QP range has extended to include 64to 74. for HEVC



HUC_VIRTUAL_ADDR_REGION

	HUC_VIRTUAL_ADDR_REGION					
Source:		VideoCS				
Size (in bits)	:	96				
Default Valu	ıe:	0x00000000, 0x00000	0000, 0x00000000			
DWord	Bit	Description				
02	95:64	HUC Surface (Virtua	alAddrRegion[0-15])			
		Format:	MemoryAddressAttributes			
	63:0	HUC Surface Base A	Address (VirtualAddrRegion[0-15])			
		Format: SplitBaseAddress4KByteAligned				
		HUC surface base address for each virtual address region [0-15].				



HW Generated BINDING_TABLE_STATE

HW Generated BINDING TABLE STATE

Size (in bits): 16

Default Value: 0x00000000

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. The HW generated Binding_Table_State have different format than the SW generated Binding_Table_State. The HW generated Binding_Table_State is stored as an array of 256 elements, each of which contains one word as defined here. The start of each element is spaced one word apart. The first element of the binding table is aligned to a 64-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.

DWord	Bit		Description
0	15:0	Surface State Pointer	
		Format:	SurfaceStateOffset[21:6]



Hword 1 Block Data Payload

MDP_HW1 - Hword 1 Block Data Payload					
Size (in bits): 2	256				
	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Bit Description			
0.0-0.7	255:0	Hword			
		Format:	U256		
		Specifies the Hword data			



Hword 2 Block Data Payload

MDP_HW2 - Hword 2 Block Data Payload					
Size (in bits):	512				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	Hword0			
		Format:	U256		
		Specifies the Hword data for element 0			
1.0-1.7	255:0	Hword1			
	Format: U256				
		Specifies the Hword data for element 1			



Hword 4 Block Data Payload

	MDP_H	W4 - Hword 4 Block Data	a Payload		
Size (in bits):	1024				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
	•	0x00000000, 0x00000000, 0x00000000, 0 0x00000000, 0x00000000, 0x00000000, 0	· · · · · · · · · · · · · · · · · · ·		
	•	0x00000000, 0x00000000, 0x00000000, 0	· · · · · · · · · · · · · · · · · · ·		
		0x0000000, 0x00000000, 0x00000000, 0	·		
DWord	Bit	Descrip	otion		
0.0-0.7	255:0	Hword0			
		Format:	U256		
		Specifies the Hword data for element 0			
1.0-1.7	255:0	Hword1			
		Format:	U256		
		Specifies the Hword data for element 1			
2.0-2.7	255:0	Hword2			
		Format:	U256		
		Specifies the Hword data for element 2	2		
3.0-3.7 255:0 Hword3					
		Format:	U256		
	Specifies the Hword data for element 3				



Hword 8 Block Data Payload

	MDP_H\	W8 - Hword 8 Bloc	k Data Payload
Size (in bits): Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000, 0x00	0000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0.0-0.7	255:0	Hword0 Format: Specifies the Hword data for	U256 element 0
1.0-1.7	255:0	Hword1 Format: Specifies the Hword data for	U256 element 1
2.0-2.7	255:0	Hword2 Format: Specifies the Hword data for	U256 element 2
3.0-3.7	255:0	Hword3 Format: Specifies the Hword data for	U256 element 3
4.0-4.7	255:0	Hword4 Format: Specifies the Hword data for	U256 element 4
5.0-5.7	255:0	Hword5 Format: Specifies the Hword data for	U256 element 5



MDP_HW8 - Hword 8 Block Data Payload						
6.0-6.7	255:0	Hword6				
		Format:	U256			
		a for element 6				
7.0-7.7	255:0	Hword7				
		Format:	U256			
Specifies the Hword data for element 7						



Hword Channel Mode Message Header Control

MHC_A64_CMODE - Hword Channel Mode Message Header Control						
Size (in bits): 32						
Default Value: 0x000000	00					
DWord	Bit		Description			
0	31:0	Reserved				
		Access:	RO			
		Format:	MBZ			



Hword Register Blocks Message Descriptor Control Field

MDC_DB_HW - Hword Register Blocks Message Descriptor Control								
Field								
Size (in bits):		2						
Default Value	•	0x00000000						
DWord	Bit	Description						
0	1:0	Register Blocks Specifies the numb	er of Hword blocks t	o be read or written				
		Value Name Description						
		00h HW1 1 Hword register						
		01h HW2 2 Hword registers						
		02h HW4 4 Hword registers						
		03h	HW8	8 Hword registers				



Ignored Message Header

MH_IGNORE - Ignored Message Header

Source: EuSubFunctionDataPort0

Size (in bits): 256

0x00000000, 0x00000000

Some messages require a message header or have an optional message header, but do not use any information in the header.

DWord	Bit	Description	
07	255:0	Reserved	
		Access:	RO
		Format:	MBZ



IndirectOperand

IndirectOperand								
Size (in l	oits):	14						
Default Value: 0x00000000								
DWord	Bit		Description					
0	13:10	AddrSubRegNum						
		Format:	AddrSubRegNum					
	9:0	Addrlmm						
		Format: S9						
		Addressing Mode. In that addr	This field defines a 10-bit signed integer offset in units of byte, only used with the Indirect Addressing Mode. In that addressing mode, the Address Immediate Offset value is added to an address subregister value to determine the operand's address in the GRF.					



Inline Data Description for MFD_AVC_BSD_Object

							10 DOD 011 1		
ı		Inline	Dat	a L	Description	tor MFD_A\	/C_BSD_Object		
Source:		V	ideoCS						
Size (in b	oits):	90	6						
Default \	Value:	0x00000000, 0x00000000, 0x00000000							
This structure includes all the required Slice Header parameters and error handling settings for AVC_BSD_OBJECT Command (DW3DW5).									
DWord	Bit		Description						
0	31	This fie collocat	Concealment Method This field specifies the method used for concealment when error is detected. If set, a copy fror collocated macroblock location is performed from the concealment reference indicated by the ConCeal_Pic_Id field. If it is not set, a copy from the current picture is performed using Intra 16x16 Prediction method.						
		V	'alue		Name		Description		
		0				Intra 16x16 Predicti	on		
		1				Inter P Copy			
	29	Init Current MB Number When set, the current Slice_Start_MB_Num, Slice_MB_Start_Hor_Pos and Slice_MB_Start_Vert_Pos fields will be used to initialize the Current_MB_Number register. This effectively disables the concealment capability. Intra PredMode (4x4/8x8 Luma) Error Control Bit This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position							
		Value			Description				
		0		AVC	decoder will dete	ct and fix IntraPredN	1ode (4x4/8x8 Luma) Errors.		
		1		AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retaind.					
	28:27				nent B Temporal I trol how the refere		dden in B temporal slice.		
		Value	Nam	ie		Descr	iption		
		00b	[Defa	ult]	Both Reference In	dexes L0/L1 are forc	red to 0 during Concealment		
		01b			Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1		; Reference Index L0 is forced to -1		
		10b			Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1				
		11b Reserved Invalid							
	26	Reserve	ed						
		Access					RO		
		Format: MBZ							



25	MB Error Concealment B Temporal Motion Vectors Override Enable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to preserve the original weight prediction.						
	Value	Name		Description			
	0	[Default	Predicted Motion \	Predicted Motion Vectors are used during MB Concealment			
	1				0 during MB Concealment		
24	During N	/IB Error C		vith Temporal D	Disable Flag irect Prediction, weight prediction is reserve the original weight prediction		
	Value	Name			ription		
	0	[Default	Weight Prediction is		•		
	1	<u>-</u>	Weight Prediction w	vill not be overri	dden during MB Concealment		
23:22	Reserved						
	Access:				RO		
	Format:				MBZ		
			Defenition	valid if Concealment Method is Inter P Copy. Bit Filed Value Defenition			
	Bit File	d Value	Defenition				
	21	0	Frame Picture				
	21 21	0 1	Frame Picture Field picture				
15	21	1 All	Field picture				
15	21 20:16	1 All	Field picture		RO		
15	21 20:16	1 All	Field picture		RO MBZ		
15	21 20:16 Reserved Access: Format: BSD Prer BSD Prer	1 All I	Field picture Frame Store Index[4:0] omplete Error Handlin	_			
	21 20:16 Reserved Access: Format: BSD Prer BSD Prer	All All mature Comature Constill data	Field picture Frame Store Index[4:0] complete Error Handlin complete Error occurs in second control of the control occurs in second control of the control	_	MBZ the Slice decode is completed but		
	21 20:16 Reserved Access: Format: BSD Prer BSD Prer there are	1 All I	Field picture Frame Store Index[4:0] Discreping the proof of the picture of the	Descrip	MBZ the Slice decode is completed but		
	21 20:16 Reserved Access: Format: BSD Prer BSD Prer there are	nature Constill data	Field picture Frame Store Index[4:0] Discrepible Error Handling in the bitstream. The the interrupt to the driving in the d	Descrip ver (provide MM nue (masked the	MBZ the Slice decode is completed but		
	21 20:16 Reserved Access: Format: BSD Prer BSD Prer there are Value 1	nature Comature Constill data	Field picture Frame Store Index[4:0] Complete Error Handlin omplete Error occurs in sin the bitstream. The interrupt to the driver the error and continuous the error an	Descrip ver (provide MM nue (masked the	the Slice decode is completed but tion IIO registers for MB address R/W)		
14	21 20:16 Reserved Access: Format: BSD Prer BSD Prer there are Value 1 0	nature Comature Constill data	Field picture Frame Store Index[4:0] Complete Error Handlin omplete Error occurs in sin the bitstream. The interrupt to the driver the error and continuous the error an	Descrip ver (provide MM nue (masked the	MBZ the Slice decode is completed but tion IIO registers for MB address R/W)		



12	MPR Error (MV out of range) Handling Software must follow the action for each Value as follow:					
		Name	Descrip	tion		
	1	rtanic	Set the interrupt to the driver (provide MN			
	0		Ignore the error and continue (masked the interrupt), assume the hardward automatically performs the error handling			
11	Reserve	ed				
	Access	•		RO		
	Format	:		MBZ		
10		-	Handling follow the action for each Value as follow:			
	Value	Name	Descrip	tion		
	1		Set the interrupt to the driver (provide MM	/IIO registers for MB address R/W).		
	0		Ignore the error and continue (masked the automatically perform the error handling.	e interrupt), assume the hardware		
9	Reserved					
	Access:			RO		
	Format	:		MBZ		
8			or Handling follow the action for each Value as follow:			
	Value	Name	Descrip	tion		
	1		Set the interrupt to the driver (provide MM	MIO registers for MB address R/W).		
	0		gnore the error and continue (masked the interrupt), assume the hardwa			
7:6			ealment B Spatial Prediction mode control how the reference L0/L1 are overri	dden in B spatial slice.		
	Value	Nan	ne Desc	ription		
	00b	[Defa	Both Reference Indexes L0/L1 are for	ced to 0 during Concealment		
	01b		Only Reference Index L1 is forced to); Reference Index L0 is forced to -1		
	10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1			
	11b	Reserv	ed Invalid			
5	Reserve	ed				
	Access	•		RO		
	Format:			MBZ		



		Inline	Data Do	escription for MFD_A	VC_BSD_Object			
	4	MB Error Concealment B Spatial Motion Vectors Override Disable Flag During MB Error Concealment on B slice with Spatial Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.						
		Value	Name	Des	cription			
		0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment				
		1		Predicted Motion Vectors are used	d during MB Concealment			
	3	MB Error Concealment B Spatial Weight Prediction Disable Flag During MB Error Concealment on B slice with Spatial Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction this bit does not affect normal decoded MB.						
		Value	Name	Desc	cription			
		0	[Default]	Weight Prediction is Disabled during	g MB Concealment.			
		1		Weight Prediction will not be overri	dden during MB Concealment.			
	2	Reserve	d					
		Access:			RO			
	Format: MBZ							
	1	During I quality. 1	MB Error Con	ent P Slice Motion Vectors Overrid cealment on P slice, motion vectors e set to use the predicted motion ve				
		Value	Name	Des	cription			
		0	[Default]	Motion Vectors are Overridden to	0 during MB Concealment			
		1		Predicted Motion Vectors are used	d during MB Concealment			
	0	During I quality.T	MB Error Con	nt P Slice Weight Prediction Disab cealment on P slice, weight prediction set to preserve the original weight	on is disabled to improve image			
		Value	Name	Desc	cription			
		0	[Default]	Weight Prediction is Disabled during	g MB Concealment.			
		1		Weight Prediction will not be overri	dden during MB Concealment.			
1	31:16	First MB	Byte Offset	of Slice Data or Slice Header				
Programming Notes					es			
		MFX su	MFX supports only DXVA2 Long and Short Format.					
	15:8	Reserve	d					
		Access:			RO			
Format: MBZ					MBZ			



		Inline	Dat	a Des	cription for MFD_A	VC_BSD_Object				
	7	Fix Prev Mb Skipped Enables an alternative method for decoding mb_skipped, to cope with an encoder that codes a skipped MB as a direct MB with no coefficient.								
	6:5	Reserved								
		Access: RO								
		Format	Format: MBZ							
	4	Emulation Prevention Byte Present								
		Value	e Na	me	Desc	ription				
		0		H/V	/ needs to perform Emulation By	te Removal				
		1		H/V	V does not need to perform Emu	lation Byte Removal				
	3		eded fo		or concealment at the end of a p set the last MB in a picture correc	icture (so, no more phantom slice). It is atly.				
		Value	Name		Descrip	otion				
		1		If the cur	rent Slice to be decoded is the v	ery last slice of the current picture.				
		0		If the current Slice to be decoded is any slice other than the very last slice of the current picture						
	2:0	First Macroblock (MB)Bit Offset								
		Exists I	f:		//AVC Long Format Only	//AVC Long Format Only				
		Format	t:		U3					
		This field provides the bit offset of the first macroblock of the Slice in the first byte of the input compressed bitstream.								
2	31	I Slice Concealment Mode This field controls how AVC decoder handle MB concealment in I Slice								
			Valu	e		Name				
		1			Intra Concealment					
		0			Inter Concealment					
		Programming Notes								
		If this field is set to "0" (Inter Concealment), driver must provide a valid reference picture (programmed using "Concealment Reference Picture" field) for concealment reference picture. In this mode, weight prediction is disabled and motion vectors are forced to 0 as well.								
	30	Reserve	ed							
		Access	:			RO				
		Format	t:			MBZ				



	nline [Data I	Desc	ription for MFD_AVC_BSD_Object				
29:24	Concealm	ent Refe	rence	Picture + Field Bit				
	Format:			U6				
	This field provides the concealment reference picture for hardware to conceal in case driver wants to specify one concealment picture. This field matches with the DPB order sent to hardware. This field applies to all I/P/B slices							
	Bit Filed	Value		Defenition				
	29	MBZ	is reser	ved for future expansion				
	28:25 All Reference Picture Number							
	24	All	Field Bi	t(if the current picture is a field picture [Frame picture must be 0]				
23 P Slice Concealment Mode This field controls how AVC decoder handle MB concealment in P Slice								
	Value Name							
	1			Intra Concealment				
	0			Inter Concealment				
22:19	Reserved							
	Access:			RO				
	Format:			MBZ				
18:16	P Slice Int			ot Mode /C decoder select reference picture for Concealment in P Slice.				
	Value	Name		Description				
	000b		Тор	of Reference List L0 (Use top entry of Reference List L0)				
	001b		Drive	er Specified Concealment Reference				
	010b	Predicted Reference (Use reference picture predicted using P-Skip Algorithm)						
	011b		Temporal Closest (Using POC to select the closest forward picture)[For L Closest POC smaller than current POC]					
	100b			Long Term Picture in Reference List L0 (If no long term picture able, use Temporal Closest Picture)				
	101b- 111b	Reserve	d					
15	B Slice Co	ncealme	nt Mo	de				
	This field	controls	how AV	/C decoder handle MB concealment in B Slice				
	1	Value		Name				
	1			Intra Concealment				
	0			Inter Concealment				



14	Reserve	d							
	Access:			RO					
	Format:			MBZ					
13:12	B Slice Inter Direct Type Concealment Mode AVC decoder can use Spatial or Temporal Direct for B Skip/Direct. This field determine can override the mode on how AVC decoder handles MB concealment in B slice.								
	Value	Name	Descrip	otion					
	00b	Us	Use Default Direct Type (slice programmed direct type)						
	01b	Fo	Forced to Spatial Direct Only						
	10b	Fo	rced to Temporal Direct Only						
	11b	Sp	atial Direct without Temporal Compon	enet (MovingBlock information)					
11	Reserve	d							
	Access:			RO					
	Format:			MBZ					
	Value	Name		ription					
	Slice.	a controls i	now AVC decoder select reference pictor	are for Spatial inter Conceannent					
		Name		•					
	000b		Top of Reference List LO/L1 (Use top of Reference List LO/L1)	·					
	001b		Driver Specified Concealment Referer						
	011b		Temporal Closest (Using POC to select Closest POC smaller than current POC current POC]	•					
	100b		" First Long Term Picture in Reference available, use Temporal Closest Pictur						
	101b- 111b	Reserved							
7	Reserve	d							
	Access:			RO					
	Format:			MBZ					
6:4	B Slice Temporal Inter Concealment Mode This field controls how AVC decoder select reference picture for Temporal Inter Concealment B Slice								
	Value	Name	Descr	ription					
	000b		Top of Reference List L0/L1 (Use top of	entry of Reference List LO/L1)					
	001b		Driver Specified Concealment Referer	nce					
	010b		Predicted Reference (Use reference p	icture predicted using B-Skip					
			Algorithm)						



	Inline	Data	a Description for MFD_A\	/C_BSD_Object				
			Closest POC smaller than current POC][For L1: Closest POC larger current POC]					
	100b		First Long Term Picture in Reference L available, use Temporal Closest Pictur	. 3				
	101b- 111b							
3:2	Reserve	ed						
	Access	:		RO				
	Forma	t:		MBZ				
	on Intra	18x8/4x4 m.	e (next MB) when an error is detected ed coding so it may not affect the					
	Value	Name	Descrip					
	0		AVC decoder will NOT go into MB conceal mode is incorrect.	ment when Intra8x8/4x4 Prediction				
	1		AVC decoder will go into MB concealment incorrect.	when Intra8x8/4x4 Prediction mode is				
0	Chroma This fie	Intra Prediction Error Control Bit (applied to Intra16x16/Intra8x8/Intra4x4 Luma and Chroma) This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position.						
	Value	1	Descrip	otion				
	0		AVC decoder will detect and fix Intra Prec	liction Mode Errors.				
	1		AVC decoder will retain the Intra Prediction value decoded from bitstream.					



Inline Data Description in MPEG2-IT Mode

Inline Data Description in MPEG2-I	T Mode

Source: VideoCS Size (in bits): 192

The content in this command is similar to that in the MEDIA_OBJECT command in IS mode described in the Media Chapter.

Each MFD_IT_OBJECT command corresponds to the processing of one macroblock. Macroblock parameters are passed in as inline data and the non-zero DCT coefficient data for the macroblock is passed in as indirect data. Inline data starts at dword 7 of MFD_IT_OBJECT command. There are 7 dwords total.

•						command. There are 7 dw	rords total.				
DWord	Bit					Description					
0	31:28	Motion Vertical Field Select A bit-wise representation of a long [2][2] array as defined in #167;6.3.17.2 of the ISO/IEC 13822 (see also #167;7.6.4).									
		Bit N	Vector[r]	MVector	r[s]	MotionVerticalFieldSelect	t Index				
		28 0		0	C)					
		29 0		1	1	1					
		30 1		0)					
		31 1		1	3	3					
		Valu	o Na	mo		De	ossvintion				
		0			The prediction is taken from the top reference field.						
		1	Bottom		- ·						
	27:26	Reserv	Reserved								
		Access: RO									
		Forma	at:			MBZ					
	25:24	When indicat Tables	Motion Type When combined with the destination picture type (field or frame) this Motion Type field indicates the type of motion to be applied to the macroblock. See ISO/IEC 13818-2 #167;6.3.1 Tables 6-17, 6-18. In particular, the device supports dual-prime motion prediction (11) in both frame and field picture type.								
		Value		tion = Fra Structure		Destination = Field Picture_Structure != 11					
		'00'	Reserved			Reserved					
		'01'	Field			Field					
		'10'	Frame			16x8					
		'11'	Dual-Prin	ne		Dual-Prime					



	Inlin	e Data	Descriptio	n in MPEC	G2-IT Mode			
23:22	Reserved							
	Access:				RO			
	Format:			MBZ				
21	DCT Type This field specifies the DCT type of the current macroblock. The kernel should ignore this field when processing Cb/Cr data. See ISO/IEC 13818-2 #167;6.3.17.1. This field is zero if Coded Block Pattern is also zero (no coded blocks present).							
	Value		Name		Description			
	0	MC_FRAM	IE_DCT	Macroblock is f	rame DCT coded			
	1	MC_FIELD	_DCT	Macroblock is f	ield DCT coded			
20:19	Reserved							
	Access:				RO			
	Format:				MBZ			
17		No buse K Motion For Description of the second of the sec	No backward motion vector Use backward motion vector(s) ion Forward s if the forward motion vector is active. See ISO/IEC 13818-2 Tables B-2					
	Value	е	Name					
	0	No	lo forward motion vector					
	1	Use	forward motion ve	ector(s)				
16	Macroblock Intra Type This field specifies if the current macroblock is intra-coded. When set, Coded Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used). See ISO/IEC 13818 Tables B-2 through B-4.							
	Val	lue	Name		Name			
	0		Non-intra macrob	Non-intra macroblock				
	1		Intra macroblock					
15:12	Reserved							
	Access:				RO			



		Inline Data Description in MPE	G2-IT Mode							
	11:6	Coded Block Pattern								
		Format: Enable[6]								
		Bit 11: Y0								
		Bit 10: Y1								
		Bit 9: Y2								
		Bit 8: Y3 Bit 7: Cb4								
		Bit 6: Cr5								
		5.6 6. 6.3								
	5:4	Reserved								
		Access:	RO							
		Format:	MBZ							
	3	LastMBInRow This field indicates the last MB in each row								
	2:0	Reserved								
		Access:	RO							
		Format:	MBZ							
1	31:16	Reserved								
		Access:	RO							
		Format:	MBZ							
	15:8	VertOrigin Vertical Origin In unit of macroblocks relative to the current picture (frame or field).								
	7:0	HorzOrigin Horizontal Origin in unit of macroblocks.								
2	31:16	Motion Vectors - Field 0, Forward, Vertical Component Each vector component is a 16-bit two's-complement value. The vector is relative to the component is [-2048, +2047.5], implying a format of s11.1. However, it should be noted the motion vector values are sign extended to 16 bits.								
	15:0	Motion Vectors - Field 0, Forward, Horizontal Compo	nent							
3	31:16	Motion Vectors - Field 0, Backward, Vertical Compone	ent							
	15:0	Motion Vectors - Field 0, Backward, Horizontal Compe	onent							
4	31:16	Motion Vectors - Field 1, Forward, Vertical Componen	t							
	15:0	Motion Vectors - Field 1, Forward, Horizontal Compo	nent							
5	31:16	Motion Vectors - Field 1, Backward, Vertical Compone	ent							
	15:0	Motion Vectors - Field 1, Backward, Horizontal Compe	onent							



Inline Data Description - VP8 PAK OBJECT

Source:		Vi	deoCS	-							
Size (in l	nits).		34								
Default \	,			000, 0x00000000, 0x00000000, 0x000000	000 0~0000000 0~0000000						
Clauit	value.			000, 0x00000000, 0x00000000, 0x000000	·						
This stru	ucture (corresponds to Dw36 of MFX_VP8_PAK_OBJECT Command.									
Word	Bit	Description									
0	31:23	Reserved									
		Access:			RO						
		Format	:		MBZ						
	22:20	MV For	mat(M	otion Vector Size)							
	22.20	Exists If		//IntraMbFlag = 0							
		This fie	ld spec	ifies the size and format of the output m	notion vectors.						
		Value		Name	Description						
		000b	Intra I	МВ	No Motion vectors						
		100b	Inter F Mode	Predict MB (Unpacked Motion Vector)	Sixteen Motion Vectors Per MacroBlock						
		Others	Reser	ved .							
		Programming Notes									
		This field MBZ, when the IntraMbFlag = 1 .									
	19:18	SegmentID									
		Format	•		U2						
		Segment number 0-3									
	17	Enable	Coeff (Clamp							
		Value	Name	Desc	ription						
		1		Magnitude of coefficients of the curren matrix after quantization	t MB is clamped based on the clamping						
		0		No Clamping							
	16:14										
		Access:			RO						
		Format	:		MBZ						
	13	Intra M	B Flan		ı						
	13		ld spec	ifies whether the current macroblock is a g DW2, bit[5] of MFX_VP8_PIC_STATE), t							



	Ir	nline Data	Des	cription - VP8 PA	K OBJECT		
		Value		Nan	ne		
	0h	INT	NTER (Inter MacroBlock) NTRA (Intra MacroBlock)				
	1h	INT					
ı	For Lipicture MR (Int						
			Programming Notes				
			IB Flag	g = 1), this field must be set to) .		
Т		ld specifies which		nce pic (among Last Frame, G block when Intra MB Flag = 0.	Golden Frame and Alt Frame) is		
		Value			Name		
	00b			Last Frame			
	01b			Golden Frame			
	10b			Alt Frame			
		1	ı				
1,5	MB Flag	J – I					
	Value	Name	1		ription		
	000b	Name 16x16	can't	MB Only DW 6 bits 3:0 are us be split	sed to indicate MVMode, MVMc		
		Name	can't Inter MVM	MBOnly DW 6 bits 3:0 are us be split MB [10:8]Split MV is inferred	sed to indicate MVMode, MVMo d. DW5 bits[3:0] are used for		
-	000b	Name 16x16 2 16x8 (mv_Top	Inter MVW for se Inter MVW	MBOnly DW 6 bits 3:0 are us be split MB [10:8]Split MV is inferred lode for first 16x8 partition, D econd 16x8 partition. MB [10:8]Split MV is inferred	sed to indicate MVMode, MVMode. d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMode. d. DW5 bits[3:0] are used for		
	000b 001b	Name 16x16 2 16x8 (mv_Top Bottom) 2 8 x16	Inter MVM for se Inter MVM for se Inter MVM for se Inter MVM for se Inter MVM	MBOnly DW 6 bits 3:0 are use be split MB [10:8]Split MV is inferred lode for first 16x8 partition, Decond 16x8 partition. MB [10:8]Split MV is inferred lode for first 8x16 partition, Decond 8x16 partition. MB [10:8]Split MV is inferred lode for first 8x8 partition. DW econd 8x8 partition. DW bits partition. DW bits partition. DW bits large use artition. DW bits large use between lode for first 8x8 partition. DW bits large use between lode for first 8x8 partition. DW bits large use between lode for first 8x8 partition. DW bits large use between loge lode for first 8x8 partition. DW bits large use between loge lode for first 8x8 partition. DW bits large use between loge lode for first 8x8 partition. DW bits large use loge lode for first 8x8 partition. DW bits large use loge lode for first 8x8 partition. DW bits large use loge loge loge loge loge loge loge log	d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMod. DW5 bits[3:0] are used for MVMod. DW5 bits[3:0] are used for MVMod. DW5 bits[11:8] are used for MVMod. DW5 bits[3:0] are used for MVMod. DW5 bits[11:8] are used for MvMod.		
	000b 001b 010b	Name 16x16 2 16x8 (mv_Top Bottom) 2 8 x16 (mv_left_right) 4 8x8	Inter MVM for se Inter MVM for se 8x8 p partit	MBOnly DW 6 bits 3:0 are use be split MB [10:8]Split MV is inferred lode for first 16x8 partition, Decond 16x8 partition. MB [10:8]Split MV is inferred lode for first 8x16 partition, Decond 8x16 partition. MB [10:8]Split MV is inferred lode for first 8x8 partition. DW econd 8x8 partition. DW econd 8x8 partition. DW6 bits partition. DW6 bits lare use ion.	d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMod. DW5 bits[3:0] are used for MVMod. DW5 bits[11:8] are used for MVMod. Sig. 3:0] are used for MVMode for the sed for MVMode for fourth 8x8 d. There are 16 partitions. Each Sig. 3:0		
	000b 001b 010b 011b	Name 16x16 2 16x8 (mv_Top Bottom) 2 8 x16 (mv_left_right) 4 8x8 (mv_quarters)	Inter MVM for se Inter MVM for se 8x8 p partit Inter block Intra	MBOnly DW 6 bits 3:0 are us be split MB [10:8]Split MV is inferred lode for first 16x8 partition, Decond 16x8 partition. MB [10:8]Split MV is inferred lode for first 8x16 partition, Decond 8x16 partition. MB [10:8]Split MV is inferred lode for first 8x8 partition. DW econd 8x8 partition. DW econd 8x8 partition. DW6 bits partition. DW6 bits lartition. DW6 bits loant lower look. MB [10:8]Split MV is inferred lose 4 bits in DW6 and DW7	d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMode. d. DW5 bits[3:0] are used for MVMode. d. DW5 bits[3:0] are used for MVMode. d. DW5 bits[11:8] are used for MVMode. d. There are 16 partitions. Each Solution. d. There are 16 partitions. Each Solution.		
-	000b 001b 010b 011b	Name 16x16 2 16x8 (mv_Top Bottom) 2 8 x16 (mv_left_right) 4 8x8 (mv_quarters) 16 4x4 (mv_16)	Inter MVM for se Inter MVM for se 8x8 p partit Inter block Intra 4x4"	MBOnly DW 6 bits 3:0 are us be split MB [10:8]Split MV is inferred lode for first 16x8 partition, Decond 16x8 partition. MB [10:8]Split MV is inferred lode for first 8x16 partition, Decond 8x16 partition. MB [10:8]Split MV is inferred lode for first 8x8 partition. DW lecond 8x8 partition. DW lecond 8x8 partition. DW6 bits loartition. DW6 bits loant loave load lower loads and lower loads loa	d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMode. DW5 bits[3:0] are used for MVMode. DW5 bits[3:0] are used for MVMode. DW5 bits[11:8] are used for MVMode. DW5 bits[11:8] are used for MVMode. Signorare used for MVMode for the sed for MVMode for fourth 8x8 d. There are 16 partitions. Each Signorare used for Y mode. For B_PRED, as B_PRED mode.		
	000b 001b 010b 011b 100b 0b	Name 16x16 2 16x8 (mv_Top Bottom) 2 8 x16 (mv_left_right) 4 8x8 (mv_quarters) 16 4x4 (mv_16) 16x16 16 4x4	Inter MVM for se Inter MVM for se 8x8 p partit Inter block Intra 4x4"	MBOnly DW 6 bits 3:0 are use be split MB [10:8]Split MV is inferred lode for first 16x8 partition, Decond 16x8 partition. MB [10:8]Split MV is inferred lode for first 8x16 partition, Decond 8x16 partition. MB [10:8]Split MV is inferred lode for first 8x8 partition. DW lode for first 8x8 partit	d. DW5 bits[3:0] are used for DW6 bits[3:0] are used for MVMode. d. DW5 bits[3:0] are used for MVMode. d. DW5 bits[3:0] are used for MVMode. d. DW5 bits[11:8] are used for MVMode. for MVMode for fourth 8x8. d. There are 16 partitions. Each Str. re used for Y mode. For B_PRED, as B_PRED mode.		

Format:

MBZ



		Inline Data Des	cription - VP8 P	AK OBJECT					
	5:4	MB UV Mode							
		Value		Name					
		0	DC_PRED						
		1	V_PRED						
		2							
		3 TM_PRED							
	3	Reserved							
		Access:		RO					
		Format:		MBZ					
	2	Skip MB Flag This field is equivalent to mb_s							
		Programming Notes							
		By setting this field to 1, it for	By setting this field to 1, it forces an Inter MacroBlock to be encoded as a skipped MacroBlock						
	1:0	Reserved							
		Access:		RO					
		Format:		MBZ					
1	31:24	Reserved							
		Access:		RO					
		Format:		MBZ					
	23:16	MbYCnt (Vertical Origin)							
		Format: This field specifies the vertical	origin of current macroblo	U8 ock in the destination picture in units of					
		macroblocks.	·						
	15:8	Reserved							
		Access:		RO					
		Format:		MBZ					
	7:0	MbXCnt (Horizontal Origin)							
		Format:		U8					
		This field specifies the horizon of macroblocks.	tal origin of current macro	block in the destination picture in units					
2	31:28	B Mode for SubBlock7 (Y mo For Y-Mode and B-Mode Assig							
	27:24	B Mode for SubBlock6 (Y mo For Y-Mode and B-Mode Assig							
	23:20	B Mode for SubBlock5 (Y mo For Y-Mode and B-Mode Assig							



		Inline Data Description - VP8 P	AK OBJECT						
	19:16	B Mode for SubBlock4 (Y mode for the macroblock in	non-B mode)						
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	15:12	B Mode for SubBlock3 (Y mode for the macroblock in non-B mode)							
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	11:8	B Mode for SubBlock2 (Y mode for the macroblock in							
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	7:4	B Mode for SubBlock1 (Y mode for the macroblock in non-B mode)							
	2.0	For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	3:0	B Mode for SubBlock0 (Y mode for the macroblock in For Y-Mode and B-Mode Assignments refer to the assign							
3	21.20	B Mode for SubBlock15 (Y mode for the macroblock in							
3	31.20	For Y-Mode and B-Mode Assignments refer to the assign							
	27:24	B Mode for SubBlock14(Y mode for the macroblock in							
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	23:20	B Mode for SubBlock13(Y mode for the macroblock in	non-B mode)						
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	19:16	B Mode for SubBlock12(Y mode for the macroblock in non-B mode)							
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	15:12	B Mode for SubBlock11(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	11:8								
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	7:4	B Mode for SubBlock9 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
	3:0	B Mode for SubBlock8 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.							
4	31:30	Reserved							
		Access:	RO						
		Format:	MBZ						
	29:16	MV Y FWD 0	<u> </u>						
		Format:	S13						
		The value of the y component of this motion vector for FWD block 0. Max value +/-1024 full pel (+/- 8192 1/8th pel) precision							
	15:14	Reserved							
		Access:	RO						



Access: RO Format: MBZ 29:16 MV Y FWD 1 Format: S13 The value of the y component of this motion vector for FWD block 1. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 1. 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Format: S13 The value of the x component of this motion vector for FWD block 2.	13:0	MV X FWD 0			
Max value +/-1024 full pel (+/- 8192 1/8th pel) precision		Format: S13			
Access: RO Format: MBZ 29:16 MV Y FWD 1 Format: S13 The value of the y component of this motion vector for FWD block 1. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 6 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2. 13:30 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.		·			
Format: MBZ 29:16 MV Y FWD 1 Format: S13 The value of the y component of this motion vector for FWD block 1. 15:14 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 1. 6 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 1. 6 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.	31:30	Reserved			
29:16 MV Y FWD 1 Format:		Access:	RO		
Format: S13 The value of the y component of this motion vector for FWD block 1. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 6 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.		Format:	MBZ		
The value of the y component of this motion vector for FWD block 1. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 6 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.	29:10	MV Y FWD 1			
15:14 Reserved Access: RO RO Romat: MBZ Romat: S13 The value of the x component of this motion vector for FWD block 1. S13 Reserved Access: RO RO Romat: MBZ Romat: MBZ Romat: S13 Romat: RO Romat: Romat:		Format:	S13		
Access: RO Format: MMBZ 13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 6 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: MBZ 13:0 MV X FWD 2 Format: MBZ 13:0 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.		The value of the y component of	this motion vector for FWD block 1.		
Format: MBZ	15:14	4 Reserved	1		
13:0 MV X FWD 1 Format: S13 The value of the x component of this motion vector for FWD block 1. 8 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.		Access:	RO		
Format: The value of the x component of this motion vector for FWD block 1. S13		Format:	MBZ		
The value of the x component of this motion vector for FWD block 1. The value of the x component of this motion vector for FWD block 1.	13:0	MV X FWD 1			
Reserved Access: Format: 29:16 MV Y FWD 2 Format:		Format:	S13		
Access: Format: MBZ 29:16 MV Y FWD 2 Format: The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: Format: MBZ 13:0 MV X FWD 2 Format: The value of the x component of this motion vector for FWD block 2.		The value of the x component of	this motion vector for FWD block 1.		
Format: MBZ 29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2.	31:30	Reserved			
29:16 MV Y FWD 2 Format: S13 The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: S13 The value of the x component of this motion vector for FWD block 2. 8 RO Format: RO Format: MBZ 29:16 MV Y FWD 3		Access:	RO		
Format: The value of the y component of this motion vector for FWD block 2. 15:14 Reserved Access: Format: MBZ 13:0 MV X FWD 2 Format: The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: Format: RO Access: Format: MBZ		Format:	MBZ		
The value of the y component of this motion vector for FWD block 2. 15:14 Reserved	29:10	MV Y FWD 2			
15:14 Reserved RO RO		Format:	S13		
Access: RO Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 3		The value of the y component of	this motion vector for FWD block 2.		
Format: MBZ 13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 3	15:14	Reserved			
13:0 MV X FWD 2 Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 3		Access:	RO		
Format: S13 The value of the x component of this motion vector for FWD block 2. 7 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 3		Format:	MBZ		
The value of the x component of this motion vector for FWD block 2. 7	13:0	MV X FWD 2			
7 31:30 Reserved Access: RO Format: MBZ 29:16 MV Y FWD 3		Format:	S13		
Access: RO Format: MBZ 29:16 MV Y FWD 3		The value of the x component of	this motion vector for FWD block 2.		
29:16 MV Y FWD 3 MBZ	31:30	Reserved	1		
29:16 MV Y FWD 3		Access:	RO		
		Format:	MBZ		
Format: S13	29:10	MV Y FWD 3			
		Format:	S13		



			ription - VP8 PAK OBJECT				
	15:14	Reserved					
		Access:	RO				
		Format:	MBZ				
	13:0	MV X FWD 3					
		Format:	S13				
		The value of the x component of	this motion vector for FWD block 3.				
8	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:16	MV Y BWD 0					
		Format:	S13				
		The value of the y component of	this motion vector for BWD block 0.				
	15:14	Reserved					
		Access:	RO				
		Format:	MBZ				
	13:0	MV X BWD 0					
		Format:	S13				
		The value of the x component of	this motion vector for BWD block 0.				
9	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:16	MV Y BWD 1					
		Format:	S13				
		The value of the y component of	this motion vector for BWD block 1.				
	15:14	Reserved					
		Access:	RO				
		Format:	MBZ				
	13:0	MV X BWD 1					
		Format:	S13				
		The value of the x component of	this motion vector for BWD block 1.				
0	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				



29:1	6 MV Y BWD 2	
	Format:	S13
	The value of the y component of th	is motion vector for BWD block 2.
15:1	4 Reserved	
	Access:	RO
	Format:	MBZ
13:	0 MV X BWD 2	
	Format:	S13
	The value of the x component of th	s motion vector for BWD block 2.
31:3	Reserved	
	Access:	RO
	Format:	MBZ
29:1	6 MV Y BWD 3	
	Format:	S13
	The value of the y component of th	s motion vector for BWD block 3.
1 5 . 1	4 Reserved	
15.1	Access:	RO
15.1	7 (00033)	
15.1	Format:	MBZ
13:	Format:	MBZ



INTERFACE_DESCRIPTOR_DATA

			INT	RFA	CE_DESCRIPTOR_I	DATA			
Source:		R	enderCS						
Size (in b	oits):	2.	56						
Default \	Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000								
	0x00000000, 0x00000000								
DWord	Bit				Description				
0	31:6	Kernel	Start Pointer	1					
		Format	•	Instru	uctionBaseOffset[31:6]				
		•	•	_		struction in the kernel. This pointer is			
		relative	to the Instru	ction Ba	se Address.				
	5:0	Reserve	ed						
		Access				RO			
		Format	•			MBZ			
1	31:16	Reserve	ed						
		Access				RO			
		Format	•			MBZ			
	15:0	Kernel	Start Pointer	High					
		Format	mat: InstructionBaseOffset[47:32]						
		This fie	ld specifies th	e high 1	6 bits of starting address of t	he Kernel Pointer.			
2	31:21	Reserve	ed						
		Access				RO			
		Format	•			MBZ			
	20	Thread Preemption disable							
		This field specifies whether, when dispatched, the thread is allowed to stop in middle on							
			Ĭ		ption request. 				
		Value	Nam			Description			
		0h	Disable [De	faultj		ceiving pre-emption indication.			
			1h Enable Thread is preempted only			case of page-fault.			
	19	Denorm Mode This field specifies how Float denormalized numbers are handles in the dispatched thread.							
		Value	Name			ription			
		0h	Ftz	Float de		when appearing as inputs; denorms			
				will neve	er come out of instructions. D	ouble precision float and half			
				precisio	n float numbers are not flush	ed to zero.			
		1h	SetByKernel	Denorm	s will be handled in by kernel				



18	Single Program Flow						
	•			ram flow (SIMDnxm with $m = 1$) of			
	multiple program flows (SIMDnxm with	m > 1).				
	Value			Name			
	0h		Multiple				
	1h		Single				
17	Thread Priority	the thread for	dienateh				
	Specifies the priority of Value	the thread for t	израст.	Name			
	Oh	Normal F	Priority	Nume			
	1h	High Pric	<u> </u>				
16		riigirriic	лтсу				
16	Floating Point Mode Specifies the floating po	int mode used	by the dispatche	ed thread.			
	Value			Name			
	0h		IEEE-754				
	1h		Alternate				
15:14							
	Access:			RO			
	Format:			MBZ			
13	Illegal Opcode Exception Enable						
_	Format: Enable						
	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.						
12	Reserved						
	Access:			RO			
	Format:			MBZ			
11	Mask Stack Exception Enable						
	Format:		Enal	ble			
	This bit gets loaded into EU CR0.1[11]. See Exceptions and ISA Execution Environment.						
10:8	Reserved						
	Access:			RO			
10.0	Format: MBZ						
10.0	Format:		Software Exception Enable				
7	Format: Software Exception Ena	able					



			II	NTERFACE_DESCRIPTOR_	DATA		
	6:0	Reserved	t				
		Access:			RO		
		Format:			MBZ		
3	31:5	Sampler	State I	Pointer			
		Format:		DynamicStateOffset[31:5]SAMPLER_STAT	ΓE		
		•		-byte aligned address offset of the sample ate Base Address. This field is ignored for	·		
	4:2	Sampler	Count				
		Format:			U3		
		associate	d samp	nany samplers (in multiples of 4) the kerne pler state entries. This field is ignored for ch prefetched for the first instance of a root th	nild threads. If this field is not zero,		
		Val	ue	Nar	ne		
		[0,4]					
		0h		No samplers used			
		1h		Between 1 and 4 samplers used	used		
		2h		Between 5 and 8 samplers used			
		3h		Between 9 and 12 samplers used			
		4h		Between 13 and 16 samplers used			
	1:0	Reserved	d				
		Access:			RO		
		Format:			MBZ		
4	31:16	Reserved					
		Access:			RO		
		Format:			MBZ		
	15:5	Binding	Table I	Pointer			
		Format:		eStateOffset[15:5]SW Generated BINDING Alignment is alignment is clear.	_TABLE_STATE*256 When HW Binding		
		Format: SurfaceStateOffset[16:6]SW Generated BINDING_TABLE_STATE*256 [] When Binding Table Pool is Enabled.					
		Format: SurfaceStateOffset[18:8]SW Generated BINDING_TABLE_STATE*256 When HW Binding Table Alignment is alignment set to 512KB size					
				Description			
		Specifies	a poir	iter offset into the binding table. This field	is ignored for child threads.		
		• V	•	nding Table Pool is Disabled, this pointer			



INTERFACE DESCRIPTOR DATA When Binding Table Pool is Enabled, this pointer is relative to the **Binding Table** PoolBase Address. 4:0 **Binding Table Entry Count** U5 Format: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. This field is ignored for child threads. If this field is not zero, binding table and surface state are prefetched for the first instance of a root thread upon the startup of the media pipeline. **Value Name** [0,31]**Programming Notes** The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. 5 31:16 Constant/Indirect URB Entry Read Length U16 Format: Specifies the amount of URB data read and passed in the thread payload for the Constant orIndirect URB entry, in 8-DW register increments. A value 0 means that no Constant or IndirectURB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored. In GPGPU mode this describes how much data is delivered in a single dispatch. Multiple dispatchesin a thread group will deliver constant data offset by this value. The total amount of constantdata is (Constant URB Read Length * Number of Threads in GPGPU Thread Group + Cross-ThreadConstant Data Read Length). If Cross-Thread Constant Data Read Length for Indirect is greater than 0, then this field must also be greater than 0. The allowed combinations are: Constant/Indirect URB Entry Read Cross-Thread Constant **Data** Notes LengthEntry Read Length **Read Length** =0=0No Payload >0 =0 Per-thread payload only >0 >0 Both kinds of payload >0 =0Only for CURBE payloads **Value** Name [0,63]



			IN.	TERFACE_DESCRIF	PTOR_	DATA			
	15:0	Constant	URB Ent	try Read Offset					
		Format: U16							
		•	B data is to be read from the URB						
				ded in the thread payload.					
			Name		Descri				
		[0,1983]	6	entries. However, lowest 64 en	tries are r	ements. ROB has 64KB of storage; 2048 eserved for VFE/TS to store interface Offset + Read Length) shall not			
6	31:24	Reserved							
		Access:				RO			
		Format:				MBZ			
	23:22	Rounding	Mode						
		Format:				U2			
					I				
		Value	•	Name		Description			
		00b	RTI	NE [Default]	Round to Nearest Even				
		01b	RU		Round toward +Infinity				
		10b	RD		Round toward -Infinity				
		11b RTZ Round toward Zero				oward Zero			
	21	Barrier Enable							
		Format:			Enable	e			
		This field without al		2 .	quires a b	arrier. If not, it can be dispatched			
	20:16	Shared Local Memory Size							
		Format:				U5			
					-	chread group requires. The amount is 0, 4k, 8k, 16k, 32k and 64k per half-			
		uses a different encoding to allow encodings for the new 1k and 2k SLM sizes.							
		W-I	1	Marra		Description			
		Val	lue	Name		Description No. CLM wood			
		0		Encodes 0K		No SLM used			
		2		Encodes 1K					
		2		Encodes 2K					
		3		Encodes 4K					
		4		Encodes 8K					



			II	NTERFA	CE_DESCRIP	TOR_	DAT	A
		5		Encodes	16K			
		6 Encodes 32K						
		7		Encodes	64K			
	15	Reserve	d	·				
		Access:					RO	
		Format:					MBZ	
	14:13	Over Dis	spatch (Control				
		Format:						U2
		Over Di	spatch (Control that e	nables and controls t	the amo	unt of G	PGPU thread over dispatch.
			Valu	ie			Name	9
		00b			None [Default]			
		11b			Normal			
		01b			Low			
		10b			High			
		Restriction						
		Set this over dispatch control to None if Mid Thread Preemption is used.						
	12:10	Reserved						
		Access:					RO	
		Format: MBZ						
	9:0			eads in GPGI	PU Thread Group			
		Format:					U10	
				ımber of threa	ads that are in this th	that are in this thread group.		
		Value	Name			Descrip		
		[1,112]		The minimum value is 1, while the maximum value is the number of threa two subslices for local barriers. See vol1b Configurations for the number of				
					subslice for different		_	irations for the number of
7	31:8	Reserve	d	•		•		
		Access:	-				RO	
		Format:					MBZ	
	7:0	Cross-Thread Constant Data Read Length						
	7.0	Format: U8						U8
		Specifies the amount of constant data in CURBE in 8-DW register increments which will be sent						
		-			group in addition to	the per	thread i	ds specified by Constant URB
		Entry Re	ead Len	_				N.
		10.407		Value				Name
		[0,127]						



INTERRUPT

			INTERRUPT					
Size (in b	oits):	128						
Default \	√alue:	0x00000000, 0	xFFFFFFF, 0x00000000, 0x00000000					
	See the Interrupt Definition Tables to find the source event for each interrupt bit. There are multiple instances of this register format.							
DWord	Bit		Description					
0	31:0	ISR						
		Access:	RO					
			pt Status Register Bits.This field contains the non-persistent values of the he IMR selects which of these interrupt conditions are reported in the					
		Value	Name					
		0b	Condition Doesn't exist					
		1b	Condition Exists					
			Restriction					
		·	register are short pulses. Do not use this register to sample these conditions.					
1	31:0							
		Access:	R/W					
			pt Mask Register Bits.This field contains a bit mask which selects which e ISR are reported in the IIR.					
		Value	Name					
		FFFFFFFh	All interrupts masked [Default]					
		0b	Not Masked					
		1b	Masked					
2	31:0	IIR						
_		Access:	R/WC					
		These are the Interru	pt Identity Register Bits.This field holds the persistent values of the interrupt					
		bits from the ISR which are unmasked by the IMR. The IER enables an interrupt to be generate						
		when the corresponding bit in the IIR becomes set. A disabled interrupt will still appear in the						
		IIR.Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.						
		Value	Name					
		0b	Condition Not Detected					
		1b	Condition Detected					



	INTERRUPT							
		Pro	ogramming Note	es				
		For each bit, the IIR can store a second pending interrupt if two or more of the same interrupt conditions occur before the first condition is cleared. Upon clearing the first interrupt, the IIR bit will momentarily go low, then return high to indicate there is second interrupt pending.						
3	31:0	IER						
		Access:		R/W				
		These are the Interrupt Enable Register B the corresponding bit in the IIR becomes						
		Value Name						
		0b Disabled						
		1b	Enabled					



Invalidate After Read Message Descriptor Control Field

MDC_IAR -	Invalidate	After	Read Message	Descriptor	Control Field
Size (in bits):	1				
Default Value:	0x00000000				
DWord	d	Bit		Description	
0		0	Reserved		
			Access:	F	RO
			Format:	1	MBZ



JPEG

		JPEG				
Source: VideoCS						
Size (in b	oits):	16				
Default \	/alue:	0x00000000				
DWord	Bit	Description				
0	15:5	Reserved				
		Access:	RO			
		Format:	MBZ			
	4	Inconsistent VLD SE Error This flag indicates an inconsistent SE coded in the bit-streamentries in the hauffman table.	am. Bit-stream does not match any			
	3	Extra Block Error This flag indicates extra block coded within an ECS data bo	oundary.			
	2	Missing block Error This flag indicates one or more blocks are missing within a	n ECS data boundary.			
	1 Extra ECS Error This flag indicates extra ECS' coded in the bit-stream SCAN payload data.					
	0	Missing ECS Error This flag indicates one or more ECS' are missing from the B	pit-stream SCAN payload data.			



LNCF_POWER_CONTEXT

LNCF_POWER_CONTEXT []						
Description	MMIO Offset/Command	Unit	# of DW	Address Offset(DWord)		
LNCFCMOCS0	0xB020		2	0x0000		
LNCFCMOCS1	0xB024		2	0x0002		
LNCFCMOCS2	0xB028		2	0x0004		
LNCFCMOCS3	0xB02C		2	0x0006		
LNCFCMOCS4	0xB030		2	0x0008		
LNCFCMOCS5	0xB034		2	0x000A		
LNCFCMOCS6	0xB038		2	0x000C		
LNCFCMOCS7	0xB03C		2	0x000E		
LNCFCMOCS8	0xB040		2	0x0010		
LNCFCMOCS9	0xB044		2	0x0012		
LNCFCMOCS10	0xB048		2	0x0014		
LNCFCMOCS11	0xB04C		2	0x0016		
LNCFCMOCS12	0xB050		2	0x0018		
LNCFCMOCS13	0xB054		2	0x001A		
LNCFCMOCS14	0xB058		2	0x001C		
LNCFCMOCS15	0xB05C		2	0x001E		
LNCFCMOCS16	0xB060		2	0x0020		
LNCFCMOCS17	0xB064		2	0x0022		
LNCFCMOCS18	0xB068		2	0x0024		
LNCFCMOCS19	0xB06C		2	0x0026		
LNCFCMOCS20	0xB070		2	0x0028		
LNCFCMOCS21	0xB074		2	0x002A		
LNCFCMOCS22	0xB078		2	0x002C		
LNCFCMOCS23	0xB07C		2	0x002E		
LNCFCMOCS24	0xB080		2	0x0030		
LNCFCMOCS25	0xB084		2	0x0032		
LNCFCMOCS26	0xB088		2	0x0034		
LNCFCMOCS27	0xB08C		2	0x0036		
LNCFCMOCS28	0xB090		2	0x0038		
LNCFCMOCS29	0xB094		2	0x003A		
LNCFCMOCS30	0xB098		2	0x003C		
LNCFCMOCS31	0xB09C		2	0x003E		
SCRATCH_LNCF2	0xB0A0		2	0x0040		

intel

LNCF_POWER_CONTEXT []							
Description	MMIO Offset/Command	Unit	# of DW	Address Offset(DWord)			
SCRATCH_LNCF3	0xB0A8		2	0x0042			
L3NODELOCK	0xB0AC		2	0x0044			
LSN_SLCVC	0xB0C8		2	0x0046			
LSN_MISC	0xB0CC		2	0x0048			
LSN_ARBPRIO	0xB0D0		2	0x004A			
LSN_ARBPRI1	0xB0D4		2	0x004C			
GAFCFG0	0xD800		2	0x004E			
GAFCFG1	0xD804		2	0x0050			



LOD Message Address Payload Control

MAC	MACD_LOD - LOD Message Address Payload Control					
Size (in bits):	32					
Default Value:	0x000000	00				
DWord	Bit		D	escription		
0	31:4	Reserved				
		Access:			RO	
		Format: MBZ				
	3:0	LOD				
		Format: U4				
		Specifies the LOD for this slot.				
		Value Name Description				
		[0,14]		representing	g LOD	



Lower Oword Block Data Payload

	MDP_OW1L - Lower Oword Block Data Payload				
Size (in bits):	256				
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000				
DWord	Bit	t Description			
0.0-0.3	127:0	Oword			
		Format:		U128	
		Specifies the upper (Oword data element		
0.4-0.7	127:0	Reserved			
		Access:		RO	
		Format:		MBZ	



LPFC_POWER_CONTEXT

LPFC_POWER_CONTEXT []						
Description	MMIO Offset/Command	Unit	# of DW	Address Offset(DWord)		
L3LPFCLOCK	0xB460		2	0x0000		
SCRATCH_LPFC1	0xB474		2	0x0002		



LRI Data Entry

LRI_DATA - LRI Data Entry

Source: RenderCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Each LRI command header is followed by LRI_DATA entries. Each of these entries is a pair of Dwords: the MMIO register address and the data to be written.

DWord	Bit		Description
01	63:55	Reserved	
		Access:	RO
		Format:	MBZ
	54:32	мміо	
		Format:	U23
		Prog Bits [1:0] MBZ	gramming Notes
	31:0	Data	
		Format:	U32



MacroOperand

				MacroOperand		
Size (in b	oits):	1	4			
Default \	/alue:	: 0	×0000000	00		
DWord	Bit			Description		
0	13:6	RegNun	1			
		Format:		U8		
		address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be destination or Source 0. Any Source 1 or Source 2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. This field applies to both source and destination operands.				
	5	Reserve	<u>d</u>	RO		
		Access:				
		Format:		MBZ		
	4:1	math.inv	d specifie m/math.r	s the accumulator numbers used by the IEEE macro instructions (madm and sqtm). The 8 special accumulators, acc2 to acc9 are encoded consecutively from no noacc, indicating no special accumulator used is encoded as 1000b		
	0	RegFile This field indicate whether Architecture register file or General register file are selected.				
		Value	Name	Description		
		0	ARF	Architecture Register File.Only allowed for Source 0 or Destination.		
		1	GRF	General Register File. Allowed for any Source or Destination.		



Manageability Engine Interrupt Vector

	SM	E_INTR_VEC - Manageabil	ty Engine Inter	rupt Vector				
Size (in bi	ts):	16						
Default Va	alue:	0x00000000	00000					
DWord	Bit		escription					
0	15:2	Reserved						
		Access:	RO					
		Format:	MBZ					
	1	CSME Response						
		Format:						
		CSME sets this bit in the interrupt when res	oonding to GuC initiated t	transaction for:				
		Response to wake up request from 0	iuC					
		Payload message sent toto ME_MES	G, ME_DATA for a GuC rec	quest				
	0	CSME Request						
		Format:	U1					
		CSME sets this bit in the interrupt when CS	ME initiates the transaction	n for:				
		 CSME to GuC wake up request 						
		Payload message sent toto ME_MES	G, ME_DATA for CMSE init	iated request				



MEDIA_SURFACE_STATE

MEDIA_SURFACE_STATE

Exists If: //([MessageType] == 'Deinterlace') OR ([MessageType] == 'Sample_8x8')

Size (in bits): 256

0x00000000, 0x00000000

This is the	he SUR	RFACE_STATE use	ed by only dei	nterlace, sample_8x8, and VM	IE messages.			
DWord	Bit	Description						
0	31:30	Rotation						
		Value		N	ame			
		00b	No Ro	tation or 0 Degree				
		01b	90 Deg	90 Degree Rotation				
		10b	180 De	egree Rotation				
		11b	270 De	egree Rotation				
				Programming Note				
		Rotation is onl 16x8 AVS mess		only with AVS function messag	ges and not with HDC direct write and			
	29:27	Reserved						
		Access: RO						
		Format:			MBZ			
	26:20	X Offset						
		Exists If:	//[Surface F	format] is one of Planar Forma	ats			
		Format:	U7					
		This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface. This field effectively loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 4-high pixel) resolution.						
		Value	Name		Description			
		[0,127] In multiples of 4 (low 2 bits missing)						
		Programming Notes						
		For linear surfa	aces and Pack	ed Formats, this field must be	zero.			
		For Surface Fo	ormat with 8 b	oits per element, this field mu	st be a multiple of 16.			
		For Surface Fo	For Surface Format with 16 bits per element, this field must be a multiple of 8.					



			M	EDIA S	SURFACE STA	TE		
	19:16	Y Offset						
		Exists If:	//[Surf	ace Format] is one of Planar Form	ats		
		Format:	U4					
		This field spec	This field specifies the vertical offset in rows from the Surface Base Address to the start of the					
			additional description in the X Offset field)					
		Value	Name			escription		
		[0,15]		In multi	ples of 4 (low two bits	missing)		
					Programming Note	es		
		For linear surf	aces and	Packed For	mats, this field must be			
	15:12	Reserved			<u> </u>			
	13.12	Access:				RO		
		Format:				MBZ		
	11:0	Reserved						
		Access:				RO		
		Format:				MBZ		
1	31:18	Height						
		Format: U14-1						
		This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.						
		Value		Name		Description		
		[0,16383]			representing heights	[1,16384]		
		Programming Notes						
		Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces. If Vertical Line is 1, this field indicates the height of the field, not the height of the frame.						
	17:4	Width						
		Format: U14-1						
		This field spec field indicates			•	els. For PLANAR surface formats, this		
		Value		Name		Description		
		[0,16383]			representing widths [[1,16383]		
		Downward and Notes						
		 The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces. 						



MEDIA_SURFACE_STATE

• For deinterlace messages, the Width (field value + 1) must be a multiple of 8.

Width (field value + 1) must be a multiple of 2 for PLANAR_420_16

For Y16_UNORM format width should be in multiple of 2

3:2 **Picture Structure**

Specifies the encoding of the current picture.

Value	Name			
00b	Frame Picture			
01b	Top Field Picture			
10b	Bottom Field Picture			
11b	Invalid, not allowed			

1:0 Cr(V)/Cb(U) Pixel Offset V Direction

Default Value:	0
Format:	U0.2

Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction

Programming Notes

This field is ignored for all formats except for PLANAR_420_8 and PLANAR_420_16

This offset has been increased from 2 bits to 3 bits to support U1.2 format, and the MSB bit is added as Pixel Offset V Direction MSB in DWord 2. Valid values for the combined field range from 0 to 4.

2 31:27 Surface Format

Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1.

Value	Name	Description		
0	YCRCB_NORMAL			
1	YCRCB_SWAPUVY			
2	YCRCB_SWAPUV			
3	YCRCB_SWAPY			
4	PLANAR_420_8			
8	R10G10B10A2_UNORM	Sample_8x8 only		
9	R8G8B8A8_UNORM	Sample_8x8 AVS only		
10	R8B8_UNORM (CrCb)	Sample_8x8 AVS only		
11	R8_UNORM (Cr/Cb)	Sample_8x8 AVS only		
12	Y8_UNORM	Sample_8x8 AVS only		
13	A8Y8U8V8_UNORM	Sample_8x8 AVS only		
14	B8G8R8A8_UNORM	Sample_8x8 AVS only		
15	R16G16B16A16	Sample_8x8 AVS only		



MEDIA_SURFACE_STATE								
	18	PLANAR_422_8		Sample_8x8 AVS only				
	23	PLANAR_420_16		Sample_8x8 AVS only				
	24	R16B16_UNORM (CrCb)		Sample_8x8 AVS only				
	25	R16_UNORM (Cr/Cb)		Sample_8x8 AVS only				
	26	Y16_UNORM		Sample_8x8 AVS only				
	Others	Reserved						
26	Interleave Chroma							
	Format: Enable							
	This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats.							
25	Cr(V)/Cb(U)	Pixel Offset U Direction						
	Default Valu	e:		(0			
	Format:			ı	U0.1			
	Specifies the distance to the U/V values with respect to the even numbered Y channels in the U direction							
	Programming Notes							
	This field is must be zero for all formats except PLANAR_420_16, PLANAR_420_8, PLANAR_422_8, YCRCB_NORMAL, YCRCB_SWAPUVY, YCRCB_SWAPUV, YCRCB_SWAPY.							
24	Cr(V)/Cb(U) Pixel Offset V Direction MSB							
	Default Valu	e:			0			
	Format:					U1		
	Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction							
	Programming Notes							
	This field is must be zero for all formats except?PLANAR_420_16 and PLANAR_420_8							
	This offset has been increased from 2 bits to 3 bits as U1.2 format and this bit is used in conjunction with the bits in the Cr(V)/Cb(U) Pixel Offset V Direction field in DWord 1, which contain the rest of the bits for offset V-direction. Valid values for the combined field range from 0 to 4.							
23	Memory Compression Type							
	Specifies the type of memory compression used.							
	Val		Name					
	0	· · · · · · · · · · · · · · · · · · ·	Media Compression					
	1 Render Compression							
22	Memory Compression Enable							
	Format:		Enabl					
	This surface may contain compressed or compressible pixels. Memory compression will be attempted for writes to this surface. Reads from this surface will check for compressed data.							



MEDIA SURFACE STATE **Programming Notes** The compression control must have 0 value for non-tileY modes. Please refer to vol1a Memory Data Formats chapter -- section Media Memory Compression for more details, including format restrictions. 21 **Address Control Value Name Description** 0 **CLAMP** Clamp **MIRROR** Mirror 20:3 **Surface Pitch** Format: U18-1 This field specifies the surface pitch in (#Bytes - 1). **Value Name Description** [0,262143] For other linear surfaces: representing [1B, 256KB] [511, 262143] For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles] [127, 262143] For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles] **Programming Notes** For tiled surfaces, the pitch must be a multiple of the tile widthIf Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. The Surface Pitches of current picture and reference picture should be declared as the identical type in VDI mode with identical Height, Width and Format. If Media Memory Compression is enabled, the following max pitch size restriction must be honored. For larger resolution, Media Memory compression Must be disabled. Tiling Mode Pixel Format Max Frame Width (bytes) Max Frame Width (pixels) Max Pitch (bytes) Legacy 4K 8bpp 16k 16k 16k + 127 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 127 128bpp 16k 1k 16k + 127 TileYF 8bpp 8k 8k 8k + 63 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 255 128bpp 16k 1k 16k + 255 TileYS 8bpp 16k 16k 16k + 255 16bpp 16k 8k 16k + 511 32bpp 16k 4k 16k + 511 64bpp 16k 2k 16k + 1023 128bpp 16k 1k 16k + 1023 2 Half Pitch for Chroma Format: Enable This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats. **Programming Notes** Must be Zero as this field is not used. 1:0 Tile Mode Format: U2 This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.

Name

Value

Description



			MEDIA_SURFA	CE_STA	ГЕ			
		0h	TILEMODE_LINEAR	Linea	ar mode (no tiling)			
		1h	Reserved	Rese	erved			
		2h	TILEMODE_XMAJOR	X ma	ajor tiling			
		3h	TILEMODE_YMAJOR	Y ma	ajor tiling			
			Progr	amming Note	es			
		 Refer to <i>Memory Data Formats</i> for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field. Linear surfaces can be mapped to Main Memory (uncached) or System Memory 						
2	21.20	,	Effective, shooped). Thed (Ay 17 W)	Surfaces carro	nly be mapped to Main Memory.			
3	31:30	Reserved Access:			RO			
		Format:			MBZ			
	29:16	X Offset for U(Cb)						
	23.10	Format:)		U14			
		For non planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface. For Planar surfaces this field specifies the horizontal offset in pixels from the Y-plane origin to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled Resultant X-offset = 'X-offset of the surface (Y-plane)' + 'X offset for U(Cb)'						
		For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.						
		Programming Notes						
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.						
	15:14	Reserved						
		Access:			RO			
		Format:			MBZ			
	13:0	Y Offset fo	or U(Cb)					
		Format:			U14			
		· ·	For non planar surfaces this field specifies the vertical offset in pixels from the Surface Base Address to the start (origin) of the surface.					
			•		rows from the Y-plane origin to the ne if Interleave Chroma is enabled.			



		MEDIA_SURFACE_	STATE			
		Resultant X-offset = 'Y-offset of the surface (Y-pla	ane)' + 'Y offset for U(Cb)'			
		For TileYS and TileYF this offset should be integral	l multiple of Tile width of Luma plane.			
		Programmin	ng Notes			
		This field must be aligned by 4 bit[1:0] = 00				
		This field must be aligned by 4 bit[1:0] = 00 for all	I format besides PLANAR_420_*			
4	31:30		1			
		Access:	RO			
		Format:	MBZ			
	29:16	X Offset for V(Cr)				
		Exists If: //([Surface Format] is one of planar) All Format: U14	ND ([Interleave Chroma] == '0')			
	tal offset in pixels from the Y-plane origin to offset = 'X-offset of the surface (Y-plane)' + 'X I multiple of Tile width of Luma plane.					
		Programming Notes				
		For PLANAR_420 and PLANAR_422 surface format pixels.	ts, this field must indicate an even number of			
	15	Reserved				
		Access:	RO			
		Format:	MBZ			
	14:0	Y Offset for V(Cr)				
		Exists If: //([Surface Format] is one of planar) Al	ND ([Interleave Chroma] == '0')			
		Format: U15				
		For Planar surfaces this field specifies the vertical offset in rows from the Y-plane origin to the start (origin) of the V(Cb) plane. Resultant Y-offset = 'Y-offset of the surface (Y-plane)' + 'Y offset for V(Cb)'				
		For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.				
		Programming Notes				
		This field must indicate a multiple of 4 (bit 0 & 1 =				
5	31	Vertical Line Stride				
		Format:	U1			
		For Surfaces accessed via the sample_8x8 message between logically adjacent lines - provides support				



	Other Surface	es:Vertical	Line Stride must be zero.				
30	Vertical Line	Stride Of	fset				
30	Format:	Stride G.	1500		U1		
	For Surfaces	accessed	via the sample_8x8 message	e: Speci	ifies the offset of the initial line f		
	beginning of	the buffer	. For Other Surfaces: Vertica				
			Programmir		es		
		ist be set t	to 0 if Vertical Line Stride is	0.			
29:20	Reserved				<u> </u>		
	Access:				RO		
	Format:				MBZ		
19:18	Tiled Resour	ce Mode					
	Format:				U2		
			Render Target, and Typed or other surfaces: This field		ped Surfaces: This field specifies		
	Value			is igno	Description		
	0h	TRMOE	TRMODE_NONE		No tiled resource		
	1h	TRMOE	TRMODE_TILEYF		4KB tiled resources		
	2h	TRMOE	TRMODE_TILEYS		B tiled resources		
	3h	Reserve	ed				
	Due menuncia a Nata-						
	Programming Notes If Tile Mode is not set to TILEMODE_YMAJOR, this field must be set to TRMODE_NONE.						
	If this field is not set to TRMODE_NONE, the Surface Format must be one with 8, 16, 32, 64, or						
	128 bits per element, or one of the compressed texture modes (BC*, ETC*, EAC*, ASTC*).						
	Additionally, YCRCB* formats are supported and treated as 16 bits per element, and the						
	PLANAR_420_8 and PLANAR_422_8 formats are supported and treated as 8 bits per element of the Vision and 16 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled) or 8 bits per element of the UV plane (if Interleave Chroma is enabled)						
	the Y plane and 16 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 b per element on the U and V planes (if Interleave Chroma is disabled.						
17:7	Reserved						
	Access:				RO		
	Format:				MBZ		
6:0	Surface Men	nory Obje	ct Control State				
	Default Valu	e:	0h DefaultVaueDesc				
	Format:		MEMORY_OBJECT_CO	NTROL	L_STATE		



MEDIA SURFACE STATE 6 31:0 **Surface Base Address** GraphicsAddress[31:0] Format: Specifies the low 32 bits of the byte-aligned base address of the surface. **Programming Notes** For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32 FLOAT elements must be 16-byte aligned). For SURFTYPE BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are stored in a 'monolithic' (fixed) format, and only require a single address for the base texture. Linear render target surface base addresses must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient.)Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm. For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions. 7 31:16 Reserved Access: RO MBZ Format: 15:0 **Surface Base Address High** Format: GraphicsAddress[47:32] Specifies the high 16 bits of the byte-aligned base address of the surface. Refer to Surface Base Address [31:0] for programming notes applying to this field.



MEMORY_OBJECT_CONTROL_STATE

	MEMORY_OBJECT_CONTROL_STATE						
Size (in b	Size (in bits): 7						
Default \	/alu	e: 0x00000000					
DWord	Bit	Description					
0	6:1	Index to MOCS Tables The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.					
		When an access is made through Data Port and the index to MOCS[6:1] = [48,59] (decimal), that surface or stateless memory access can be cached in HDC L1 cache. Accesses made through Data Port with MOCS[6:1] < 48 or > 59 will bypass the HDC L1 cache. This bypass is useful when software wants to ensure that Data Port access are coherent with the L3 memory.					
	0	Reserved					



${\bf Memory Address Attributes}$

MemoryAddressAttributes							
Size (in b	oits):	32					
Default \	Value:	0x00000	000				
	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. It defines the attributes for VDBOX addresses.						
DWord	Bit			Description	on		
0	31:15	Reserved					
		Access:				RO	
		Format:				MBZ	
	14:13	Base Address	- Tiled Res	ource Mode			
		Format:				U2	
			rfaces: This	field specifies the tiled res	ource		
		Value		Name		Description	
		00b	TRMODE_			resources	
		01b	TRMODE_			iled resources	
		10b	TRMODE_	TILEYS	64KB	tiled resources	
		11b	Reserved				
	12	Base Address	- Row Stor	e Scratch Buffer Cache Se	elect		
		Format:				U1	
				Description			
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.					
		When this is programmed to "1" (going to Media Cache), the corresponding base address will be programmed with the starting position in the media cache. The programming table is in "Buffer Size Requirement Page" in HEVC section					
		Value	Name		De	escription	
		0		Buffer going to LLC.			
		1		Buffer going to Internal N	1edia :	Storage.	
	11	Reserved					
		Access:				RO	
		Format:				MBZ	
	10	Compression	Туре				
		•	• •	er/media compressed.			



		MemoryA	ddressAtt	tributes		
	Value		Name			
	0	Media Compressio	n Enable [Defau	ılt]		
	1	Render Compression	on Enable			
9	Base Address	s - Memory Compres	sion Enable			
	Format:			Enable		
	Memory compression will be attempted for this surface.					
8:7	Base Address - Arbitration Priority Control					
	Format: HEVC_ARBITRATI		RATION_PRIORI	TION_PRIORITY		
6:1	Base Address - Index to Memory Object Control State (MOCS) Tables					
	Format:			U6		
	The index to define the L3 and system cache memory properties. The details of the controls arefurther defined in L3 and Page walker (memory interface) control registers.					
	The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.					
0	Reserved					



Merged Media Block Message Header Control

MF	MHC_MBM_CONTROL - Merged Media Block Message Header							
	Control							
Size (in b	Size (in bits): 32							
Default \	/alue:	0x	(00000000					
DWord	Bit			Description				
0	31:30	Messag						
				a Block Read message is Normal subtyp				
		Value	Name	The Plack Height and Plack Width field	•			
		00h	Normal	The Block Height and Block Width field Mask is ignofed by a media block read	•			
		Others	Reserved	Reserved.				
	29	Reserve	d					
		Access:			RO			
		Format:	•		MBZ			
	28:24	Sub-Re	gister Offs	et				
		Format:			U5			
		field is ig	gnored (res	register offset in unit of bytes of a Merg served) for a media block write message	5			
		BasePitc	h, includin	g 0, is valid.	-			
		C D		Programming Note				
		reads d are writ register Registe Registe	Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub-Register Offset can fill in the same set of GRF registers with media block data line interleaved.					
		Restriction						
		For the	For the Sampler Cache Data, this field must be zero.					
		Minimu Sub-Re well). W Height. Registe	im BasePito gister Offs /hen Regis ensuring t r Offset is	ed as the next the power-of-2 that is greath is 1 DWord. The transition of the transition of the reference of the register of the register of the output fits in a single GRF register. In the greater than 0), when the resulting data placed symmetrically between GRF register.	ore will be a multiple of DWords as et must align to BasePitch*Block or general (and specifically when Subwill cross a GRF register boundary,			



MHC_MBM_CONTROL - Merged Media Block Message Header **Control** 23:22 Reserved Access: RO Format: MBZ 21:16 Block Height U6 Format: Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows Restriction If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords. 15:10 Reserved RO Access: Format: MBZ 9:8 **Register Pitch Control** U2 Format: Controls the register pitch for a Merged Media Block Read message. This field is ignored (reserved) for a media block write message. Register Pitch Control is only allowed to be nonzero when Block Width is a multiple of DWords. Restriction: For the Sampler Cache Data, this field must be zero. **Value Name Description** RPC_1 [Default] 0h 1 Block 1h RPC 2 2 Blocks RPC 4 4 Blocks 3h Restriction BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. The effective register pitch (RPC*BasePitch)+SRO must be less than or equal to 32 bytes (to fit in a single GRF register). 7:6 Reserved RO Access: MBZ Format: **Block Width** 5:0 U6 Format: Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes.



Message Descriptor - Render Target Write

		Message	Descriptor - Render Ta	arg	et Write			
Size (in b	oits):	32						
Default \	/alue:	0x00000000	0x0000000					
DWord	Bit	Description						
0	31 Reserved							
		Access:		RO				
		Format:		MB	Z			
	30	Data Format						
		Format:			U1			
		Value	Name		Description			
		0	Single Precision		32b			
		1	Half Precision		16b			
		Programming Notes This field is a pulsable for Dander Towns With Massacra CNIV						
	20.14	This field is applicable for Render Target Write Messages ONLY. Reserved						
	29:14	Access:		RO				
		Format:		MBZ				
	13	Target is not multi- This bit must be so PER_SAMPLE. By so depth(optional) an Target is multisam stencil(optional) at per-pixel PS invoca	be set when Render Target is not bound sampled. et when PS runs at sample-frequency i.e. etting this bit, PS sends Render Target V d stencil(optional) phases on per sample pled and this bit is reset, Render Target pixel frequency. It should be noted that ation.	e. pix Vrite e ba outp	el shader dispatch mode is Message that outputs color, sis for each slot. When Render outs color, depth(optional) and			
	12	Last Render Target Select This bit must be set on the last render target write message sent for each group of pixels. Fo single render target pixel shaders, this bit is set on all render target write messages. For multi render target pixel shaders, this bit is set only on messages sent to the last render target. This must be zero for SIMD8 Image Write message. Programming Notes In general, when threads are not launched by 3D FF, this bit must be zero.						
	11	Slot Group Select This field selects v		d for	bypassed data.			



Message Descriptor - Render Target Write

present also includes the X/Y addresses and pixel enables. For 8- and 16-pixel dispatches, SLOTGRP_LO must be selected on every message. For 32-pixel dispatches, this field must be set correctly for each message based on which slots are currently being processed.

Value	Name	Description		
0 SLOTGRP_LO		choose bypassed data for slots 15:0		
1 SLOTGRP_HI		choose bypassed data for slots 31:16		

Programming Notes

For SIMD8 Image Write message thsi field MBZ.

10:8 | Message Type

This field specifies the type of render target message. For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pixel enables, X/Y addresses, and oMask.

Value	Name	Description		
000b	SIMD16	SIMD16 single source message		
001b	001b SIMD16_REPDATA SIMD16 single source message with replicated data			
010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0		
011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8		
100b	SIMD8_LO	SIMD8 single source message, use slots 7:0		
111b	SIMD16_REPDATA_TM	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear <i>(Untiled)</i> memory is UNDEFINED.		

Programming Notes

the above slots indicated are within the 16 slots selected by **Slot Group Select**. If SLOTGRP_HI is selected, the SIMD8 message types above reference slots 23:16 or 31:24 instead of 7:0 or 15:8, respectively.

SIMD16_REPDATA message must not be used in SIMD8 pixel-shaders.

7:0

Reserved

Access:	RO
Format:	MBZ



Message Descriptor - Sampling Engine

		Messag	e Descriptor	- Sa	ampling Engine			
Size (in b	its):	32						
Default V	/alue:	0x00000000						
DWord	Bit		Description					
0	31	ЕОТ						
=	30	Return Format						
		Format:			U1			
		Value	Name	_	Description			
		0	32-bit		ırn data is 32b			
		1	16-bit	Retu	ırn data is 16b			
			Proc	ıramı	ming Notes			
		This field must be se						
	29	This field must be set to 32 for resinfo, LOD and sampleinfo messages. SIMD Mode[2]						
	23	Format: U1						
		This field is the upper bit of the 3-bit SIMD Mode field.						
-								
	28:25	Message Length						
		Format: U4						
		This field specifies the number of 256-bit GRF registers starting from (src) to be sent out on the request message payload.						
		Value			Name			
		[1,15]						
-	24:20							
		Format: U5						
		This field indicates the number of 256-bit registers expected in the message response.						
			Value		Name			
		[0,16]						
					ming Notes			
		A value 0 indicates t response supported		age d	oes not expect any response. The largest			
		This field must be p (AMFS)	rogrammed to 0 for a	surfa	ace which is marked as a Procedural Texture			



Message Descriptor - Sampling Engine

19 **Header Present**

Format: Enable

Specifies whether the message includes a header phase. If the header is not present (this field is zero), all of the fields normally contained in the header are assumed to be 0.

If the header is not present, in some cases the **Write Channel Mask** fields are set according to the Response Length.

SIMD16 orReturn Format Float16

Response Length	Mask R	Mask G	Mask B	Mask A
1	0	1	1	1
2	0	0	1	1
3	0	0	0	1
4	0	0	0	0

Else

Response Length	Mask R	Mask G	Mask B	Mask A
2	0	1	1	1
4	0	0	1	1
6	0	0	0	1
8	0	0	0	0

18:17 | **SIMD Mode[1:0]**

Format: U2

Description

Specifies the SIMD mode of the message being sent.

A third bit SIMD Mode[2] is added to this field (bit 29 of message descriptor). Encodings now range from 0-7. SIMD Mode[2:0] SIMD

000 Reserved

001 SIMD8

010 SIMD16

011 SIMD32/64

100 Reserved

101 SIMD8H

110 SIMD16H

111 Reserved

16:12 Message Type

Format: U5

Specifies the type of message being sent. For more details, please refer to **Message Format** section for the definition of these 5 bits..



	Message Descriptor - Sampling Engine			
11:8	Sampler Index			
	Format:		U4	
	Specifies the index into the sampler state table. Ignored for Id, resinfo, sampleinfo, and cache_flush type messages.			
	Value		Name	
	[0,15]			
7:0	Binding Table Index			
	Format:		U8	
	Specifies the index into the binding table . Ignored for cache_fluand 253 indicate stateless. 254 indicates SLM. 252 indicates bind		,	
	Value		Name	
	[0,255]			



MFD_MPEG2_BSD_OBJECT Inline Data Description

Source:		V	ideoCS				
Size (in b	bits):	64	4				
` Default \	•	0:	×000000	000, 0x0000000			
DW01	corresi	onds to	DW34	4 of the MFD_MPEG2_BSD_OBJECT.			
DWord	1		Description				
0	31:24	Slice Ho	orizont	al Position			
		Format	·•		U8		
		This fie	ld indic	ates the horizontal position of the first m	acroblock in the slice.		
	23:16	Slice Ve		Position			
		Format			U8		
		This fie	ld indic	ates the vertical position of the first macr	oblock in the slice.		
1	15:8	Macrob	olock Co	ount			
		Format			U8		
		Tomat	••		00		
	7	This fie	ld indic	rates the number of macroblocks in the sl			
	7	This fie Slice Co This bit to one,	Id indic oncealn forces VIN will	nent Override Bit hardware to handle the current slice in C I force the current slice to do concealmer ndary has errors or not.	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is		
	7	This fie Slice Co This bit to one,	oncealn forces VIN will ce bou	nent Override Bit hardware to handle the current slice in C I force the current slice to do concealmer ndary has errors or not.	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is		
	7	This fie Slice Co This bit to one, if the sli	oncealn forces VIN will ce bou	nent Override Bit hardware to handle the current slice in C I force the current slice to do concealmer ndary has errors or not.	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is set or to decode from bitstream regard		
	7	This fie Slice Co This bit to one, if the sli Value	oncealn forces VIN will ce bou	nent Override Bit hardware to handle the current slice in C I force the current slice to do concealmer ndary has errors or not. Descr VIN will use driver-provided "Slice Conc	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is set or to decode from bitstream regard iption ealment Type" regardless of valid slice t Type" to '0'. VIN will set "Slice		
	7	This fie Slice Co This bit to one, if the sli Value 1h Oh Slice Co This bit	oncealn forces VIN will ce bour Name	hardware to handle the current slice in C I force the current slice to do concealment of the current slice in C	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is set or to decode from bitstream regard iption ealment Type" regardless of valid slice t Type" to '0'. VIN will set "Slice te boundary has error or not		
		This fie Slice Co This bit to one, if the sli Value 1h Oh Slice Co This bit	oncealn forces VIN will ce bour Name	hardware to handle the current slice in C I force the current slice to do concealment andary has errors or not. Descriving VIN will use driver-provided "Slice Concealment boundary Driver must program "Slice Concealment Concealment Type" depending if the slice efforced by driver ("Slice Concealment Over eary errors.	ice, including skipped macroblocks. onceal or Deocde Mode. If this bit is set or to decode from bitstream regard iption ealment Type" regardless of valid slice t Type" to '0'. VIN will set "Slice te boundary has error or not		
		This fie Slice Co This bit to one, if the sli Value 1h Oh Slice Co This bit on slice	oncealn forces VIN will ce bour Name	hardware to handle the current slice in C I force the current slice to do concealment andary has errors or not. Descriving VIN will use driver-provided "Slice Concealment boundary Driver must program "Slice Concealment Concealment Type" depending if the slice efforced by driver ("Slice Concealment Over eary errors.	ice, including skipped macroblocks. conceal or Deocde Mode. If this bit is set or to decode from bitstream regard iption ealment Type" regardless of valid slice t Type" to '0'. VIN will set "Slice te boundary has error or not iption earride Bit") or set by VINunit depending iption eardless of bitstream. (If driver does not bit depending on slice boundary error ice is out-of-bound or the same or		



		MFD_N	IPEG2	BSD_OBJECT Inline D	ata D	Description
				Programming Note	es	
		VIN can turn this bit from 0 to 1 internally if "Slice Concealment Disable Bit" is "0" and VIN detects slice boundary errors.				
	5	Last Pic Slice This bit is added to support error concealment at the end of a picture.				
		Value	Name	Desc	ription	
		1h		The current Slice is the last Slice of t	he entir	e picture
		0h		The current Slice is not the last Slice	of curre	ent picture
	4	Reserved				
	3	Is Last ME	3			
		Value	Name	Desc	ription	
		1h		The current MB is the last MB in the	current	Slice
		0h		The current MB is not the last MB in	the cur	rent Slice
	2:0	First Mac	roblock Bi	t Offset		
		Format:				U3
		This field	provides tl	ne bit offset of the first macroblock in	the firs	t byte of the input bitstream.
1	31:29	Reserved				
		Access:			RO	
		Format:			MBZ	
	28:24	Quantizer Scale Code				
		Format:				U5
			ded quanti	uantizer scale code of the inverse qua zer scale code in a macroblock. This f		
	23:17	Reserved				
		Access:			RO	
		Format:			MBZ	
	16:8	Next Slice Vertical Position				
		Format:				U9
		This field indicates the vertical position (in macroblock units) of the first macroblock in the next slice.				
				Programming Note	es	
		this field	should set	vused for error concealment. In the country to the height of the picture (field pictored numbering).		



7:0 Next Slice Horizontal Position This field indicates the horizontal position (in macroblock units) of the first macroblock in the next slice. Programming Notes This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set 0.



MFX_REFERENCE_PICTURE_BASE_ADDR

		MFX_REFE	RENCE_PICTURE_BA	SE_ADDR		
Source:		VideoCS				
Size (in b	oits):	64				
Default Value: 0x00000000, 0x00000000						
DWord	Bit		Description			
01	63:48	Reserved				
		Access:		RO		
		Format:		MBZ		
	47:32	MFX Reference Picture	Address [n] High			
		Format:	GraphicsAddress[47:32]			
		This field is for the upper	range of Reference Picture Addr	resses		
	31:6	MFX Reference Picture	Address [n]			
		Format:	GraphicsAddress[31:6]			
		 operation in AVC//MPEG2. AVC can specify up to 16 YUV frame-based surfaces for both forward and backward references, i.e. L0+L1 total = 16 max. Any entry can be assigned to L0 or L1 or both lists.But VC1 and MPEG2, worst case, can use up to 2 YUV frame-based surfaces for both forward and backward references: P-MB: RefAddr[0] - temporal closest previous field of a reference frame (can be the current frame) RefAddr[1]- next temporal closest previous field of a reference frame (must be different from the current frame) It is a variant (without the LongTermRefPic specification) of the RefFrameList[16] defined in AVC DXVA Spec. RefAddr[0-15] is indexed by frame_storeID »1. It is not a packed list, i.e. invalid 				
		by the driver. The same ap	oplies to VC1 and MPEG2.	sst be set to a valid address RefAddr[0]		
		Programming Notes				
		AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.				
	5:0	Reserved				
		Access:		RO		
		Format:		MBZ		



MPEG2

	MPEG2					
Source:		VideoCS				
Size (in b	oits):	16				
Default \	/alue:	0x00000000				
DWord	Bit	Description				
0	15:6	Reserved				
		Access:	RO			
		Format:	MBZ			
	5	Missing EOB Error This flag indicates missing EOB SEs coded in the bit-stream CBP of the error MB.	n. Missing EOBs are concealed to match			
	4	Inconsistent starting position Error - overlapping MBs This flag indicates two slices overlapping one another by o decoded off the second slice shall be discarded.	one or more MBs. Duplicate MBs			
	3	Slice out-of-bound Error This flag indicates a slice is running beyond the width of the discarded.	ne picture. Out-of-bound MBs shall be			
2 Premature frame end Error This flag indicates missing slices/MBs coded in the bit-strea concealed to reach end of picture.			am of a frame. One or more MBs are			
	1	Inconsistent starting position Error - Missing MBs This flag indicates one or more MBs are being concealed cending positions between slices.	lue to inconsistent MB starting and			
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by	y hardware.			



MSAA Sample Number Message Address Control

M	AC	D_MSAA_SN - MSAA	Sample Number	er Mess	age Address
			Control		
Size (in l	oits):	32			
Default \	Value:	0x00000000			
DWord	Bit		Description		
0	31:4	Reserved			
		Access:		RO	
		Format:]1	MBZ	
	3:0	Sample Number			
		Format:		U4	
		Specifies the sample number for the Multisamples in the Surface State	•	_	than the Number of



MsgDesc

			MsgDesc	<u> </u>	
Source:		Eulsa			
Size (in b	its):	32			
Default V	/alue:	0x00000000			
DWord	Bit		Desc	ription	
0	31	Reserved			
		Format:			MBZ
	30	Data Format			
		Format:			U1
				ription	
		,		· · · · · · · · · · · · · · · · · · ·	r written to render target.
		This field specifies the w	vidth of data read from	written to	render target.
		Val		Name	
		Value 0b		Name 32bit	
		1b		16bit	
-	29			TODIC	
	29	SIMD Mode[2] Format:			MBZ
			t of the 3-hit SIMD Mo	de Field R	
		This field is the upper bit of the 3-bit SIMD Mode Field. Refer to the SIMD Mode[1:0] Field for encodings			
-	28:25	Message Length This field specifies the number of GRF registers starting from <src0.regnum> to be sent out on the request message payload. Valid value ranges from 1 to 15. A value of 0 is considered erroneous.</src0.regnum>			
		Value			Name
		1-15	Number of Registers		
	24:20	Response Length This field indicates the number of GRF registers expected in the message response. The valid value ranges from 0 to 16. A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.			
		Value			Name
		0-16	Number of Registers		



	MsgDesc				
19	Header Present				
	Format:	Enable			
If set, indicates that the message includes a header. Depethis field may be restricted to either enabled or disabled. section for details.		, 3			
18:0	Function Control				
	This field is intended to control the target function target function unit for details on the contents of the	•			



Named Barrier State

	N	AMED_BAR_S	TATE - Named Barrier	State		
Size (in bits):	3	32				
Default Value	e: (0x00000000				
Hardware sta	ate of one	named barrier", which	is part of the payload of Save_Barrier	and Restore_Barrier		
DWord	Bit	Description				
0	31:20	Reserved		1		
		Format:	MBZ			
	19	Designated Thread Designated thread for	r WMTP Save.			
			Programming Notes			
		This field is ignored for Restore_Barrier message payload.				
		Restriction				
		This field is valid only for Logical Barrier ID 0.				
	18:11	Number of Consumers				
		Format:		U8		
		Specifies the number of consumer threads in the barrier.				
	10:3	Number of Producers	s			
		Format:		U8		
		Specifies the number	of producer threads in the barrier.			
	2:1	Barrier Type				
		Format:		U2		
		Value	Name			
		0	Producer_Consumer			
		1	Producer_Only			
		2	Consumer_Only			
	0	Valid Indicates this barrier's	signal is set for the thread.			



No Event Data Payload

MDP_NO_EVENT - No Event Data Payload

Source: EuSubFunctionGateway

Size (in bits): 256

0x00000000, 0x00000000



Normal Media Block Message Header

		MH_MB - Normal Media Block Message Header
Source:		EuSubFunctionDataPort1
Size (in b	oits):	256
Default \	Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit	Description
0	31:0	X Offset
		Format: S31
		X offset (in bytes) of the upper left corner of the block into the surface.
		Programming Notes
		Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.
1	31:0	Y Offset
		Format: S31
		Y offset (in rows) of the upper left corner of the block into the surface.
2	31:0	Normal Media Block Message Control
		Format: MHC_MB_CONTROL
		Specifies the Normal message subtype and additional input parameters.
3	31:0	Mask
		Format: U32
		The Mask is ignored by the Normal Media Block message: all Dwords are always returned on
		reads, and always enabled to be written on writes.
4	31:0	FFTID
		Format: MHC_FFTID
		Fixed Function Thread ID
57	95:0	Reserved
		Access: RO
		Format: MBZ



Normal Media Block Message Header Control

M	MHC_MB_CONTROL - Normal Media Block Message Header							
	Control							
Size (in bits):		32	2					
Default \	/alue:	0>	k00000000					
DWord	Bit			Description				
0	31:30	Messag	e Mode					
		Description						
				pretation of M0.3 (Pixel or Byte Mask). F ehaving as if always set to NORMAL.	or the Sampler Ca	iche Data Port, this		
		Specifie	es the inter	pretation of M0.3 (Pixel or Byte Mask).				
		V-l	Nieren	Permi	4.5			
		Value	Name	Descri		1: 5 1 7		
		00h	Normal	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message and behaves as if it is set to all ones for a media block write message.				
		Others	Reserved	Reserved.				
		Programming Notes						
		The Media Block Read message is Normal subtype when both Sub-Register Offset and Register Pitch Control are zero. The Media Block Read message is Merged subtype when either Sub-Register Offset or Register Pitch Control are non-zero.						
	29	Reserved						
		Access:		RO				
		Format:			MBZ			
	28:24	Sub-Register Offset						
		Default	: Value:			0		
		Format	:			U5		
		The sub-register offset must be 0 for Normal Media Block Read message subtype. This field is ignored (reserved) for a media block write message.						
	23:22	Reserved						
		Access:			RO			
		Format	:		MBZ			
	21:16	Block Height						
		Format	:		U6			
			Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows					



MHC_MB_CONTROL - Normal Media Block Message Header **Control** Restriction If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords. 15:10 **Reserved** Access: RO Format: MBZ **Register Pitch Control** Default Value: Format: U2 The register pitch must be 0 for a Normal Media Block Read message. This field is ignored (reserved) for a media block write message. 7:6 Reserved Access: RO Format: MBZ **Block Width** 5:0 Format: U6 **Description** Width in bytes of the block being accessed. For normal Media Block Writes, Range = [0,63] representing 1 to 64 Bytes. For normal Media Block Reads and for masked and merged Media Block messages, Range = [0,31] representing 1 to 32 Bytes. **Programming Notes** Must be DWord aligned for the write form of the message.



oMask Message Data Payload Register

N	1DPR	OMASK - oMask Message Data Pa	ayload Register			
Size (in bits)):	256				
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description	Description			
0	31:16	oMask1				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 1. Not used for Slot Group) HI.			
	15:0	oMask0				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 0. Not used for Slot Group	HI.			
1	31:16	oMask3				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 3. Not used for Slot Group) HI.			
	15:0	oMask2				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 2. Not used for Slot Group	HI.			
2	31:16	oMask5				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 5. Not used for Slot Group	HI.			
	15:0	oMask4				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 4. Not used for Slot Group) HI.			
3	31:16	oMask7				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 7. Not used for Slot Group	HI.			
	15:0	oMask6				
		Format:	U16			
		oMask for Pixels [15:0] of Slot 6. Not used for Slot Group) HI.			
<u></u>						



4	31:16	oMask9			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 9. Use	ed only if Slot Group HI or SIMD16.		
	15:0	oMask8			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 8. Use	ed only if Slot Group HI or SIMD16.		
5	31:16	oMask11			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 11. U	sed only if Slot Group HI or SIMD16.		
	15:0	oMask10			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 10. U	sed only if Slot Group HI or SIMD16.		
6	31:16	oMask13			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 13. U	sed only if Slot Group HI or SIMD16.		
	15:0	oMask12			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 12. U	sed only if Slot Group HI or SIMD16.		
7	31:16	31:16 oMask15			
		Format:	U16		
		oMask for Pixels [15:0] of Slot 15. U	sed only if Slot Group HI or SIMD16.		
	15:0	oMask14			
		Format:	U16		
		a Mask for Divals [15:0] of Clot 14 LL	sed only if Slot Group HI or SIMD16.		



OM Replicated SIMD16 Render Target Data Payload

MDP_RTW_M16REP - OM Replicated SIMD16 Render Target Data							
	Payload						
Size (in bits):	512						
(Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000						
DWord	Bit	Description					
0.0-0.7	255:0	oMask					
		Format:	MDPR_OMASK				
		Slots [15:0] oMask					
1.0-1.7	255:0	RGBA					
		Format:	MDPR_RGBA				
		RGBA for all slots [[15:0]				



OM S0A SIMD8 Render Target Data Payload

MDP_RTV	N_MA8 -	OM SOA SIMD8 Render Target Data Payload		
Size (in bits):	1536			
Default Value:	ue: 0x00000000, 0x00000000, 0x00000000, 0x00000000			
0x00000000, 0x000000000, 0x000000000, 0x00000000				
	0x00000000), 0x00000000, 0x00000000, 0x00000000, 0x00000000		
), 0x00000000, 0x00000000, 0x00000000, 0x00000000		
), 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Source 0 Alpha		
1.0-1.7	255:0	oMask		
		Format: MDPR_OMASK		
		Slots [7:0] oMask. Upper half ignored.		
2.0-2.7	255:0	Red		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Red		
3.0-3.7	255:0	Green		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Green		
4.0-4.7	255:0	Blue		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Blue		
5.0-5.7	255:0	Alpha		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Alpha		



OM S0A SIMD16 Render Target Data Payload

MDP_RTW_I	MA16 - OM	SOA SIMD16 Render Target Data Payload	
Size (in bits):	2816		
Default Value:	t Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	Source 0 Alpha[7:0]	
		Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha	
1.0-1.7	255:0	Source 0 Alpha[15:8]	
		Format: MDP_DW_SIMD8 Slots [15:8] Source 0 Alpha	
2.0-2.7	255:0	oMask Format: MDPR_OMASK Slots [15:0] oMask	
3.0-3.7	255:0	Red[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Red	
4.0-4.7	255:0	Red[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Red	

intel

MDP_RTW_M	A16 - OM	SOA SIMD1	6 Render Target Data Payload
5.0-5.7	255:0	Green[7:0]	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
6.0-6.7	255:0	Green[15:8]	
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
7.0-7.7	255:0	Blue[7:0]	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
8.0-8.7	255:0	Blue[15:8]	
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
9.0-9.7	255:0	Alpha[7:0]	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
10.0-10.7	255:0	Alpha[15:8]	
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	



OM SIMD8 Dual Source Render Target Data Payload

MDP_R	TW_M		Source Render Target Data		
		Payload			
Size (in bits):	230	4			
Default Value: 0x0		00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	· · · · · · · · · · · · · · · · · · ·	escription		
0.0-0.7	255:0	oMask			
0.0 0	233.0		OMASK		
		oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.			
1.0-1.7	255:0	Src0 Red			
		Format: MDP_DW	_SIMD8		
		Slots[7:0] or [15:8] of Src0 Red			
2.0-2.7	255:0	Src0 Green			
		Format: MDP_DW	_SIMD8		
		Slots[7:0] or [15:8] of Src0 Green			
3.0-3.7	255:0	Src0 Blue			
		Format: MDP_DW	_SIMD8		
		Slots[7:0] or [15:8] of Src0 Blue			
4.0-4.7	255:0	Src0 Alpha			
		Format: MDP_DW	_SIMD8		
		Slots[7:0] or [15:8] of Src0 Alpha			
5.0-5.7	255:0	Src1 Red			
		Format: MDP_DW	_SIMD8		
		Slots[7:0] or [15:8] of Src1 Red			

intel

MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload						
6.0-6.7 255:0 Src1 Green						
		Format:	Format: MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src1 Green				
7.0-7.7	255:0	Src1 Blue				
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src1 Blue				
8.0-8.7	255:0	Src1 Alpha				
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src1 Alpha				



OM SIMD8 Render Target Data Payload

MDP_I	RTW_M8	3 - OM SIMD8 Render Target Data Payload		
Size (in bits): Default Value:	1280			
DWord	0x00000000	0, 0x00000000, 0x00000000, 0x00000000 Description		
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.		
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red		
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green		
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue		
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha		



OM SIMD16 Render Target Data Payload

MDP_RT	W_M16 - 0	OM SIMD16 Render Target Data Payload		
Size (in bits):	2304			
Default Value:	2304 0x0000000, 0x00000000, 0x00000000, 0x00000000			
		x00000000, 0x00000000, 0x00000000, 0x00000000		
		00000000, 0x00000000, 0x00000000, 0x00000000		
	•	x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description		
0.0-0.7	255:0	oMask		
		Format: MDPR_OMASK		
		Slots [15:0] oMask		
1.0-1.7	255:0	Red[7:0]		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Red		
2.0-2.7	255:0	Red[15:8]		
		Format: MDP_DW_SIMD8		
		Slots [15:8] Red		
3.0-3.7	255:0	Green[7:0]		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Green		
4.0-4.7	255:0	Green[15:8]		
		Format: MDP_DW_SIMD8		
		Slots [15:8] Green		
5.0-5.7	255:0	Blue[7:0]		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Blue		



MDP_RT	MDP_RTW_M16 - OM SIMD16 Render Target Data Payload			
6.0-6.7	255:0	Blue[15:8]		
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Blue		
7.0-7.7	255:0	Alpha[7:0]		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
8.0-8.7	255:0	Alpha[15:8]		
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Alpha		



OS OM SOA SIMD8 Render Target Data Payload

MDP_R	RTW_SM/	A8 - OS OM S0A SIMD8 Render Target Data		
		Payload		
Size (in bits):	1792			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Source 0 Alpha		
1.0-1.7	255:0	oMask		
		Format: MDPR_OMASK		
		Slots [7:0] oMask. Upper half ignored.		
2.0-2.7	255:0	Red		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Red		
3.0-3.7	255:0	Green		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Green		
4.0-4.7	255:0	Blue		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Blue		
5.0-5.7	255:0	Alpha		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Alpha		



MDP_RTW_SMA8 - OS OM S0A SIMD8 Render Target Data				
	Payload			
6.0-6.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



OS OM SIMD8 Dual Source Render Target Data Payload

MDP_F	RTW_SI	M8DS - OS C	OM SIMD8 Dual Source Render Target	
			Data Payload	
Size (in bits):	ize (in bits): 2560			
Default Value:	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description	
0.0-0.7	255:0	oMask Format: MDPR_OMASK oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.		
1.0-1.7	255:0	Src0 Red Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Red		
2.0-2.7	255:0	Src0 Green Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Green		
3.0-3.7	255:0	Src0 Blue Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Blue		
4.0-4.7	255:0	Src0 Alpha Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Alpha		



MDP_I	MDP_RTW_SM8DS - OS OM SIMD8 Dual Source Render Target Data Payload				
5.0-5.7	255:0	Src1 Red			
3.0 3.1	255.0	Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1			
6.0-6.7	255:0	Src1 Green			
		Format:	MDP_DW_SIMD8		
	Slots[7:0] or [15:8] of Src1 Green				
7.0-7.7	255:0	Src1 Blue			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1 Blue			
8.0-8.7	255:0	Src1 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1 Alpha			
9.0-9.7	255:0	Stencil			
		Format:	MDPR_STENCIL		
		Slots [7:0] or [15:8] of Stencil			



OS OM SIMD8 Render Target Data Payload

MDP_R1	rw_sma -	- OS OM SIMD8 Render Target Data Payload	
Size (in bits):	1536		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0, 0x00000000, 0x000000000, 0x00000000, 0x00000000	
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
		0, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description	
0.0-0.7	255:0	oMask	
		Format: MDPR_OMASK	
		Slots [7:0] oMask. Upper half ignored.	
1.0-1.7	255:0	Red	
		Format: MDP_DW_SIMD8	
		Slots [7:0] Red	
2.0-2.7	255:0	Green	
		Format: MDP_DW_SIMD8	
		Slots [7:0] Green	
3.0-3.7	255:0	Blue	
		Format: MDP_DW_SIMD8	
		Slots [7:0] Blue	
4.0-4.7	255:0	Alpha	
		Format: MDP_DW_SIMD8	
		Slots [7:0] Alpha	
5.0-5.7	255:0	Stencil	
		Format: MDPR_STENCIL	
		Slots [7:0] Stencil	



OS SOA SIMD8 Render Target Data Payload

MDP_RT	W_SA8 - O	S SOA SIMD8	Render Target Data Payload		
Size (in bits):	1536				
Default Value:	0x00000000, 0x	0000000, 0x0000000, 0x00000000, 0x00000000			
	0x00000000, 0x00000000, 0x00000000, 0x00000000				
	· ·	x00000000, 0x00000000, 0x00000000, 0x00000000			
	•	•), 0x00000000, 0x00000000, 0x00000000,		
	· ·	·	0, 0x00000000, 0x00000000, 0x00000000,		
	•	•), 0x00000000, 0x00000000, 0x00000000,), 0x00000000, 0x00000000, 0x00000000,		
), 0x00000000, 0x00000000, 0x00000000, 0, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	Source 0 Alpha	·		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source 0	Alpha		
1.0-1.7	255:0	Red			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
2.0-2.7	255:0	Green			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
3.0-3.7	255:0	Blue			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
4.0-4.7	255:0	Alpha			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			
5.0-5.7	255:0	Stencil			
		Format:	MDPR_STENCIL		
		Slots [7:0] Stencil			



OS SIMD8 Dual Source Render Target Data Payload

MDP_RT\	W_S8DS -	OS SIMD8	B Dual Source Render Target Data
		Pa	ayload
Size (in bits):	2304		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
		0000000, 0x00000000, 0x00000000, 0x00000000	
	·	0000000, 0x00000000, 0x00000000, 0x00000000	
	0x00000000, 0x00000000, 0x00000000, 0x00000000		
			0000000, 0x00000000, 0x00000000, 0x00000000
		· ·	0000000, 0x00000000, 0x00000000, 0x00000000
			0000000, 0x000000000, 0x00000000, 0x00000000
			0000000, 0x00000000, 0x00000000, 0x00000000
			0000000, 0x00000000, 0x00000000, 0x00000000
	·	•	0000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit	,	Description
0.0-0.7	255:0	Src0 Red	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src0 Red
1.0-1.7	255:0	Src0 Green	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src0 Green
2.0-2.7	255:0	Src0 Blue	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src0 Blue
3.0-3.7	255:0	Src0 Alpha	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src0 Alpha
4.0-4.7	255:0	Src1 Red	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src1 Red
5.0-5.7	255:0	Src1 Green	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [1	5:8] of Src1 Green



MDP_RTW_S8DS - OS SIMD8 Dual Source Render Target Data					
		Payloa	d		
6.0-6.7	255:0	Src1 Blue	Src1 Blue		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Blue		
7.0-7.7	255:0	Src1 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1 Alpha			
0.0.07	255.0	C. "I			
8.0-8.7 255:0 Stencil					
		Format:	MDPR_STENCIL		
		Slots [7:0] or [15:8] of Stencil			



OS SIMD8 Render Target Data Payload

MDP_R	TW_S8 - C	S SIMD8 Ren	der Target Data Payload	
Size (in bits):	1280			
	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Red		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Red		
1.0-1.7	255:0	Green		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Green		
2.0-2.7	255:0	Blue		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
3.0-3.7	255:0	Alpha		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
4.0-4.7	255:0	Stencil		
		Format:	MDPR_STENCIL	
		Slots [7:0] Stencil		



OS SZ OM S0A SIMD8 Render Target Data Payload

MDP_RT\	W_SZMA	8 - OS SZ OM SOA SIMD8 Render Target D	ata		
		Payload			
Size (in bits): Default Value:	0x0000000 0x0000000 0x0000000 0x0000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
		00, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha			
1.0-1.7	255:0	oMask			
		Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.			
2.0-2.7	255:0	Red			
		Format: MDP_DW_SIMD8			
		Slots [7:0] Red			
3.0-3.7	255:0	Green			
		Format: MDP_DW_SIMD8 Slots [7:0] Green			
4.0-4.7	255:0	Blue			
		Format: MDP_DW_SIMD8 Slots [7:0] Blue			
5.0-5.7	255:0	Alpha			
		Format: MDP_DW_SIMD8 Slots [7:0] Alpha			

intel

MDP_RTW_SZMA8 - OS SZ OM S0A SIMD8 Render Target Data Payload				
6.0-6.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth		
7.0-7.7	255:0	Stencil Format: Slots [7:0] Stencil	MDPR_STENCIL	



OS SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTV	V_SZM	18DS - OS SZ OM SIMD8 Dual Source Render Targe				
		Data Payload				
Size (in bits):	2810	2816				
Default Value:	0x00	0x00000000, 0x00000000, 0x00000000, 0x00000000				
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x000000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
	0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description				
0.0-0.7	255:0	oMask				
		Format: MDPR_OMASK				
		oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.				
1.0-1.7	255:0	Src0 Red				
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Red				
2.0-2.7	255:0	Src0 Green				
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Green				
3.0-3.7	255:0	Src0 Blue				
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Blue				
4.0-4.7	255:0	Src0 Alpha				
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Alpha				

intel

MDP_RTV	N_SZN	I8DS - OS S	Z OM SIMD8 Dual Source Render Targe		
			Data Payload		
5.0-5.7 255:0		Src1 Red			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8	3] of Src1 Red		
6.0-6.7	255:0	Src1 Green			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8	3] of Src1 Green		
7.0-7.7	255:0	Src1 Blue			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1 Blue			
8.0-8.7	255:0	Src1 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src1 Alpha			
9.0-9.7	255:0	Source Depth			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] or [15:	:8] of Source Depth		
10.0-10.7	255:0	Stencil			
		Format:	MDPR_STENCIL		
		Slots [7:0] or [15:	8] of Stencil		



OS SZ OM SIMD8 Render Target Data Payload

MDP_RTW	SZM8 -	OS SZ OM SIMD8 Render Target Data Payload		
Size (in bits):	1792			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	oMask		
		Format: MDPR_OMASK		
		Slots [7:0] oMask. Upper half ignored.		
1.0-1.7	255:0	Red		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Red		
2.0-2.7	255:0	Green		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Green		
3.0-3.7	255:0	Blue		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Blue		
4.0-4.7	255:0	Alpha		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Alpha		
5.0-5.7	255:0	Source Depth		
		Format: MDP_DW_SIMD8		
		Slots [7:0] Source Depth		
6.0-6.7	255:0	Stencil		
		Format: MDPR_STENCIL		
		Slots [7:0] Stencil		



OS SZ SOA SIMD8 Render Target Data Payload

MDP_RTW_	SZA8 - OS	SZ SOA SIMI	D8 Render Target Data Payload		
Size (in bits):	1792				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	·	Description		
0.0-0.7	255:0	Source 0 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source (O Alpha		
1.0-1.7	255:0	Red			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
2.0-2.7	255:0	Green			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
3.0-3.7	255:0	Blue			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
4.0-4.7	255:0	Alpha			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			
5.0-5.7	255:0	Source Depth			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source I	Depth		
6.0-6.7	255:0	Stencil			
		Format:	MDPR_STENCIL		
		Slots [7:0] Stencil			



OS SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTW	SZ8DS -	OS SZ SIMD8 [Dual Source Render Target Data		
		Paylo	ad		
Size (in bits):	2560	_			
Default Value:	0x00000000,	0x00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,		
	0x00000000,	0x00000000, 0x00000000, 0x00000000, 0x00000000			
		. 0x00000000, 0x00000000, 0x00000000, 0x00000000			
			0, 0x00000000, 0x00000000, 0x00000000,		
			0, 0x00000000, 0x00000000, 0x00000000,		
			0, 0x00000000, 0x00000000, 0x00000000,		
		·	0, 0x00000000, 0x00000000, 0x00000000,		
			0, 0x00000000, 0x00000000, 0x00000000,		
			0, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
			0, 0x00000000, 0x00000000, 0x00000000, 0, 0x000000000, 0x00000000,		
		'	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
			0, 0x00000000, 0x00000000, 0x00000000,		
		0x00000000	o, oxedeced, oxedecedo, oxedecedo,		
DWord	Bit		Description		
0.0-0.7	255:0	Src0 Red			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Red			
1.0-1.7	255:0	Src0 Green			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	Slots[7:0] or [15:8] of Src0 Green		
2.0-2.7	255:0	Src0 Blue			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Blue			
3.0-3.7	255:0	Src0 Alpha			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of Src0 Alpha			
4.0-4.7	255:0	Src1 Red			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Red		
5.0-5.7	255:0	Src1 Green			
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [15:8] of S	rc1 Green		

intel

MDP_RTW_SZ8DS - OS SZ SIMD8 Dual Source Render Target Data Payload				
6067	255.0		ayioau	
6.0-6.7	255:0	Src1 Blue	T	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15	i:8] of Src1 Blue	
7.0-7.7	255:0	Src1 Alpha		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15	:8] of Src1 Alpha	
8.0-8.7	255:0	Source Depth		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] or [1	5:8] of Source Depth	
9.0-9.7 255:0 Stencil				
		Format:	MDPR_STENCIL	
		Slots [7:0] or [1	5:8] of Stencil	



OS SZ SIMD8 Render Target Data Payload

MDP_R	ΓW_SZ8 - O	S SZ SIMD8	Render Target Data Payload
Size (in bits):	1536		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000, 0x00000000, 0x00000000, 0x00000000		
	0x00000000, 0x000000000, 0x000000000, 0x00000000		
			00, 0x00000000, 0x00000000, 0x00000000,
		·	00, 0x00000000, 0x00000000, 0x00000000,
	•	•	00, 0x00000000, 0x00000000, 0x00000000, 00, 0x00000000, 0x00000000, 0x00000000,
	•	•	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0.0-0.7	255:0	Red	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Red	
1.0-1.7	255:0	Green	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
2.0-2.7	255:0	Blue	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
3.0-3.7	255:0	Alpha	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
4.0-4.7	255:0	Source Depth	
		Format:	MDP_DW_SIMD8
		Slots [7:0] Source	Depth
5.0-5.7	255:0	Stencil	
		Format:	MDPR_STENCIL
		Slots [7:0] Stencil	



Oword 2 Block Data Payload

MDP_OW2 - Oword 2 Block Data Payload				
Size (in bits):	256			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.3	127:0	Oword0		
		Format:		U128
		Specifies the Oword data for	block element 0	
0.4-0.7	127:0	Oword1		
		Format:		U128
		Specifies the Oword data for	block element 1	



Oword 4 Block Data Payload

	MDP	OW4 - Owor	d 4 Block Data Payload		
Size (in bits):	512	512			
Default Value:	0x00000	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Data[1:0]			
		Format: MDCR_OW Specifies the Oword data for block elements [1:0]			
1.0-1.7	255:0	Data[3:2]			
		Format:	MDCR_OW		
		Specifies the Oword	data for block elements [3:2]		



Oword 8 Block Data Payload

	MDP	_OW8 - Ow	ord 8 Block Data Payload	
Size (in bits):	1024			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Data[1:0]		
		Format:	MDCR_OW	
		Specifies the Oword data for block elements [1:0]		
1.0-1.7	255:0	Data[3:2]		
		Format:	MDCR_OW	
		Specifies the Ow	ord data for block elements [3:2]	
2.0-2.7	255:0	Data[5:4]		
		Format:	MDCR_OW	
		Specifies the Oword data for block elements [5:4]		
3.0-3.7	255:0	Data[7:6]		
		Format:	MDCR_OW	
		Specifies the Ow	ord data for block elements [7:6]	



Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload

MDP_A6	4_AOP8_0	OW2 - Oword A	54 SIMD8 Atomic Operation		
	CMP	WR16B Message	e Data Payload		
Size (in bits):	2048				
Default Value:	0x00000000,	0x00000000, 0x00000000,	0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
		· · · · · · · · · · · · · · · · · · ·	0x00000000, 0x00000000, 0x00000000,		
		· · · · · · · · · · · · · · · · · · ·	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x00000000,		
			0x00000000, 0x00000000, 0x000000000,		
		0x00000000, 0x00000000,			
DWord	Bit		Description		
0.0-0.7	255:0	Slot[1:0] Src0			
		Format:	MDCR_OW		
		Specifies the Slot [1:0] So	ource 0 data		
1.0-1.7	255:0	Slot[3:2] Src0			
		Format:	MDCR_OW		
		Specifies the Slot [3:2] So	ource 0 data		
2.0-2.7	255:0	Slot[5:4] Src0			
		Format:	MDCR_OW		
		Specifies the Slot [5:4] So	ource 0 data		
3.0-3.7	255:0	Slot[7:6] Src0			
		Format:	MDCR_OW		
		Specifies the Slot [7:6] Source 0 data			
4.0-4.7	255:0	Slot[1:0] Src1			
		Format:	MDCR_OW		
		Specifies the Slot [1:0] So	ource 1 data		
5.0-5.7	255:0	Slot[3:2] Src1			
		Format:	MDCR_OW		
		Specifies the Slot [3:2] S	ource 1 data		

intel

MDP_A64_AOP8_OW2 - Oword A64 SIMD8 Atomic Operation					
6.0-6.7	CMPWR16B Message Data Payload 6.0-6.7 255:0 Slot[5:4] Src1				
		Format:	MDCR_OW		
		Specifies the Slot [5:4] Source 1 data			
7.0-7.7	255:0	Slot[7:6] Src1			
		Format:	MDCR_OW		
		Specifies the Slot [7:6] Source 1 data			



Oword Data Blocks Message Descriptor Control Field

MDC_DB_OW - Oword Data Blocks Message Descriptor Control							
				Field			
Size (in b	its):		3				
Default \	/alue	:	0x0000000	0			
DWord	Bit			Description			
0	2:0	Data Blo	ocks				
		Specifie	s the numb	per of Oword blocks to be read or written			
		Value	Value Name Description				
		00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register			
		01h	Reserved	Reserved			
		02h	02h OW2 2 Owords				
		03h	03h OW4 4 Owords				
		04h	OW8	8 Owords			
		Others	Reserved	Ignored			



Oword Data Payload Register

MDCR_OW - Oword Data Payload Register						
Size (in bits):	256					
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description				
0.0-0.3	127:0	Oword0				
		Format:		U128		
		Specifies the slot 0 data in this payl	oad register			
0.4-0.7	127:0	Oword1				
		Format:		U128		
		Specifies the slot 1 data in this payload register				



Oword Dual Data Blocks Message Descriptor Control Field

MDC_DB_OWD - Oword Dual Data Blocks Message Descriptor						
	Control Field					
Size (in bits):		2				
Default Value:		0x00000000				
DWord	Bit			Description		
0	1:0		OW Dual Data Blocks Specifies the number of Oword Blocks to be read or written			
		Value	Name	Description		
		00h	00h OWD1 1 Hword register, 2 Owords			
		02h OWD4 4 Hword registers, 8 Owords				
		Others	Reserved	Ignored		



Performance Counter Report Format 101b

Per	formance C	Counter Report Format 101b			
Size (in bits): 204		•			
	0x00000000, 0x00000000, 0x00000000, 0x00000000				
0x00	0x00000000, 0x00000000, 0x00000000, 0x00000000				
	0x00000000, 0x00000000, 0x000000000, 0x00000000				
		00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
	•	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
		00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
	•	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
		00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
0x00	0000000, 0x0000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
0x00	0000000, 0x0000000	00, 0x00000000, 0x00000000			
DWord	Bit	Description			
0	31:0	RPT_ID			
1	31:0	TIME_STAMP			
2	31:0	CTX_ID			
3	31:0	GPU_TICKS			
4	31:0	A-Cntr 0 (low dword)			
5	31:0	A-Cntr 1 (low dword)			
6	31:0	A-Cntr 2 (low dword)			
7	31:0	A-Cntr 3 (low dword)			
8	31:0	A-Cntr 4 (low dword)			
9	31:0	A-Cntr 5 (low dword)			
10	31:0	A-Cntr 6 (low dword)			
11	31:0	A-Cntr 7 (low dword)			
12	31:0	A-Cntr 8 (low dword)			
13	31:0	A-Cntr 9 (low dword)			
14	31:0	A-Cntr 10 (low dword)			
15	31:0	A-Cntr 11 (low dword)			
16	31:0	A-Cntr 12 (low dword)			
17	31:0	A-Cntr 13 (low dword)			
18	31:0	A-Cntr 14 (low dword)			
19	31:0	A-Cntr 15 (low dword)			
20	31:0	A-Cntr 16 (low dword)			
21	31:0	A-Cntr 17 (low dword)			
22	31:0	A-Cntr 18 (low dword)			



Pe	rformance	Counter Report Format 101b
23	31:0	A-Cntr 19 (low dword)
24	31:0	A-Cntr 20 (low dword)
25	31:0	A-Cntr 21 (low dword)
26	31:0	A-Cntr 22 (low dword)
27	31:0	A-Cntr 23 (low dword)
28	31:0	A-Cntr 24 (low dword)
29	31:0	A-Cntr 25 (low dword)
30	31:0	A-Cntr 26 (low dword)
31	31:0	A-Cntr 27 (low dword)
32	31:0	A-Cntr 28 (low dword)
33	31:0	A-Cntr 29 (low dword)
34	31:0	A-Cntr 30 (low dword)
35	31:0	A-Cntr 31 (low dword)
36	31:0	A-Cntr 32 (low dword)
37	31:0	A-Cntr 33 (low dword)
38	31:0	A-Cntr 34 (low dword)
39	31:0	A-Cntr 35 (low dword)
40	31:24	High byte of A3
	23:16	High byte of A2
	15:8	High byte of A1
	7:0	High byte of A0
41	31:24	High byte of A7
	23:16	High byte of A6
	15:8	High byte of A5
	7:0	High byte of A4
42	31:24	High byte of A11
	23:16	High byte of A10
	15:8	High byte of A9
	7:0	High byte of A8
43	31:24	High byte of A15
	23:16	High byte of A14
	15:8	High byte of A13
	7:0	High byte of A12
44	31:24	High byte of A19
	23:16	High byte of A18
	15:8	High byte of A17

intel

Pei	rformance	Counter Report Format 101b
	7:0	High byte of A16
45	31:24	High byte of A23
	23:16	High byte of A22
	15:8	High byte of A21
	7:0	High byte of A20
46	31:24	High byte of A27
	23:16	High byte of A26
	15:8	High byte of A25
	7:0	High byte of A24
47	31:24	High byte of A31
	23:16	High byte of A30
	15:8	High byte of A29
	7:0	High byte of A28
48	31:0	B-Cntr 0
49	31:0	B-Cntr 1
50	31:0	B-Cntr 2
51	31:0	B-Cntr 3
52	31:0	B-Cntr 4
53	31:0	B-Cntr 5
54	31:0	B-Cntr 6
55	31:0	B-Cntr 7
56	31:0	C-Cntr 0
57	31:0	C-Cntr 1
58	31:0	C-Cntr 2
59	31:0	C-Cntr 3
60	31:0	C-Cntr 4
61	31:0	C-Cntr 5
62	31:0	C-Cntr 6
63	31:0	C-Cntr 7



Per Thread Scratch Space Message Header Control

МН	MHC_PTSS - Per Thread Scratch Space Message Header Control						
Size (in b	Size (in bits): 32						
Default \	/alue:	0x00000000					
DWord	Bit	Description					
0	31:4	Reserved					
		Access:	RO				
		Format:	MBZ				
	3:0	Per Thread Scratch Space					
		Format:		U4			
		Specifies the amount of scratch space allowed to be used by this thread for messages in which the Binding Table Index is Stateless model, otherwise this field is ignored. The data port will use this to bounds check scratch space messages. Value range = [0,11] represents [1KB, 2MB] in powers of two.					
		Programming Note	es .				
		Writes out of bounds will be ignored. Reads out of bound	s will retu	urn 0.			



PIXEL_HASH_TABLE_1BIT_32ENTRY

PIXEL_HASH_TABLE_1BIT_32ENTRY

Size (in bits): 32

Default Value: 0x00000000

Description

2-way pixel hashing table. Table is 32-entries:8X,4Y in [Y][X] format. Each entry is a single bit that indicates which sub-slice hardware block the indicated xy pixel block is mapped.

pixelhash_id maps to color-pipe. A value of 0 indicates the larger color-pipe, or first enabled color-pipe if both enabled color-pipes are balanced

DWord	Bit	Description			
0	31:24	Pixel Hashing Table Entries y[3]x[7:0]			
		Format:	U8		
		Indicates the pixelhash_id for the pixel block that has y=3 and x=70			
	23:16	Pixel Hashing Table Entries y[2]x[7:0]			
		Format: U8			
		Indicates the pixelhash_id for the pixel block that has y=2 and x=70			
	15:8	Pixel Hashing Table Entries y[1]x[7:0]			
		Format:	U8		
		Indicates the pixelhash_id for the pixel block that has y=1 and x=70			
	7:0	Pixel Hashing Table Entries y[0]x[7:0]			
		Format: U8			
		Indicates the pixelhash_id for the pixel block that has y=0 ar	nd x=70		



PIXEL HASH TABLE 1BIT 64ENTRY

PIXEL_HASH_TABLE_1BIT_64ENTRY

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Description

2-way pixel hashing table. Table is 64-entries:8X,8Y in [Y][X] format. Each entry is a single bit that indicates which sub-slice hardware block the indicated xy pixel block is mapped.

pixelhash_id maps to color-pipe. A value of 0 indicates the larger color-pipe, or first enabled color-pipe if both enabled color-pipes are balanced

DWord	Bit	Description				
0	31:24	Pixel Hashing Table Entries y[3]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that	has y=3 and x=70			
	23:16	Pixel Hashing Table Entries y[2]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that	has y=2 and x=70			
	15:8	Pixel Hashing Table Entries y[1]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that has y=1 and x=70				
	7:0	Pixel Hashing Table Entries y[0]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that has y=0 and x=70				
1	31:24	Pixel Hashing Table Entries y[7]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that	has y=7 and x=70			
	23:16 Pixel Hashing Table Entries y[6]x[7:0]					
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that	has y=6 and x=70			
	15:8	Pixel Hashing Table Entries y[5]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that has y=5 and x=70				
	7:0	Pixel Hashing Table Entries y[4]x[7:0]				
		Format:	U8			
		Indicates the pixelhash_id for the pixel block that	has y=4 and x=70			



PIXEL_HASH_TABLE_1BIT_128ENTRY

PIXEL_HASH_TABLE_1BIT_128ENTRY

Size (in bits): 128

Description

2-way pixel hashing table. Table is 128-entries:16X,8Y in [Y][X] format. Each entry is a single bit that indicates which sub-slice hardware block the indicated xy pixel block is mapped.

pixelhash_id maps to color-pipe. A value of 0 indicates the larger color-pipe, or first enbled color-pipe if both enabled color-pipes are balanced

enabled color-pipes are balanced					
DWord	Bit	Description			
0	31:16	Pixel Hashing Table Entries y[1]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=1 and x=150		
	15:0	Pixel Hashing Table Entries y[0]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=0 and x=150		
1	31:16	Pixel Hashing Table Entries y[3]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=3 and x=150		
	15:0	Pixel Hashing Table Entries y[2]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=2 and x=150		
2	2 31:16 Pixel Hashing Table Entries y[5]x[15:0]				
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=5 and x=150		
	15:0	Pixel Hashing Table Entries y[4]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y	v=4 and x=150		
3	31:16	Pixel Hashing Table Entries y[7]x[15:0]			
		Format:	U16		
	v=7 and x=150				
	15:0	Pixel Hashing Table Entries y[6]x[15:0]			
		Format:	U16		
		Indicates the pixelhash_id for the pixel block that has y=6 and x=150			



PIXEL_HASH_TABLE_2BIT_64ENTRY

PIXEL_HASH_TABLE_2BIT_64ENTRY

Size (in bits): 128

Description

3-wayor 4-way pixel hashing table. Table is 64-entries:8X,8Y in [Y][X] format. Each entry is two bits that indicates which sub-slice hardware block the indicated xy pixel block is mapped.

pixelhash_id maps to color-pipe. A value of 0 indicates the largest color-pipe, or first enbled color-pipe if all enabled color-pipes are balanced. A value of 2 indicates the smallest color-pipe, or last enbled color-pipe if all enabled color-pipes are balanced.

Word	Bit	Descri	ption			
0	31:30	Pixel Hashing Table Entry y[1]x[7]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block	that has x=7 and y=1			
	29:28	Pixel Hashing Table Entry y[1]x[6]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block	that has x=6 and y=1			
	27:26	Pixel Hashing Table Entry y[1]x[5]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block	that has x=5 and y=1			
	25:24	Pixel Hashing Table Entry y[1]x[4]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block	that has x=4 and y=1			
	23:22	23:22 Pixel Hashing Table Entry y[1]x[3]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block	that has x=3 and y=1			
	21:20	Indicates the pixelhash_id for the pixel block Pixel Hashing Table Entry y[1]x[2]	that has x=3 and y=1			
	21:20	- '	that has x=3 and y=1			
	21:20	Pixel Hashing Table Entry y[1]x[2]	U2			
	21:20	Pixel Hashing Table Entry y[1]x[2] Format:	U2			



		PIXEL_HASH_TABLE_2BIT_64ENTRY	
	17:16	Pixel Hashing Table Entry y[1]x[0]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=1	
	15:14	Pixel Hashing Table Entry y[0]x[7]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=0	
	13:12	Pixel Hashing Table Entry y[0]x[6]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=0	
	11:10	Pixel Hashing Table Entry y[0]x[5]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=0	
	9:8	Pixel Hashing Table Entry y[0]x[4]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=0	
	7:6	Pixel Hashing Table Entry y[0]x[3]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=0	
	5:4	Pixel Hashing Table Entry y[0]x[2]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=0	
	3:2	Pixel Hashing Table Entry y[0]x[1]	
	3.2	Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=0	
	1:0 Pixel	Pixel Hashing Table Entry y[0]x[0]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=0	
1	31:30	Pixel Hashing Table Entry y[3]x[7]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=3	



		PIXEL_HASH_TABLE_2BIT_64ENTF	RY
	29:28	Pixel Hashing Table Entry y[3]x[6]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=6	and y=3
	27:26	Pixel Hashing Table Entry y[3]x[5]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=5	and y=3
_	25:24	Pixel Hashing Table Entry y[3]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4	and y=3
	23:22	Pixel Hashing Table Entry y[3]x[3]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=3$	and y=3
	21:20	Pixel Hashing Table Entry y[3]x[2]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=2$	and y=3
	19:18	Pixel Hashing Table Entry y[3]x[1]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=1	and y=3
	17:16	Pixel Hashing Table Entry y[3]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=0	and y=3
	15:14	Pixel Hashing Table Entry y[2]x[7]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=7	and y=2
_	13:12	Pixel Hashing Table Entry y[2]x[6]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=6	and y=2
	11:10	Pixel Hashing Table Entry y[2]x[5]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=5	and y=2
·			



		PIXEL_HASH_TABLE_2BIT_64ENTR	Υ
	9:8	Pixel Hashing Table Entry y[2]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4 a	and y=2
	7:6	Pixel Hashing Table Entry y[2]x[3]	1
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=3 a	and y=2
	5:4	Pixel Hashing Table Entry y[2]x[2]	<u> </u>
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=2 a	and y=2
	3:2	Pixel Hashing Table Entry y[2]x[1]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=1$ a	and y=2
	1:0	Pixel Hashing Table Entry y[2]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=0 a	and y=2
2	31:30	Pixel Hashing Table Entry y[5]x[7]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=7 a	and y=5
	29:28	Pixel Hashing Table Entry y[5]x[6]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=6 and y=5	
	27:26	Pixel Hashing Table Entry y[5]x[5]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=5 a	and y=5
	25:24	Pixel Hashing Table Entry y[5]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4 a	and y=5
	23:22	Pixel Hashing Table Entry y[5]x[3]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=3$ a	and y=5



21:20	Pixel Hashing Table Entry y[5]x[2]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=2 and y=5
19:18	Pixel Hashing Table Entry y[5]x[1]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=1 and y=5
17:16	Pixel Hashing Table Entry y[5]x[0]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=0 and y=5
15:14	Pixel Hashing Table Entry y[4]x[7]	1
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=7 and y=4
13:12	Pixel Hashing Table Entry y[4]x[6]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=6 and y=4
1:10	Pixel Hashing Table Entry y[4]x[5]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=5 and y=4
9:8	Pixel Hashing Table Entry y[4]x[4]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=4 and y=4
7:6	Pixel Hashing Table Entry y[4]x[3]	1
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=3 and y=4
5:4	Pixel Hashing Table Entry y[4]x[2]	,
	Format:	U2
	Indicates the pixelhash_id for the pixel block	k that has x=2 and y=4
3:2	Pixel Hashing Table Entry y[4]x[1]	
		U2



1:0 Pixel Hashing Table Entry y[4]x[0]		_	PIXEL_HASH_TABLE_2BIT_64ENTRY	
Indicates the pixelhash_id for the pixel block that has x=0 and y=4		1:0	Pixel Hashing Table Entry y[4]x[0]	
3 31:30 Pixel Hashing Table Entry y[7]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=7 and y=7			Format: U2	
Format: U2 Indicates the pixelhash_id for the pixel block that has x=7 and y=7			Indicates the pixelhash_id for the pixel block that has x=0 and y=4	
Indicates the pixelhash_id for the pixel block that has x=7 and y=7 29:28 Pixel Hashing Table Entry y[7]x[6] Format: Indicates the pixelhash_id for the pixel block that has x=6 and y=7 27:26 Pixel Hashing Table Entry y[7]x[5] Format: Indicates the pixelhash_id for the pixel block that has x=5 and y=7 25:24 Pixel Hashing Table Entry y[7]x[4] Format: Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7	3	31:30	Pixel Hashing Table Entry y[7]x[7]	
Pixel Hashing Table Entry y[7]x[6] Format: Indicates the pixelhash_id for the pixel block that has x=6 and y=7 27:26 Pixel Hashing Table Entry y[7]x[5] Format: Indicates the pixelhash_id for the pixel block that has x=5 and y=7 25:24 Pixel Hashing Table Entry y[7]x[4] Format: Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: ID2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7			Format: U2	
Format: U2 Indicates the pixelhash_id for the pixel block that has x=6 and y=7 27:26 Pixel Hashing Table Entry y[7]x[5] Format: U2 Indicates the pixelhash_id for the pixel block that has x=5 and y=7 25:24 Pixel Hashing Table Entry y[7]x[4] Format: U2 Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: U2 Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7			Indicates the pixelhash_id for the pixel block that has $x=7$ and $y=7$	
Indicates the pixelhash_id for the pixel block that has x=6 and y=7 27:26 Pixel Hashing Table Entry y[7]x[5] Format: Indicates the pixelhash_id for the pixel block that has x=5 and y=7 25:24 Pixel Hashing Table Entry y[7]x[4] Format: Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7		29:28		
27:26 Pixel Hashing Table Entry y[7]x[5]				
Format: U2 Indicates the pixelhash_id for the pixel block that has x=5 and y=7			Indicates the pixelhash_id for the pixel block that has x=6 and y=7	
Indicates the pixelhash_id for the pixel block that has x=5 and y=7 25:24 Pixel Hashing Table Entry y[7]x[4] Format: U2 Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: U2 Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2		27:26		
25:24 Pixel Hashing Table Entry y[7]x[4] Format: U2 Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: U2 Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2				
Format: U2 Indicates the pixelhash_id for the pixel block that has x=4 and y=7			Indicates the pixelhash_id for the pixel block that has x=5 and y=7	
Indicates the pixelhash_id for the pixel block that has x=4 and y=7 23:22 Pixel Hashing Table Entry y[7]x[3] Format: Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7		25:24	Pixel Hashing Table Entry y[7]x[4]	
Pixel Hashing Table Entry y[7]x[3] Format: U2 Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2				
Format: U2 Indicates the pixelhash_id for the pixel block that has x=3 and y=7			Indicates the pixelhash_id for the pixel block that has x=4 and y=7	
Indicates the pixelhash_id for the pixel block that has x=3 and y=7 21:20 Pixel Hashing Table Entry y[7]x[2] Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2		23:22		
21:20 Pixel Hashing Table Entry y[7]x[2] Format: Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2				
Format: U2 Indicates the pixelhash_id for the pixel block that has x=2 and y=7			Indicates the pixelhash_id for the pixel block that has x=3 and y=7	
Indicates the pixelhash_id for the pixel block that has x=2 and y=7 19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 U2 U2 U5 U5 U5 U5 U5 U5 U5		21:20	Pixel Hashing Table Entry y[7]x[2]	
19:18 Pixel Hashing Table Entry y[7]x[1] Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 U2 U2 U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 U5:14 Pixel Hashing Table Entry y[6]x[7] Format: U2			Format: U2	
Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7			Indicates the pixelhash_id for the pixel block that has x=2 and y=7	
Indicates the pixelhash_id for the pixel block that has x=1 and y=7 17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 U2		19:18	Pixel Hashing Table Entry y[7]x[1]	
17:16 Pixel Hashing Table Entry y[7]x[0] Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 U2			Format: U2	
Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2 U2			Indicates the pixelhash_id for the pixel block that has $x=1$ and $y=7$	
Indicates the pixelhash_id for the pixel block that has x=0 and y=7 15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2		17:16		
15:14 Pixel Hashing Table Entry y[6]x[7] Format: U2				
Format: U2			Indicates the pixelhash_id for the pixel block that has x=0 and y=7	
		15:14		



13:12	Pixel Hashing Table Entry y[6]x[6]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block tha	t has x=6 and y=6
11:10	Pixel Hashing Table Entry y[6]x[5]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block tha	t has x=5 and y=6
9:8	Pixel Hashing Table Entry y[6]x[4]	1
	Format:	U2
	Indicates the pixelhash_id for the pixel block tha	t has x=4 and y=6
7:6	Pixel Hashing Table Entry y[6]x[3]	1
	Format:	U2
	Indicates the pixelhash_id for the pixel block tha	t has x=3 and y=6
5:4		t has x=3 and y=6
5:4	Indicates the pixelhash_id for the pixel block tha	t has x=3 and y=6
5:4	Indicates the pixelhash_id for the pixel block that Pixel Hashing Table Entry y[6]x[2]	U2
5:4	Indicates the pixelhash_id for the pixel block that Pixel Hashing Table Entry y[6]x[2] Format:	U2
	Indicates the pixelhash_id for the pixel block that Pixel Hashing Table Entry y[6]x[2] Format: Indicates the pixelhash_id for the pixel block that	U2
	Pixel Hashing Table Entry y[6]x[2] Format: Indicates the pixelhash_id for the pixel block that Pixel Hashing Table Entry y[6]x[1]	U2 t has x=2 and y=6 U2
	Pixel Hashing Table Entry y[6]x[2] Format: Indicates the pixelhash_id for the pixel block that Pixel Hashing Table Entry y[6]x[1] Format: Format:	U2 t has x=2 and y=6 U2



PIXEL_HASH_TABLE_2BIT_128ENTRY

PIXEL_HASH_TABLE_2BIT_128ENTRY

Size (in bits): 256

0x00000000, 0x00000000

Description

3-wayor 4-way pixel hashing table. Table is 128-entries:16X,8Y in [Y][X] format. Each entry is two bits that indicates which sub-slice hardware block the indicated xy pixel block is mapped.

pixelhash_id maps to color-pipe. A value of 0 indicates the largest color-pipe, or first enbled color-pipe if all enabled color-pipes are balanced. A value of 2 indicates the smallest color-pipe, or last enbled color-pipe if all enabled color-pipes are balanced.

DWord	Bit	Desc	cription
0	31:30	Pixel Hashing Table Entry y[0]x[15]	•
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=15 and y=0
	29:28	Pixel Hashing Table Entry y[0]x[14]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=14 and y=0
	27:26	Pixel Hashing Table Entry y[0]x[13]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=13 and y=0
	25:24	Pixel Hashing Table Entry y[0]x[12]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=12 and y=0
	23:22	Pixel Hashing Table Entry y[0]x[11]	<u>.</u>
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=11 and y=0
	21:20	Pixel Hashing Table Entry y[0]x[10]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=10 and y=0
	19:18	Pixel Hashing Table Entry y[0]x[9]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block	ck that has x=9 and y=0



		PIXEL_HASH_TABLE_2BIT_128ENT	RY
	17:16	Pixel Hashing Table Entry y[0]x[8]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=8$ a	and y=0
	15:14 Pixel Hashing Table Entry y[0]x[7]		
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=7$ a	and y=0
	13:12	Pixel Hashing Table Entry y[0]x[6]	1
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=6 a	and y=0
	11:10	Pixel Hashing Table Entry y[0]x[5]	1.
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=5 a	and y=0
	9:8	Pixel Hashing Table Entry y[0]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4 a	and y=0
	7:6	Pixel Hashing Table Entry y[0]x[3]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=3 a	and y=0
	5:4	Pixel Hashing Table Entry y[0]x[2]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=2$ a	and y=0
	3:2	Pixel Hashing Table Entry y[0]x[1]	1
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=1 a	and y=0
	1:0	Pixel Hashing Table Entry y[0]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=0$ a	and y=0
1	31:30	Pixel Hashing Table Entry y[1]x[15]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=15	and y=1



29:28	Pixel Hashing Table Entry y[1]x[14]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has $x=14$ and $y=1$
27:26	Pixel Hashing Table Entry y[1]x[13]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has $x=13$ and $y=1$
25:24	Pixel Hashing Table Entry y[1]x[12]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has x=12 and y=1
23:22	Pixel Hashing Table Entry y[1]x[11]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has x=11 and y=1
21:20	Pixel Hashing Table Entry y[1]x[10]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has x=10 and y=1
9:18	Pixel Hashing Table Entry y[1]x[9]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has $x=9$ and $y=1$
17:16	Pixel Hashing Table Entry y[1]x[8]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has x=8 and y=1
15:14	Pixel Hashing Table Entry y[1]x[7]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has x=7 and y=1
13:12	Pixel Hashing Table Entry y[1]x[6]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block	that has $x=6$ and $y=1$
11:10	Pixel Hashing Table Entry y[1]x[5]	
	Format:	U2



		PIXEL_HASH_TABLE_2BIT_128ENTF	RY
	9:8	Pixel Hashing Table Entry y[1]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4 ar	nd y=1
	7:6	Pixel Hashing Table Entry y[1]x[3]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=3 and	nd y=1
	5:4	Pixel Hashing Table Entry y[1]x[2]	_
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=2 at	nd y=1
	3:2	Pixel Hashing Table Entry y[1]x[1]	1 1
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=1 are	nd y=1
	1:0	Pixel Hashing Table Entry y[1]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=0 at	nd y=1
2	31:30	Pixel Hashing Table Entry y[2]x[15]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=15$ and	and y=2
	29:28	Pixel Hashing Table Entry y[2]x[14]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=14	and y=2
	27:26	Pixel Hashing Table Entry y[2]x[13]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=13$ and	and y=2
	25:24	Pixel Hashing Table Entry y[2]x[12]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=12 a	and y=2
	23:22	Pixel Hashing Table Entry y[2]x[11]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=11 a	and y=2



21:20	Pixel Hashing Table Entry y[2]x[10]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=10 and y=2
19:18	Pixel Hashing Table Entry y[2]x[9]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=9 and y=2
17:16	Pixel Hashing Table Entry y[2]x[8]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=8 and y=2
15:14	Pixel Hashing Table Entry y[2]x[7]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=7 and y=2
13:12	Pixel Hashing Table Entry y[2]x[6]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=6 and y=2
1:10	Pixel Hashing Table Entry y[2]x[5]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=5 and y=2
9:8	Pixel Hashing Table Entry y[2]x[4]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=4 and y=2
7:6	Pixel Hashing Table Entry y[2]x[3]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=3 and y=2
5:4	Pixel Hashing Table Entry y[2]x[2]	
	Format:	U2
	Indicates the pixelhash_id for the pixel bloc	k that has x=2 and y=2
3:2	Pixel Hashing Table Entry y[2]x[1]	
	Format:	U2



	1:0	Pixel Hashing Table Entry y[2]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=0 and y=2
3	31:30	Pixel Hashing Table Entry y[3]x[15]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=15 and y=3
	29:28	Pixel Hashing Table Entry y[3]x[14]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=14 and y=3
	27:26	Pixel Hashing Table Entry y[3]x[13]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=13 and y=3
	25:24	Pixel Hashing Table Entry y[3]x[12]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=12 and y=3
	23:22	Pixel Hashing Table Entry y[3]x[11]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=11 and y=3
	21:20	Pixel Hashing Table Entry y[3]x[10]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=10 and y=3
	19:18	Pixel Hashing Table Entry y[3]x[9]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=9 and y=3
	17:16	Pixel Hashing Table Entry y[3]x[8]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that h	as x=8 and y=3
	15:14	Pixel Hashing Table Entry y[3]x[7]	
		Format:	U2



		PIXEL_HASH_TABLE_2BIT_128ENTF	RY			
	13:12	Pixel Hashing Table Entry y[3]x[6]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=6 ar	nd y=3			
	11:10	Pixel Hashing Table Entry y[3]x[5]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has $x=5$ as	nd y=3			
	9:8	Pixel Hashing Table Entry y[3]x[4]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=4 at	nd y=3			
	7:6	Pixel Hashing Table Entry y[3]x[3]	1			
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has $x=3$ and	nd y=3			
	5:4	Pixel Hashing Table Entry y[3]x[2]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=2 ar	rates the pixelhash_id for the pixel block that has x=2 and y=3			
	3:2	Pixel Hashing Table Entry y[3]x[1]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=1 and	nd y=3			
	1:0	Pixel Hashing Table Entry y[3]x[0]				
		Format:	U2			
		nd y=3				
4	31:30	Pixel Hashing Table Entry y[4]x[15]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=15	and y=4			
	29:28	Pixel Hashing Table Entry y[4]x[14]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has x=14 a	and y=4			
	27:26	Pixel Hashing Table Entry y[4]x[13]				
		Format:	U2			
		Indicates the pixelhash_id for the pixel block that has $x=13$	and y=4			



25:2	PIXEL_HASH_TABLE_2BIT_12 Pixel Hashing Table Entry y[4]x[12]	
25.2	Format:	U2
	Indicates the pixelhash_id for the pixel block that	
	indicates the pixelliash_la for the pixel block that	nas x 12 ana y 1
23:2	Pixel Hashing Table Entry y[4]x[11]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=11 and y=4
21:2	Pixel Hashing Table Entry y[4]x[10]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=10 and y=4
19:1	Pixel Hashing Table Entry y[4]x[9]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=9 and y=4
17:1	Pixel Hashing Table Entry y[4]x[8]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=8 and y=4
15:1	Pixel Hashing Table Entry y[4]x[7]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=7 and y=4
13:1	2 Pixel Hashing Table Entry y[4]x[6]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=6 and y=4
11:1	Pixel Hashing Table Entry y[4]x[5]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=5 and y=4
9:8	Pixel Hashing Table Entry y[4]x[4]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	has x=4 and y=4
7:6	Pixel Hashing Table Entry y[4]x[3]	
	Format:	U2
	Indicates the pixelhash_id for the pixel block that	L. Company of the Com



	5:4	PIXEL_HASH_TABLE_2BIT_12 Pixel Hashing Table Entry y[4]x[2]	
	3.4	Format:	U2
		Indicates the pixelhash_id for the pixel block that	
		indicates the pixelliash_id for the pixel block that	rias x=2 ariu y=4
	3:2	Pixel Hashing Table Entry y[4]x[1]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=1 and y=4
	1:0	Pixel Hashing Table Entry y[4]x[0]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=0 and y=4
5	31:30	Pixel Hashing Table Entry y[5]x[15]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=15 and y=5
	29:28	Pixel Hashing Table Entry y[5]x[14]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=14 and y=5
	27:26	Pixel Hashing Table Entry y[5]x[13]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=13 and y=5
	25:24	Pixel Hashing Table Entry y[5]x[12]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=12 and y=5
	23:22	Pixel Hashing Table Entry y[5]x[11]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=11 and y=5
	21:20	Pixel Hashing Table Entry y[5]x[10]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that	has x=10 and y=5
	10.10	Pixel Hashing Table Entry y[5]x[9]	
	19:18	Tixer riasiming rable Entry y [s]x[s]	



		PIXEL_HASH_TABLE_2BIT_128ENTRY	<u>/</u>
	17:16	Pixel Hashing Table Entry y[5]x[8]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=8 and	l y=5
	15:14	Pixel Hashing Table Entry y[5]x[7]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=7 and	l y=5
	13:12	Pixel Hashing Table Entry y[5]x[6]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=6 and	I y=5
	11:10		
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=5 and	l y=5
	9:8	Pixel Hashing Table Entry y[5]x[4]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=4 and	l y=5
	7:6	Pixel Hashing Table Entry y[5]x[3]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=3 and	l y=5
	5:4	Pixel Hashing Table Entry y[5]x[2]	
			J2
		Indicates the pixelhash_id for the pixel block that has x=2 and	l y=5
	3:2	Pixel Hashing Table Entry y[5]x[1]	
			J2
		Indicates the pixelhash_id for the pixel block that has x=1 and	I y=5
	1:0	Pixel Hashing Table Entry y[5]x[0]	
		Format:	J2
		Indicates the pixelhash_id for the pixel block that has x=0 and	l y=5
6	31:30	Pixel Hashing Table Entry y[6]x[15]	
			J2
		Indicates the pixelhash_id for the pixel block that has x=15 an	nd y=6



29:28	Pixel Hashing Table Entry y[6]x[14]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=14 and y=6			
27:26	Pixel Hashing Table Entry y[6]x[13]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=13 and y=6			
25:24	Pixel Hashing Table Entry y[6]x[12]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=12 and y=6			
23:22	Pixel Hashing Table Entry y[6]x[11]	1			
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=11 and y=6			
21:20	Pixel Hashing Table Entry y[6]x[10]	1			
	Format:	U2			
	Indicates the pixelhash_id for the pixel block that has x=10 and y=6				
9:18	Pixel Hashing Table Entry y[6]x[9]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=9 and y=6			
17:16	Pixel Hashing Table Entry y[6]x[8]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=8 and y=6			
15:14	Pixel Hashing Table Entry y[6]x[7]				
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=7 and y=6			
13:12	Pixel Hashing Table Entry y[6]x[6]	T			
	Format:	U2			
	Indicates the pixelhash_id for the pixel bloc	k that has x=6 and y=6			
11:10	Pixel Hashing Table Entry y[6]x[5]	ı			
	Format:	U2			



		PIXEL_HASH_TABLE_2BIT_128ENTI	RY
	9:8	Pixel Hashing Table Entry y[6]x[4]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=4 a	and y=6
	7:6	Pixel Hashing Table Entry y[6]x[3]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=3$ a	and y=6
	5:4	Pixel Hashing Table Entry y[6]x[2]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=2 a	and y=6
	3:2	Pixel Hashing Table Entry y[6]x[1]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=1 a	ind y=6
	1:0	Pixel Hashing Table Entry y[6]x[0]	,
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=0 a	and y=6
7	31:30	Pixel Hashing Table Entry y[7]x[15]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=15$	and y=7
	29:28	Pixel Hashing Table Entry y[7]x[14]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=14$	and y=7
	27:26	Pixel Hashing Table Entry y[7]x[13]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=13$	and y=7
	25:24	Pixel Hashing Table Entry y[7]x[12]	
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has $x=12$	and y=7
	23:22	Pixel Hashing Table Entry y[7]x[11]	1
		Format:	U2
		Indicates the pixelhash_id for the pixel block that has x=11	and y=7



21:20	Pixel Hashing Table Entry y[7]x[10]					
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	c that has x=10 and y=7				
19:18	Pixel Hashing Table Entry y[7]x[9]					
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	c that has x=9 and y=7				
17:16	Pixel Hashing Table Entry y[7]x[8]	1				
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	k that has x=8 and y=7				
5:14	Pixel Hashing Table Entry y[7]x[7]					
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	c that has x=7 and y=7				
3:12	Pixel Hashing Table Entry y[7]x[6]					
	Format:	U2				
	Indicates the pixelhash_id for the pixel block that has x=6 and y=7					
1:10	Pixel Hashing Table Entry y[7]x[5]					
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	x that has x=5 and y=7				
9:8	Pixel Hashing Table Entry y[7]x[4]	1				
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	x that has x=4 and y=7				
7:6	Pixel Hashing Table Entry y[7]x[3]	I				
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	x that has x=3 and y=7				
5:4	Pixel Hashing Table Entry y[7]x[2]	T				
	Format:	U2				
	Indicates the pixelhash_id for the pixel block	c that has x=2 and y=7				
3:2	Pixel Hashing Table Entry y[7]x[1]					
	Format:	U2				



PIXEL_HASH_TABLE_2BIT_128ENTRY								
	1:0 Pixel Hashing Table Entry y[7]x[0]							
		Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=0 and y=7								



Pixel Sample Mask Render Target Message Header Control

MHC_RT_PSM - Pixel Sample Mask Render Target Message Header								
	Control							
Size (in b	ize (in bits): 32							
Default \	/alue:	0x0000000						
DWord	Bit	Description						
0	31:16	Dispatched Pixel/Sample Enables						
		Format: U16						
		One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enable when the thread was dispatched. The Dispatched Pixel/Sample Enables must be unmodified fro the ones sent when the pixel shader thread was initiated. If the Dispatched Pixel/Sample Enable are modified, behavior is undefined.	m					
		Programming Notes						
		When operating in PER_SAMPLE mode these bits correspond to samples, not pixels. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. Note that in NUMSAMPLES_1 mode, a pixel and sample are synonomous. When operating in PER_PIXEL mode, this field is ignored, and instead the SampleEnableMask (obtained via bypass) are used to clear the Depth Scoreboard.						
	15:0	Pixel/Sample Enables						
		Format: U16						
		Specifies which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is AND'd with the Dispatched Pixel/Sample Enables mask, and that is used to control actual accesses to the color buffer. Pixels/samples will be dropped on masked writes, and the GRF is not modified for masked reads.						
		Programming Notes						
		When operating in PER_SAMPLE mode these bits correspond to samples, not pixels, as the PS i run per-sample. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. When operating in PER_PIXEL mode, these bits still correspond to pixels, as the PS is run per-pixel. Each pixel's mask bit is replicated according to Number of Multisamples and combined with other masks to control writes to the multisample locations.	is					



PPHWSP LAYOUT

PPHWSP LAYOUT - PPHWSP LAYOUT

Size (in bits): 32672

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

intel

PPHWSP LAYOUT - PPHWSP LAYOUT

0x00000000,



PPHWSP LAYOUT - PPHWSP LAYOUT

0x00000000,



PPHWSP LAYOUT - PPHWSP LAYOUT 0x00000000, 0x00000000 **DWord Bit Description** 0..3 127:0 Reserved Access: RO Format: MBZ



PPHWSP_LAYOUT - PPHWSP_LAYOUT					
4	31:0			inter Storage	
		Description			
		The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an automatic report (see RINGBUF registers).			
515	351:0	Reserve	Reserved		
		Access	:		RO
		Format	t:		MBZ
16	0	Cumulative Context Run Time			
		This has the cumulative run time of the context on HW. HW reports CTX_TIMESTAMP to this location on a context switch.			
		This value is written after the context save is complete. The value that is saved in the context image does not include the time between the saving of the cumulative value to context to the time we complete the save. If required for the value to always increment and not take the context save into consideration, driver must look at the value in the context image.			the time between the saving of e complete the save. If d not take the context save
17	31:1	Reserved			
		Access			RO
		Format	t:		MBZ
	0	Element Switch			
		_	Value Name Descri		-
		Indicates the context is not submitted as the first element the execlist.			omitted as the first element in
		1	Indicates the corresponding context has been submitted as first element of the execlist. Preempt Request Received Timestamp is the time when the pending execlist has been submitted to HW. Note that across multiple submissions a given context could be first or second element of an execlist. This bit will get set if the context has been submitted as the first element in the execlist.		
1819	63:0	_	-	est Received Timestamp egister sampled on preemption	request is reported.
2021	63:0	Context Restore Complete Timestamp TIMESTAMP register sampled on context restore complete is reported.			
2223	63:0			Finished Timestamp egister sampled on context save	completion is reported.
2427	127:0	MI_SEMAPHORE_WAIT MI_SEMAPHORE_WAIT command on which the context got switched out due to semaphore wait. This field is only valid and must be looked at when the context switch reason in context status buffer is stated as Wait on Semaphore.			



PPHWSP_LAYOUT - PPHWSP_LAYOUT					
2831	127:0	Reserved			
		Access:	RO		
		Format:	MBZ		
3233 This field describes the most recent context switch status of the corresponding context.	63:0	Context Switch Status Qword			
341020	31583:0	Reserved			
		Access: RO			
		Format:	MBZ		



Predicate Barrier Message Data Payload

MDP_PREDICATE_BARRIER - Predicate Barrier Message Data Payload

Source: EuSubFunctionGateway

Size (in bits): 256

0x00000000, 0x00000000

This response message is sent back only if the Gateway Barrier Message specifies that this is a predicated barrier. This response is written to the GRF writeback location, and the response length specified in the send message to the EU must be 1.

DWord	Bit	Description			
0	31:16	Reserved			
		Access:	RO		
		Format:	MBZ		
	15:0	Predicated Barrier Mask Sum			
		Format: U16			
	This field is a sum of the predicate mask bits sent by each thread. This field (and the DV containing it) is not written if the barrier is not marked as a predicated barrier. The kerne compare this field to 0 for the predicated OR function and compare it to the workgroup the predicated AND function.				
17	223:0	Reserved			
		Access:	RO		
		Format:	MBZ		



Qword Data Payload Register

	MC	CR_QW - Qword Da	ta Payload Register			
Size (in bits):	256					
Default Value:						
DWord	Bit	it Description				
0.0-0.1	63:0	Qword0				
		Format:	U64			
		Specifies the slot 0 data in this p	ayload register			
0.2-0.3	63:0	Qword1				
		Format:	U64			
		Specifies the slot 1 data in this p	ayload register			
0.4-0.5	63:0	Qword2				
		Format:	U64			
		Specifies the slot 2 data in this p	ayload register			
0.6-0.7	63:0	Qword3				
		Format:	U64			
		Specifies the slot 3 data in this p	ayload register			



Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload

MDP_AC	P8_QV	/2 - Qword SI	MD8 Ato	omic Operation CMPWR8B	
		Message	e Data Pa	ayload	
Size (in bits):	1024				
Default Value:	0x0000 0x0000	00000, 0x00000000, 0x00000000, 0x00000000			
	0x0000	·	•	0000000, 0x00000000, 0x00000000, 0000000, 0x00000000, 0x00000000,	
DWord	Bit			Description	
0.0-0.7	255:0	Slot[7:0] Src0[31:0]			
		Format:		MDCR_DW	
		Specifies the lower 32-bits of Slot [7:0] Source 0 data			
1.0-1.7	255:0	Slot[7:0] Src0[63:3	2]		
		Format:		MDCR_DW	
		Specifies the upper	32-bits of Slot	[7:0] Source 0 data	
2.0-2.7	255:0	Slot[7:0] Src1[31:0]]		
		Format:		MDCR_DW	
		Specifies the lower	32-bits of Slot	[7:0] Source 1 data	
3.0-3.7	255:0	Slot[7:0] Src1[63:32]			
		Format:		MDCR_DW	
		Specifies the upper 32-bits of Slot [7:0] Source 1 data			



Qword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_A64_	AOP8_QV	V2 - Qword	SIMD8 A	Atomic Operation CMPWR
		Message I	Data Pay	load
Size (in bits):	1024			
Default Value:	0x00000000,	0x00000000, 0x000	00000, 0x0000	0000, 0x00000000, 0x00000000,
	0x00000000,	0x00000000, 0x000	00000, 0x0000	0000, 0x00000000, 0x00000000,
	·	•	•	0000, 0x00000000, 0x00000000,
				0000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description
0.0-0.7	255:0	Slot[3:0] Src0		
		Format:		MDCR_QW
		Specifies the Slot	[3:0] Source 0	data
1.0-1.7	1.0-1.7 255:0 Slot[7:4] Src0			
		Format:		MDCR_QW
		Specifies the Slot	[7:4] Source 0	data
2.0-2.7 255:0 Slot[3:0] Src1				
		Format:		MDCR_QW
		Specifies the Slot	: [3:0] Source 1	data
3.0-3.7	255:0	Slot[7:4] Src1		
		Format:		MDCR_QW
		Specifies the Slot	: [7:4] Source 1	data



Qword SIMD8 Atomic Operation Return Data Message Data Payload

MDP_AOP8_QW1 - Qword SIMD8 Atomic Operation Return Data						
	Message Data Payload					
Size (in bits):	ize (in bits): 512					
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000						
DWord	Bit	Description				
0.0-0.7	255:0	Slot[7:0] Qword[31:0]				
		Format:		MDCR_DW		
		Specifies the lower 32-	bits of Slot	[7:0] Return data		
1.0-1.7	255:0	Slot[7:0] Qword[63:32]				
		Format:		MDCR_DW		
		Specifies the upper 32	-bits of Slot	[7:0] Return data		



Qword SIMD8 Data Payload

MDP_QW_SIMD8 - Qword SIMD8 Data Payload					
Size (in bits):	512				
Default Value:	Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	Data[3:0]			
		Format:	MDCR_QW		
		Specifies the Slot	: [3:0] data		
1.0-1.7	255:0	Data[7:4]			
		Format:	MDCR_QW		
		Specifies the Slot	: [7:4] data		



Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload

MDP_AO	P16_QV	V2 - Qword SIMD16 Atomic Operation CMPWR8B			
		Message Data Payload			
Size (in bits):	2048				
Default Value:	ult Value: 0x0000000, 0x00000000, 0x00000000, 0x00000000				
	0x000	00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
		00000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description			
0.0-0.7	255:0	Slot[7:0] Src0[31:0]			
		Format: MDCR_DW			
	Specifies the lower 32-bits of Source 0 data for Slot [7:0]				
1.0-1.7	255:0	Slot[15:8] Src0[31:0]			
		Format: MDCR_DW			
		Specifies the lower 32-bits Source 0 data for Slot [15:8]			
2.0-2.7	255:0	Slot[7:0] Src0[63:32]			
		Format: MDCR_DW			
		Specifies the upper 32-bits of Source 0 data for Slot [7:0]			
3.0-3.7	255:0	Slot[15:8] Src0[63:32]			
		Format: MDCR_DW			
		Specifies the upper 32-bits Source 0 data for Slot [15:8]			
4.0-4.7 255:0 Slot[7:0] Src1[31:0]		Slot[7:0] Src1[31:0]			
		Format: MDCR_DW			
		Specifies the lower 32-bits of Source 1 data for Slot [7:0]			
5.0-5.7	255:0	Slot[15:8] Src1[31:0]			
		Format: MDCR_DW			
		Specifies the lower 32-bits Source 1 data for Slot [15:8]			

intel

MDP_AOP16_QW2 - Qword SIMD16 Atomic Operation CMPWR8B				
		Message	Data Payload	
6.0-6.7 255:0 Slot[7:0] Src1[63:32]				
Format: MDCR		MDCR_DW		
		Specifies the upper 32-bits of Source 1 data for Slot [7:0]		
7.0-7.7	255:0	Slot[15:8] Src1[63:32]		
		Format:	MDCR_DW	
		Specifies the upper 32-bits Source 1 data for Slot [15:8]		



Qword SIMD16 Atomic Operation Return Data Message Data Payload

MDP_AOP16_QW1 - Qword SIMD16 Atomic Operation Return			
		Data M	lessage Data Payload
Size (in bits):	1024		
Default Value:	0x000	00000, 0x000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
			00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		•	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
			00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
		00000, 0x000000 00000, 0x000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0.0-0.7	0.0-0.7 255:0 Slot[7:0] Qword[31:0]		ord[31:0]
		Format:	MDCR_DW
		Specifies the le	ower 32-bits of Return data for Slot [7:0]
1.0-1.7	255:0	Slot[15:8] Qw	ord[31:0]
		Format:	MDCR_DW
		Specifies the lower 32-bits of Return data for Slot [15:8]	
2.0-2.7	255:0	Slot[7:0] Qwo	ord[63:32]
		Format:	MDCR_DW
		Specifies the u	upper 32-bits of Return data for Slot [7:0]
3.0-3.7	255:0	Slot[15:8] Qw	ord[63:32]
		Format:	MDCR_DW
		Specifies the u	upper 32-bits of Return data for Slot [15:8]



Qword SIMD16 Data Payload

MDI	P_QW_SIM	D16 - Qword	SIMD16 Data Payload			
Size (in bits):	1024					
Default Value:	•	· · · · · · · · · · · · · · · · · · ·	0x00000000, 0x00000000, 0x000000000,			
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
	•		0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x00000000, 0x000000000, 0x00000000					
DWord	Bit		Description			
0.0-0.7	255:0	Data[3:0]				
		Format:	MDCR_QW			
		Specifies the Slot [3:0] data			
1.0-1.7	255:0	Data[7:4]				
		Format:	MDCR_QW			
		Specifies the Slot [7:4] data			
2.0-2.7	255:0	qw11_qw8				
		Format:	MDCR_QW			
		Specifies the Slot [11	8] data			
3.0-3.7 255:0		qw15_qw12				
		Format:	MDCR_QW			
		Specifies the Slot [15	12] data			



Read-Only Data Port Message Types

MT DP RO - Read-Only Data Port Message Types

Source: EuSubFunctionReadOnlyDataPort

Size (in bits): 5

Default Value: 0x00000000

Description

Lists all the Message Types in a Read-Only Data Port Message Descriptor [18:14]. Read operations from the Constant Cache and Sampler Cache are encoded in the Read-Only Data Port. Many of the operations are also implemented in Data Port 0, and those operations use the same Message Header.

Lists all the Message Types in a Read-Only Data Port Message Descriptor [18:14].Read operations from the Constant Cache are encoded in the Read-Only Data Port.Many of the operations are also implemented in Data Port 0, and those operations use the same Message Header.

DWord	Bit	Description				
0	4:0	Message Type				
		Specifie	Specifies type of message			
		Value	lue Name Description			
		00h	Oh MT_CC_OWB [Default] Oword Block Read Constant Cache message			
		01h	MT_CC_OWUB Unaligned Oword Block Read Constant Cache message			
		03h	MT_CC_DWS Dword Scattered Read Constant Cache message			
		04h	MT_SC_OWUB	Unaligned Oword Block Read Sampler Cache message		
		05h	MT_SC_MB Media Block Read Sampler Cache message			
		06h	MT_RSI Read Surface Info message			
		Others	Reserved	Ignored		



Read Surface Info 32-Bit Address Payload

MAP	B2B_RSI	- Read Surface I	nfo 32-Bit Ac	dress Payload
Size (in bits): Default Value:		000, 0x00000000, 0x000000 000, 0x00000000	00, 0x00000000, 0x000	000000, 0x00000000,
DWord	Bit		Description	
0.0	31:0	Format: Specifies the U channel a	address offset.	U32
0.1	31:0	V Format: Specifies the V channel a	address offset.	U32
0.2	31:0	R Format: Specifies the R channel a	address offset.	U32
0.3	31:0	Format: Specifies the LOD.	MACD_LOD	
0.4-0.7	127:0	Reserved Access: Format:		RO MBZ



Read Surface Info Address Payload

DP_ASTATE	_INFO_	PAYLOAD - Read	d Surface Info Address Payload	
Size (in bits):	128			
Default Value:	0x0000000	00, 0x00000000, 0x00000000), 0x00000000	
DWord	Bit		Description	
0.0	31:0	U	_	
		Format:	U32	
		Specifies the U channel a	ddress offset.	
0.1	31:0	V		
		Format:	U32	
		Specifies the V channel ac	ddress offset.	
0.2	31:0	R		
		Format:	U32	
		Specifies the R channel ac	ddress offset.	
0.3	31:0	LOD		
		Format:	MACD_LOD	
		Specifies the LOD.		



Read Surface Info Data Payload

		MDP_RSI - Read Surface Info Da	ata Payload			
Size (in b	oits):	512				
Default \		0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description				
0.0-0.5	191:0	Reserved				
		Access:	RO			
		Format:	MBZ			
0.6-0.7	63:0	Instruction Base Address				
		Format: GraphicsAddress[63:0]				
		Instruction Base Address from STATE_BASE_ADDRESS, ext	ended to 64-bit format.			
		Programming Note	es			
		The 48-bit address is returned in a 64-bit address in canon	nical form.			
		Restriction				
		The Instruction Base Address returned is incorrect if the thread is from CCS queue.				
1.0	31:0	Width				
		Format:	U32			
		Surface Width generally computed from RENDER_SURFAC 1). The value is 0 for NULL surface, and in all other cases (VRENDER_SURFACE_STATE (U14), zero extended to 32 bits.				
1.1	31:0	Height				
		Format:	U32			
		Surface Height, generally computed from RENDER_SURFA minus 1). The value for a 1D array is RENDER_SUFACE_STA array, BUFFER, and NULL surface is 0. In all other case, the	TE's (Depth + 1). The value for 1D non-			
1.2	31:0	Depth				
		Format:	U32			
		Surface Depth, generally computed from RENDER_SURFACE minus 1). If 2D Array or Cube Array surface, value is the (Depth+1) » LOD. In all other case, the value is 0.	•			
1.3	31:0	MIP Count				
		Format:	U32			
		MIP Count from RENDER_SURFACE_STATE, range [0, 14], z	zero extended to 32 bits.			



	MDP_RSI - Read Surface Info Data Payload						
1.4	31:0	Surface Ty	Surface Type				
		Format:			U32		
		Surface Ty	Surface Type from RENDER_SURFACE_STATE, zero extended to 32 bits				
		Value	Name		Description		
		0h	SURFTYPE_1D	1-dimensional map	o or array of maps		
		1h	SURFTYPE_2D	2-dimensional map	o or array of maps		
	2h SURFTYPE_3D 3-dimensional map (volumetric) of maps		o (volumetric) of maps				
	31		SURFTYPE_CUBE	Cube map or array of cube maps			
		4h SURFTYPE_BUFFER Element in a buffer		r			
		7h SURTYPE_NULL Null surface					
		Others	Reserved	Reserved			
1.5	31:0	Surface Fo	Surface Format				
		Format:			U32		
		Surface Format from RENDER_SURFACE_STATE (U9), zero extended to 32 bits.					
1.6-1.7	63:0	Reserved					
		Access: RO			RO		
		Format:			MBZ		



DWor

RENDER SURFACE STATE

RENDER SURFACE STATE

Exists If: //[MessageType] != 'Sample_8x8'

Size (in bits): 512

Default Value: $0 \times 0001 \subset 000$, 0×80000000 , 0×000000000 ,

0x00000000, 0x00000000

SURFTYPE NULL

This is the normal surface state used by all messages that use SURFACE_STATE except those that use MEDIA SURFACE STATE.

l	d	Bit	Description					
ĺ	0	31:2	Surface Type					
		9	This field	This field defines the type of the surface.				
			Value	Value Name Description				
			0h	SURFTYPE_1D Defines a 1-dimensional map or array of maps				
			1h	SURFTYPE_2D Defines a 2-dimensional map or array of maps				
			2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map			
ı								

SURFTYPE CUBE Defines a cube map or array of cube maps 4h SURFTYPE BUFFER Defines an element in a buffer Reserved 6h 7h

Programming Notes

Defines a null surface

A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read message (including any sampling engine message) is generated to a null surface, the result is all zeros. Note that a null surface type is allowed to be used with all messages, even if it is not specifically indicated as supported. All of the remaining fields in surface state are ignored for null surfaces, with the following exceptions:

Width, Height, Depth, LOD, Render Target View Extent, Minimum Array element fields must match for all surfaces that compose the current render target.

All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following:

The **Surface Type** of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the **Surface Type** of all other render targets and of the depth / stencil buffer (defined in 3DSTATE_DEPTH_BUFFER, 3DSTATE_STENCIL_BUFFER), unless either the stencil buffer, depth buffer or render targets are SURFTYPE NULL.



RENDER SURFACE STATE 28 **Surface Array** Enable Format: This field, if enabled, indicates that the surface is an array. **Programming Notes** If this field is enabled, the **Surface Type** must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE CUBE. If this field is disabled and Surface Type is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE, the **Depth** field must be set to zero. To avoid performance issues with the sampler texture cache this bit should not be set unless the depth of the arrayed surface is greater than 1 (Depth field > 1). 27 Reserved RO Access: Format: MBZ 26:1 **Surface Format SURFACE FORMAT** Format: This field specifies the format of the surface or element within this surface. This field is ignored for all data port messages other than the render target message and streamed vertex buffer write message. Some forms of the media block messages use the surface format. **Programming Notes** If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1, this field cannot be set to the following formats: Any compressed texture format (BC*, DXT*, FXT*, ETC*, EAC*) Any YCRCB* format If **ASTC_Enable** is set to 1: ASTC_Profile: ASTC_Profile can be freely set to 1 or 0. ASTC_BlockDimention: Bit [25] will be set to 0 if ASTC_Profile is LDR-profile since only 2D blocks are supported in LDR profile. 2D HDR-profile can be supported where the ASTC_Profile is set at 1 (Full-Profile) and ASTC_BlockDimention is set as 0 (2D). This field cannot be a YUV (YCRCB*) or compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the **Surface Type** is SURFTYPE_BUFFER. This field cannot be a compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the **Surface Type** is SURFTYPE 1D. 17:1 **Surface Vertical Alignment** 6 **Description** For Sampling Engine and Render Target Surfaces: This field specifies the vertical alignment requirement in elements for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. An element is defined as a pixel in uncompressed surface formats, and as a compression block in compressed surface formats. For MSFMT_DEPTH_STENCIL type multisampled surfaces, an element is a sample.



This field is used for 2D, CUBE, and 3D surface alignment when Tiled Resource Mode is TRMODE_NONE (Tiled Resource Mode is disabled). This field is ignored for 1D surfaces and also when Tiled Resource Mode is not TRMODE_NONE (e.g. Tiled Resource Mode is enabled). See the appropriate Alignment table in the "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tiled Resources.

The vertical alignment field (VALIGN) is also used to determine the start of the surface in memory. All surface are vertically aligned to VALIGN rows or VALIGN rows times the block height for block-compressed surface formats.

For other surfaces: This field is ignored.

Value	Name	Description
0h	Reserved	Reserved
1h	VALIGN_4 [Default]	Vertical alignment factor j = 4
2h	VALIGN_8	Vertical alignment factor j = 8
3h	VALIGN_16	Vertical alignment factor j = 16

Programming Notes

This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4. Use of VALIGN_4 for other surfaces is supported, but increases memory usage.

This field is intended to be set to VALIGN_8 only if the surface was rendered as a stencil buffer, since stencil buffer surfaces support only alignment of 8. If set to VALIGN_8, Surface Format must be R8 UINT.

This field should also be set to VALIGN_8 if the surface was rendered as a D16_UNORM depth buffer, for render target of 1X/4X/16X.

For uncompressed surfaces, the units of "j" are rows of pixels on the physical surface. For compressed texture formats, the units of "j" are in compression blocks, thus each increment in "j" is equal to h pixels, where h is the height of the compression block in pixels.

See**Surface Layout and Tiling**for a full description of how i and j parameters are used to determine horizontal and vertical offset to the start of a MIP.

15:1 | Surface Horizontal Alignment

4

Description

For Sampling Engine and Render Target Surfaces: This field specifies the horizontal alignment requirement for the surface.

This field is used for alignment when LOD >= Mip Tail Start LOD

This field is ignored when Tiled Resource Mode is not TRMODE_NONE (i.e. Tiled Resources are enabled). See the "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tile Resources.

For other surfaces: This field is ignored.



Value	Name	Description
0h	Reserved	Reserved
1h	HALIGN_4	Horizontal alignment factor j = 4
2h	HALIGN_8	Horizontal alignment factor j = 8
3h	HALIGN_16 [Default]	Horizontal alignment factor j = 16

Programming Notes

See Alignment Unit Size For restrictions on Horizontal Alignment.

When Auxiliary Surface Mode is set to AUX_MCS_LCE or AUX_CCS_E, HALIGN_16 must be used unless contradicts **Alignment Unit Size** restrictions.

13:1

Tile Mode

2

Description

This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See *Memory Interface Functions* for details on memory tiling and restrictions.

This field specifies the type of memory tiling (Linear, XMajor, or YMajor) employed to tile this surface. See *Memory Interface Functions* for details on memory tiling and restrictions.

Value	Name	Description	Programming Notes
0h	LINEAR	Linear mode (no tiling)	
1h	Reserved	Reserved	
2h	XMAJOR	X major tiling	
3h	YMAJOR	Y major tiling	

Programming Notes

- Refer to Memory Data Formats for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers).
- The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field.
- Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory.
- If **Surface Type** is SURFTYPE_BUFFER, this field must be TILEMODE_LINEAR
- If **Number of Multisamples** is not MULTISAMPLECOUNT_1, this field must be YMAJOR.

If **Surface Type** is SURFTYPE_1D this field must be TILEMODE_LINEAR, unless **Sampler Legacy 1D Map Layout Disable** is set to 0, in which case TILEMODE_YMAJOR is also allowed. **Tiled Resource Mode** must be set to TRMODE_NONE for these cases.

If **Surface Format** is ASTC*, this field must be TILEMODE_YMAJOR.



11 Vertical Line Stride

Format: U1

For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of

For Other Surfaces: Vertical Line Stride must be zero.

interleaved (field) surfaces as textures.

Programming Notes

This bit must not be set if the surface format is a compressed type (BCn*, FXT1, ETC*, EAC*).

This bit must not be set if the **Auxiliary Surface Mode** is not AUX_NONE.

If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER_NONE

10 **Vertical Line Stride Offset**

Format: U1

For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0.

For Other Surfaces: Vertical Line Stride Offset must be zero.

9 Sampler L2 Out of Order Mode Disable

Format: Disable

If disabled this will forced formats which would have bypassed the L2 and been filled into the L1 out of order to be cached in the L2 and send in order to the L1. In general that is any format which is expanded 1:4, 1:2 in L1 or not expanded at all. This would include all lossless compressed cases.

Programming Notes

This bit must be set for the following surface types: BC2_UNORM BC3_UNORM BC5_UNORM BC5_SNORM BC7_UNORM

8 Render Cache Read Write Mode

For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If unset, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss.

For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache:

This field is reserved: MBZ

Value	Name	Description
0h	Write-Only Cache	Allocating write-only cache for a write miss
1h	Read-Write Cache	Allocating read-write cache for a write miss

Programming Notes

This field is provided for performance optimization for Render Cache read/write accesses.



7:6 | Media Boundary Pixel Mode

For 2D Non-Array Surfaces accessed via the Data Port Media Block Read Message or Data Port Transpose Read message: This field enables control of which rows are returned on vertical out-of-bounds reads using the Data Port Media Block Read Message or Data Port Transpose Read message. In the description below, frame mode refers to Vertical Line Stride = 0, field mode is Vertical Line Stride = 1 in which only the even or odd rows are addressable. The frame refers to the entire surface, while the field refers only to the even or odd rows within the surface.

For Other Surfaces: Reserved: MB7

Value	Name	Description	
0h	NORMAL_MODE	The row returned on an out-of-bound access is the closest row in the frame or field. Rows from the opposite field are never returned.	
1h	Reserved		
2h	PROGRESSIVE_FRAME	The row returned on an out-of-bound access is the closest row in the frame, even if in field mode.	
3h	INTERLACED_FRAME	In field mode, the row returned on an out-of-bound access is the closest row in the field. In frame mode, even out-of-bound rows return the nearest even row while odd out-of-bound rows return the nearest odd row.	

5 **Cube Face Enable - Negative X**

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

This field must be programmed to 1h (enabled) whenever **Surface Type** is programmed to **SURFTYPE CUBE**

4 Cube Face Enable - Positive X

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

This field must be programmed to 1h (enabled) whenever **Surface Type** is programmed to **SURFTYPE CUBE**



3 Cube Face Enable - Negative Y

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

This field must be programmed to 1h (enabled) whenever **Surface Type** is programmed to **SURFTYPE CUBE**

2 **Cube Face Enable - Positive Y**

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

This field must be programmed to 1h (enabled) whenever **Surface Type** is programmed to **SURFTYPE CUBE**

1 Cube Face Enable - Negative Z

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.

Programming Notes

When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).

This field must be programmed to 1h (enabled) whenever **Surface Type** is programmed to **SURFTYPE_CUBE**

0 Cube Face Enable - Positive Z

Format: Enable

For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note



	RENDER_SURFACE_STATE				
		that storag	e for disabled faces must be p	_	
Programming Notes When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).				rogramming Notes	
				d when accessing a cube map, this field must be	
	This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE			enabled) whenever Surface Type is programmed to	
1	31	Enable Un	orm Path in Color Pipe		
		Format:		Enable	
		Enables Ur Pipe.	norm Path (fixed Point Conve	rsion of floating point for fill and blend in DAPRSS) in color	
		Value	Name	Description	
		1	ENABLE [Default]	Enables Unorm Path in Color Pipe.	
		0	DISABLE	Disables Unorm path in Color Pipe.	
				No. and the Market	
		Programming Notes			
		This bit should never be programmed to 0			
	30:2		Object Control State MEMORY_OBJECT_C	ONTDOL STATE	
	-	Format:	The second secon	te for this surface and the associated Auxiliary surface (if	
		any).	ne memory object control sta	te for this surface and the associated Advinary surface (ii	
	23:1	Base Mip Level			
	9	Format:		U4.1	
		Range: [0.0	0, 14.0]		
		11 '	vhich mip level is considered he "base" mip level.	the "base" level when determining mag-vs-min filter and	
			p	rogramming Notes	
		This field also exists in SAMPLER_STATE. If both fields are zero, the Base Mip Level is zero. If one is			
		nonzero, Base Mip Level is the nonzero field. It is illegal to have both Base Mip Level fields nonzero.			
	18	Corner Tex	rel Mode		
		Format:		Enable	
				n a surface is using corner texel-mode for sampling.	
			el Mode is ignored for Planar		
Corner Texel Mode is ignored for sample_8X8 and sample_unorm messasge types. Corner Texel Mode is not supported with Non-Normalized Coordinates			, , , , , , , , , , , , , , , , , , , ,		
				es set0 See legacy sampler page for more details	



			RENDI	ER_SURFACE_STA	ATE
	Value	Name		Desc	ription
	0h	Disable [Default]	When programmed to 0h, Corner Texel Mode is disabled. This means te references are shifted a half-texel from the upper-right corner of the tex map which is the standard texel reference mode.		n the upper-right corner of the textu
	1h	Enable	When pro	ogrammed to 1h, Corner Tex	el Mode is enabled. The location of a
17	Double	Fetch Disabl	le		
	Forma	t:		Disable	
	fetch is		e mode, b	out for some surface types fo	nt cache-lines in most all cases. Doul r formats it may be lower performan
	Value	Nan	ne		Description
	0h	Enable [De	fault]	When programmed to 0h, o	double fetches are allowed.
	1h	Disable		When programmed to 1h, o	double fetches are disabled.
16	Reserve	ed			
	Access: RO		RO		
	Format: MBZ			MBZ	
15	This bi	surfaces which	e tap disc	lpha Channel such as R8G8B8	d for this surface state. This bit must B_UNORM. cription
			M/han nu		•
	0h	DISABLE [Default]	When programmed to 0h, Sample Tap Discard filter mode is allowed a not disabled by this bit. This bit is ignored if Sample Tap Discard is not enabled in the Sampler State.		•
	1h	ENABLE	When programmed to 1h, Sample Tap Discard filter mode will be disable even if enabled through Sampler State		
	Programming Notes				
	This bit must be set for all Planar YUV surface formats (e.g. PLANAR_420_8, PLANAR_420_16)				
14:0					
	Forma			U17[16:2]	6.11
	The interpretation of this field is dependent on Surface Type as follows: • SURFTYPE_1D: distance in pixels between array slices				
	• 5	SURFTYPE_2D, specifies the d	/CUBE: dis istance in	tance in <i>rows</i> between array	slices. For Quilted Textures this field or compressed texture formats, one
	SURFTYPE_3D: distance in <i>rows</i> between R-slices [Note: these <i>rows</i> are only in the vertical dimension without considering the depth dimension]. For compressed texture formats, one row contains a complete compression block vertically.				

row contains a complete compression block vertically.



Other surface types: field is ignored

Value	Name	Description
[0,32767]		1 is added to the value and it is multiplied by 4 to determine the height in rows.

Programming Notes

For Surface Type 1D: This field must be set to an integer multiple of the **Surface Horizontal Alignment**

For Surface Type 2D, CUBE: This field must be set to an integer multiple of the **Surface Vertical Alignment**

For Surface Type 3D: *Tile Mode != Linear:* This field must be set to an integer multiple of the tile height (2^Cv) *Tile Mode == Linear:* This field must be set to an integer multiple of the Surface Vertical Alignment

Note: for compressed textures (BC*, FXT1, ETC*, EAC*), this field is in units of rows of compression blocks.

Software must ensure that this field is set to a value sufficiently large such that the array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.

2 31 Depth/Stencil Resource

Description

This bit field, when set, indicates if the resource is created as Depth/Stencil resource.

Programming Notes

SW must set this bit for any resource that was created with Depth/Stencil resource flag. Setting this bit allows HW to properly interpret the data-layout for various cases. For any resource that's created without Depth/Stencil resource flag, it must be reset.

30 **Reserved**

Access:	RO
Format:	MBZ

29:1 Height

6

Format: U14-1

This field specifies the height of the surface, minus 1. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size.

Value	Name	Description	Exists If
[0,0]		must be zero	[Surface Type] == 'SURFTYPE_1D'
[0,8191]		height of surface - 1 (y/v dimension) If Vertical Line Stride is set for a 2D surface, then the maximum allowed height is 2^8.	([SurfaceType] == 'SURFTYPE_2D') && ([VerticalLineStride] == 1)
[0,16383]		height of surface - 1 (y/v	([SurfaceType] == 'SURFTYPE_2D') &&



	dimension)	([VerticalLineStride] == 0)
[0,2047]	height of surface -1 (y/v)	[SurfaceType]=='SURFTYPE_3D'
[0,16383]	height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_CUBE'
[0,16383]	contains bits [20:7] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_BUFFER'

Programming Notes

For typed buffer and structured buffer surfaces, the number of entries in the buffer ranges from 1 to 2²⁷. For raw buffer surfaces, the number of entries in the buffer is the number of bytes which can range from 1 to 2³⁰. After subtracting one from the number of entries, software must place the fields of the resulting 27-bit value into the **Height, Width**, and **Depth** fields as indicated, right-justified in each field. Unused upper bits must be set to zero.

If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame

The **Height** of a render target must be the same as the **Height** of the other render targets and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless **Surface Type** is SURFTYPE_1D or SURFTYPE_2D with **Depth** = 0 (non-array) and **LOD** = 0 (non-mip mapped).

If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0.

If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value.

If Surface Format is PLANAR*, this field must be a multiple of 4

15:1 **Reserved**

4	Access:	RO
	Format:	MBZ

13:0 Width

١.				
	Format:	U14-1		

This field specifies the width of the surface, minus 1. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels or texels. For buffers, this field specifies a portion of the buffer size.

For surfaces accessed with the Media Block Read/Write message, this field is in units of DWords.

For surfaces accessed with the Transpose Read Message, this field is in units of DWords.

Value	Name	Description	Exists If
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_1D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_2D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,2047]		width of surface - 1 (x/u dimension)	[SurfaceType]=='SURFTYPE_3D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_CUBE'



[0,127]]	contains bits [6:0] of the number of entries	[SurfaceType] ==
		in the buffer - 1	'SURFTYPE_BUFFER'

Programming Notes

- For surface types other than SURFTYPE_BUFFER. The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field).
- For cube maps, Width must be set equal to the Height.
- The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).
- The **Width** of a render target with YUV surface format must be a multiple of 2.
- For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).

If **Surface Format** is PLANAR*, this field must be a multiple of 2

A known issue exists if a primitive is rendered to the first 2 rows and last 2 columns of a 16K width surface. If any geometry is drawn inside this square it will be copied to column X=2 and X=3 (arrangement on Y position will stay the same). If any geometry exceeds the boundaries of this 2x2 region it will be drawn normally. The issue also only occurs if the surface has TileMode!=

3 31:2

Depth

Format:

U11-1

This field specifies the total number of levels, minus 1, for a volume texture or the number of array elements, minus 1, allowed to be accessed starting at the **Minimum Array Element** for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level. For buffers, this field specifies a portion of the buffer size.

Value	Name	Description	Exists If
[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_1D'
[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_2D'
[0,2047]		depth of surface - 1 (z/r dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,340]		number of array elements - 1 [see programming notes for range]	[SurfaceType] == 'SURFTYPE_CUBE'
[0,2047]		contains bits [31:21] of the number of entries in the buffer - 1	[SurfaceType] == SURFTYPE_BUFFER

Programming Notes

The **Depth** of a render target must be the same as the **Depth** of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).



For SURFTYPE_CUBE: For Sampling Engine Surfaces and Typed Data Port Surfaces, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero.

For SURFTYPE_1D, 2D, and CUBE: The range of this field is reduced by one for each increase from zero of **Minimum Array Element**. For example, if **Minimum Array Element** is set to 1024 on a 2D surface, the range of this field is reduced to [0,1023].

20 Tile Address Mapping Mode

Format: U1

This field is used to select between Tile Address Mapping mode and for TileYs and TileYf.

Value	Name	Description
0h		This field should always be programmed to 0h. Tiling mode is the standard tile layout for 3D.
1h	Tile Address Mapping Mode (for Standard Tiling)	This field should NOT be programmed to 1h as the Tiling Address Mapping mode is not supported by SW.

Programming Notes

Tile Address Mapping Mode must be set to Tile Address Mapping Mode when surface type is SURFTYPE_3D.

19 Standard Tiling Mode Extensions

It changes in the MIP Tail Packing. When enabled (programmed to 1h), MIP Tail packing for Volumetric and 1D are changed as defined in the Surface Layout and Tiling section.

This bit controls enabling of some Standard Tiling extensions:

Value	Name	Description	
0h	Disable	When programmed to 0h, the extensions to support Standard Tiling are	
	[Default]	disabled. Behavior reverts to Miptail packing.	
1h	Enable	When programmed to 1h, the changes to support Standard Tiling Extensions are enabled. See the Surface Layout and Tiling section for details.	

18 Reserved

Format: MBZ

17:0 **Surface Pitch**

Format: U18-1

Description

Surface Pitch Range:

- For surfaces of type SURFTYPE_BUFFER: [0,262143] -> [1B, 256KB]
- For other linear surfaces: [0, 262143] -> [1B, 256KB]
- For X-tiled surface: [511, 262143] -> [512B, 256KB] = [1 tile, 512 tiles]



- For Y-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
- For W-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
- For TileYF and TileYS surfaces, the range is dependent on the Cu parameter (refer to *Memory Data Formats* section for the definition of the Cu parameter depending on the case). The range in bytes is [2^{cu}-1,262143] -> [(2^{cu})B,256KB] = [1 tile, 256KB/(2^{cu}) tiles]

This field specifies the surface pitch in (#Bytes - 1).

For surfaces of type SURFTYPE_BUFFER, this field indicates the size of the structure.

Programming Notes

- For linear render target surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of 2 * element size for YUV surface formats.
- For untyped data port messages, which are only supported with Surface Type
 SURFTYPE_BUFFER, the pitch must match the number of bytes implied by Surface Format...
- For linear surfaces with **Surface Type** of SURFTYPE_BUFFER and **Surface Format** RAW, the pitch must be 1 byte.
- For other linear surfaces, the pitch can be any multiple of bytes.
- For tiled surfaces, the pitch must be a multiple of the tile width.
- The width of a tile depends on the surface format if Tiled Resource Enable is enabled. Refer to the Tiled Resource Enable field to determine which sub-mode applies to the surface format in use, and determine the Cu parameter from the Surface Layout section. The tile width is equal to 2^Cu bytes.
- For surfaces of type SURFTYPE_1D, this field is ignored.

The following table indicates the maximum byte width, frame width, and pitch size allowed when memory compression is on.

Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)
Legacy 4K	8bpp	16k	16k	16k + 127
	16bpp	16k	8k	16k + 127
	32bpp	16k	4k	16k + 127
	64bpp	16k	2k	16k + 127
	128bpp	16k	1k	16k + 127
TileYF	8bpp	8k	8k	8k + 63
	16bpp	16k	8k	16k + 127
	32bpp	16k	4k	16k + 127
	64bpp	16k	2k	16k + 255
	128bpp	16k	1k	16k + 255
TileYS	8bpp	16k	16k	16k + 255



16bpp	16k	8k	16k + 511
32bpp	16k	4k	16k + 511
64bpp	16k	2k	16k + 1023
128bpp	16k	1k	16k + 1023

4 31 Decompress In L3

Value	Name	Description
0h	Disable [Default]	When this field is set to 0h, the associated compressible surface, when accessed by sampler and data-port, can be compressed in L3. If the surface is not compressible, this bit field is ignored.
1h	Enable	When this field is set to 1h, the associated compressible surface, when accessed by sampler and data-port, will be uncompressed in L3. If the surface is not compressible, this bit field is ignored.

Render Target And Sample Unorm Rotation

30:2

Description

For Render Target Surfaces: This field specifies the rotation of this render target surface when being written to memory.

For sample_unorm Messages: This field specifies the rotation of the data returned by sampler for sample_unorm message.

For Other Surfaces: This field is ignored.

Value	Name	Description
0h	0DEG	No rotation (0 degrees)
1h	90DEG	Rotate by 90 degrees
2h	180DEG	Rotate by 180 degrees [for sample_unorm message]
3h	270DEG	Rotate by 270 degrees

Programming Notes

Programming Notes for Render Target Surfaces only

- Rotation is not supported for render targets of any type other than simple, non-mip-mapped, non-array 2D surfaces. The surface must be using tiled with X major.
- Width and Height fields apply to the dimensions of the surface before rotation.
- For 90 and 270 degree rotated surfaces, the **Height** (rather than the **Width**) must be less than or equal to the **Surface Pitch** (specified in bytes).
- For 90 and 270 degree rotated surfaces, the actual **Height** and **Width** of the surface in pixels (not the field value which is decremented) must both be even.

Rotation is supported only for surfaces with the following surface formats: B5G6R5_UNORM, B5G6R5_UNORM_SRGB, R8G8B8A8_UNORM, R8G8B8A8_UNORM_SRGB, B8G8R8[A|X]8_UNORM_SRGB, B10G10R10[A|X]2_UNORM, R10G10B10A2_UNORM,



R16G16B16A16_FLOAT, R16G16B16X16_FLOAT

28:1 | Minimum Array Element

8

Format: U11

Range 1D/2D/cube surfaces: [0,2047] 3D surfaces: [0,2047]

For Sampling Engine, Render Target, and Typed 1D, 2D and 3D Surfaces: This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface. For sampling 3D surfaces, this field is an offset in "R" slices into the LOD.

For Sampling Engine Cube Surfaces: This field indicates the minimum array element in units of "cube faces" in the underlying 2D surface array that can be accessed as part of this surface (the cube array index is multiplied by 6 to compute this value, although Minimum Array Element is not restricted to only multiples of 6). This field is added to the delivered (array index)*6 before it is used to address the surface.

For all other surface types: This field should be zero.

17:7 | Render Target View Extent

Format: U11-1

Range [0,2047] to indicate extent of [1,2048]

For Render Target and Typed Dataport 3D Surfaces: This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.

For Render Target and Typed Dataport 1D and 2D Surfaces: This field must be set to the same value as the Depth field.

For Other Surfaces: This field is ignored.

6 Multisampled Surface Storage Format

This field indicates the storage format of the multisampled surface.

	γ		
Value	Name	Description	
0h	MSS		
		Multsampled surface was/is rendered as a render target	
1h	DEPTH_STENCIL		
		Multisampled surface was rendered as a depth or stencil buffer	

Programming Notes

- All multisampled render target surfaces must have this field set to MSFMT MSS
- IF this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "ld2dms", "resinfo", and "sampleinfo".
- This field is ignored if Number of Multisamples is MULTISAMPLECOUNT_1

5:3 **Number of Multisamples**

This field indicates the number of multisamples on the surface.

Value	Name
0h	MULTISAMPLECOUNT_1



1h	MULTISAMPLECOUNT_2
2h	MULTISAMPLECOUNT_4
3h	MULTISAMPLECOUNT_8
4h	MULTISAMPLECOUNT_16
5h-7h	Reserved

Programming Notes

If this field is any value other than MULTISAMPLECOUNT_1, the **Surface Type** must be SURFTYPE_2DThis field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine surface or Render Target surface.

2:0 Multisample Position Palette Index

This field indicates the index into the sample position palette that the multisampled surface is using. This field is only used as a return value for the sampleinfo message, and is otherwise not used by hardware.

Value	Name
[0,7]	

5 31:2

X Offset

Format: U9[8:2]

This field specifies the horizontal offset in pixels from the **Surface Base Address** to the start (origin) of the surface.

This field effectively loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 4-high pixel) resolution.

Format:

PixelOffset[8:2]

Value	Name	Description
[0,127]		This value is multiplied by 4 to determine X Offset in pixels.

Programming Notes

- For linear surfaces, this field must be zero.
- For surfaces accessed with the Data Port Media Block Read/Write message, the pixel size is assumed to be 32 bits in width.
- For surfaces accessed with the **Data Port Transpose Read message**, the pixel size is assumed to be 32 bits in width.
- For **Surface Format** with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero.
- If **Render Target Rotation** is set to other than RTROTATE_0DEG, this field must be zero.



- If **Surface Type** not SURFTYPE_2D, this field must be zero.
- If MIP Count is not zero, this field must be zero.
- If **Number of Multisamples** is not MULTISAMPLECOUNT_1, this field must be zero.
- If **Surface Array** is enabled, this field must be zero.
- If **Auxiliary Surface Mode** is not AUX_NONE, this field must be zero.
- If **Surface Vertical Alignment** is VALIGN_8, this field must be a multiple of 8.
- For **Surface Format** with 8 bits per element, this field must be a multiple of 16.
- For Surface Format with 16 bits per element, this field must be a multiple of 8.

If Surface Format is PLANAR_420_16 or PLANAR_420_8 this field must be zero

• If **Tiled Resource Mode** is not TRMODE_NONE, this field must be zero.

24	Reserv	<i>i</i> ed

Access:	RO
Format:	MBZ

23:2 **Y Offset**

1

This field specifies the vertical offset in rows from the **Surface Base Address** to the start of the surface.(See additional description in the **X Offset** field.)

Format:

RowOffset[4:2]

Value	Name	Description
[0,7]		This value is multiplied by 4 to determine the actual Y Offset in Rows.

Programming Notes

- For linear surfaces, this field must be zero.
- For render targets in which the **Render Target Array Index** is not zero, this field must be zero.
- For **Surface Format** with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be
- If **Render Target Rotation** is set to other than RTROTATE 0DEG, this field must be zero.
- If **Surface Type** not SURFTYPE_2D, this field must be zero.
- If MIP Count is not zero, this field must be zero.
- If **Number of Multisamples** is not MULTISAMPLECOUNT_1, this field must be zero.
- If Surface Array is enabled, this field must be zero.
- If Auxiliary Surface Mode is not AUX_NONE, this field must be zero.



If Surface Format is PLANAR_420_16 or PLANAR_420_8 this field must be zero

• If **Tiled Resource Mode** is not TRMODE_NONE, this field must be zero.

This field must be zero if Surface Format is Planar and the U and V planes are half-pitch (e.g. YV12 format).

If VERTICAL STRIDE field is 1h, then the Y Offset must be a multiple of 8. Therefore, the lsb of this field must be 0.

20 **EWA Disable For Cube**

Format: Disable

Specifies if EWA mode for LOD quality improvement needs to be disabled for cube maps.

Value	Name	Description
0h	Enable [Default]	EWA is enabled for cube maps
1h	Disable	EWA is disabled for cube maps

Programming Notes

This field indicates if EWA mode for LOD quality improvement needs to be disabled for cube maps. By default EWA would be on for cube maps hence this field must be 0. If there is any spec violation seen with EWA on cube maps then this field must be set to 1 to disable EWA for cubes.

19:1 | Tiled Resource Mode

For Sampling Engine, Render Target, and Typed/Untyped Surfaces:This field specifies the tiled resource mode.**For other surfaces:**This field is ignored.

Value	Name	Description	Exists If
0h	NONE	No tiled resource	
1h	4KB	4KB tiled resources	[SurfaceType] == 'SURFTYPE_1D'
2h	64KB	64KB tiled resources	[SurfaceType] == 'SURFTYPE_1D'
1h	TILEYF	4KB tiled resources	[SurfaceType] != 'SURFTYPE_1D'
2h	TILEYS	64KB tiled resources	[SurfaceType] != 'SURFTYPE_1D'
3h	Reserved		

Programming Notes

If **Tile Mode** is not set to TILEMODE_YMAJOR, this field must be set to TRMODE_NONE, unless the Surface Type is SURFTYPE_1D.

If this field is not set to TRMODE_NONE, the **Surface Format** must be one with 8, 16, 32, 64, or 128 bits per element, or one of the compressed texture modes (BC*, ETC*, EAC*, ASTC*). Additionally, YCRCB* formats are supported and treated as 16 bits per element, and the PLANAR_420_8 format is support and treated as 8 bits per element on the Y plane and 16 bits per element on the UV plane (if **Separate UV Plane Enable** is disabled) or 8 bits per element on the U and V planes (if **Separate UV Plane Enable** is enabled).

If this field is set to TRMODE_NONE, the surface cannot contain any null pages unless **Surface Type** is BUFFER. A BUFFER surface with null pages must have **Surface Base Address** and **Surface**



			RENDER_SURFACE_STA	\TE			
	Pitch set to an integer multiple of the element size, and Surface Format must be one with 8, 32, 64, or 128 bits per element.						
	If Surf	ace Format	is PLANAR, the surface cannot contain a	ny null pages.			
			CE_STATE.Surface Type = 3D, and RENDE NE , this field must be set to TILEYS	ER_SURFACES_STATE.Auxiliary Surface			
17:1	Reserve	ed					
5	Access	:		RO			
	Forma	t:		MBZ			
14		ency Type	of coherency maintained for this surface				
	Value	Name		ription			
	0h	GPU coherent	Surface memory is kept coherent with ordering rules. Surface memory is back coherent with CPU (LLC).	GPU threads using GPU read/write			
	1h	IA coherent	Surface memory is kept coherent with	CPU (LLC).			
	Programming Notes						
	This field may optionally be 1 (IA coherent) for messages sent to SFID_DP_DC0 or SFID_DP_DC SFID_DP_DC2. This field is typically set to 0 (GPU coherent) if the context is operating in a non-SVM legacy mode (for example, Ring Buffer or a Execlist using 32-bit Virtual Address Legacy Context PPGTT32).						
13:1	Reserve	ed					
2	Access	:		RO			
	Forma	t:		MBZ			
11:8	Min Ta	il Start LOI					
	Forma			U4			
	Description						
	For Sampling Engine, Render Target, and Typed Surfaces: This field indicates which LOD is the first one in the MIP tail if Tiled Resource Mode is not TRMODE_NONE. The MIP tail has a different layout than the rest of the surface. Refer to the Memory Data Formats section for more details. For other surfaces: This field is ignored.						
	Programming Notes If Tiled Resource Mode is not TRMODE_NONE, this field must be set to ensure that mips within						
		p tail do no	Mode is not TRMODE_NONE, this field r t overlap given the storage algorithms gi				
			Mode is not TRMODE_NONE, to disable	•			



mapped surfaces.

The following table indicates the *maximum* size of the mip that is set to be the Mip Tail Start LOD for various cases:

Surface	Tiling	#MS	Bits Per Element				
Type	Mode		8	16	32	64	128
1D	64KB	1	16384	8192	4096	2048	1024
	4KB	1	1024	512	256	128	64
2D/	TIIeYS	1	128x256	128x128	64x128	64x64	32x64
CUBE		2	128x128	128x64	64x64	64x32	32x32
		4	64x128	64x64	32x64	32x32	16x32
		8	64x64	64x32	32x32	32x16	16x16
		16	32x64	32x32	16x32	16x16	8x16
	TIIeYF	1x	32x64	32x32	16x32	16x16	8x16
		2x	16x32	16x16	8x16	8x8	4x8
		4x	16x16	16x8	8x8	8x4	4x4
		8x	16x16	16x8	8x8	8x4	4x4
		16x	8x4	8x4	4x4	2x4	1x4
3D	TIIeYS	1	32x32x32	16x32x32	16x32x16	16x16x16	8x16x16
	TileYF	1	16x8x16	8x8x16	8x8x8	8x4x8	4x4x8

7:4 Surface Min LOD

Format:

U4

For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (*sample_l, ld*, or *resinfo* message types) before it is used to address the surface.

For Other Surfaces: This field is ignored.

3:0 MIP Count / LOD

Format:	Sampling Engine and Typed Surfaces: U4 in (LOD units - 1) Render Target Surfaces:
	U4 in LOD units
Range	Sampling Engine and Typed Surfaces: [0,14] representing [1,15] MIP levels Render
	Target Surfaces: [0,14] representing LOD Other Surfaces: [0]

For Sampling Engine and Typed Surfaces:

This field indicates the number of MIP levels allowed to be accessed starting at **Surface Min LOD**, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For Id* messages, out-of-bounds behavior results for LODs outside of the range specified in this field. **For Render Target Surfaces:** This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the **Surface Min LOD** field, which is ignored for render target surfaces.



					RENDER_SURFACE_STATE			
		For Other Surfaces: This field is reserved : MBZ						
		Programming Notes						
		The LOD of a render target must be the same as the LOD of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER). For render targets with YUV surface formats, the LOD must be zero. For sampling engine surfaces with PLANAR* surface format, MIP Count must be zero.						
6	31	Separa	te U\	/ Plane	Enable			
		Exists I	f:		([Surface Format] == 'PLANAR')			
		Format	t:		Enable			
					d indicates that the U and V are present as separate planes. If disabled, the UV on a single plane.			
					Programming Notes			
		11			anar Memory Organization" for a description of how the size and location of (U and V) are calculated.			
	30	Half Pit	tch fo	or Chro	oma			
		Exists I	f:		([Surface Format] == 'PLANAR')			
		(Luma) For exa	This bit enables support for half-pitch chroma planes for Planar YUV surfaces. It is ignored for Non-Planar surfaces. For planar surfaces it allows the chroma planes to be one-half the width of a the Y (Luma) plane. For example, should be set to 0h for NV12 surfaces. Must be set to 1h for YV12 surfaces.					
		Value	Value Name		Description			
		0h	Disa [Def	ble ault]	Setting this bit to 0h (default) causes Chroma planes to be treated as full width (same as Y plane).			
		1h	Enab	ole	Setting this bit to 1h causes Chroma planes (U and V) to be treated as hat the width of the Luma (Y) plane.			
	30:1	Auxilia	ry Su	rface (QPitch			
	6	Exists I	f:		([Surface Format] != 'PLANAR')			
		Format	t:		U17[16:2]			
			1		the distance in rows between array slices on the auxiliary surface.			
		Valu		Name	Description			
		[0h,7FF	FFh]		1 is added to the value and it is multiplied by 4 to determine the actual QPitch in rows			
					Programming Notes			
		This field must be set to an integer multiple of the Surface Vertical Alignment						
			Software must ensure that this field is set to a value sufficiently large such that the array slices in the auxiliary surface do not overlap. Refer to the Memory Data Formats section for information or how surfaces are stored in memory.					
		Softwa the aux	re mu xiliary	ust ens	e do not overlap. Refer to the Memory Data Formats section for information or			



This field should be programmed when Multisampling is enabled. In all other cases HW will ignore this value.

29:1 X Offset for U or UV Plane

6 Exists If: ([Surface Format] == 'PLANAR')
Format: U14

This field specifies the horizontal offset in pixels from the **Surface Base Address** to the start (origin) of the U plane or interleaved UV plane, depending on the setting of **Separate UV Plane Enable**.

Programming Notes

This field must be a multiple of 4 (bits 1:0 MBZ).

If **Tiled Resource Mode** is enabled, this field must be a multiple of the tile width in pixels.

Auxiliary Surface Mode is forced to AUX_NONE.

15 **YUV Interpolation Enable**

Format: Enable

Description

This bit controls whether a Non-Planar YUV4:2:2 and Planar YUV4:2:0 surface use interpolated or replicated U and V channels for input to the Sampler filter. Programming to 1h causes interpolation of U and V channels. In this case the chrominance for odd pixels is computed by an interpolation between adjacent even pixels. Programming to 0h causes the chrominance to be copied from the pixel to the left.

Value	Name	Description
0h	Disable [Default]	Programming to 0h causes the sampler to replicate U and V channels. This will lead to lower quality in certain cases where the YUV surface is being filtered (e.g. linear).
1h	Enable	Programming to 1h causes the sampler to interpolate the U and V channels between the horizontally neighboring pixels. This will improve image quality if the surface is being filtered.

14 Reserved

Access:	RO
Format:	MBZ

13:0 Y Offset for U or UV Plane

Exists If:	([Surface Format] == 'PLANAR')
Format:	U14

This field specifies the vertical offset in rows from the **Surface Base Address** to the start (origin) of the U plane or interleaved UV plane, depending on the setting of **Separate UV Plane Enable**.

Programming Notes

For surfaces where **Surface Format** = PLANAR* and **Separate UV Plane** is Enabled, the Y Offset must be programmed in multiples of **half-rows**. For example, for a surface where Y is physically



followed by U and then V in memory, the Y Offset to U plane would be (2*Y-Height). For all other PLANAR YUV formats this is programmed in multiples of full rows.

For all format besides PLANAR_420_* This field must be a multiple of 4 (bits 1:0 MBZ). For formats PLANAR_420_* with separate chroma planes (e.g. YV12) this field must be multiple of 4 if U plane is the first chroma plane after the Y (luma) plane. It can be a multiple of 2 if it is the second chroma plane in memory. For formats PLANAR_420_* with interleaved chroma planes (e.g. NV12) this field can be multiple of 2.

If **Tiled Resource Mode** is enabled, this field must be a multiple of the tile height in rows.

Auxiliary Surface Mode is forced to AUX_NONE.

Workaround

For formats PLANAR_420_* when this field is not a multiple of 4 the Out-of-Bounds Supression check must be disabled to avoid false out of bound detection.

11:3 **Auxiliary Surface Pitch**

Exists If:	([Surface Format] != 'PLANAR')
Format:	U9-1

This field specifies the Auxiliary surface pitch in (#Tiles - 1).

Value	Name	Description
[0, 511]		-> [1 tile, 512 tiles]

2:0 Auxiliary Surface Mode

Exists If:	([Surface Format] != 'PLANAR')
Format:	U3

Specifies what type of surface the Auxiliary surface is. The Auxiliary surface has its own base address and pitch, but otherwise shares or overrides other fields set for the primary surface, detailed in the programming notes below.

Value	Name	Description	
0h	AUX_NONE	No Auxiliary surface is used	
1h	AUX_CCS_D	To be programmed only for Procedural Texture (PT). This mode is not valic for Render Targets.	
2h	AUX_APPEND	The Auxiliary surface is an append buffer	
3h	Reserved		
4h	AUX_MCS_LCE	[] Enables lossless compression on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1. CCS is tiling format is linear. MCS tiling format is always tiledY.	
5h	AUX_CCS_E	If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling. AUX CCS E cannot be programmed for Procedural Texture surfaces	



RENDER SURFACE STATE If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxillary surafce is MSC with tile у. 6h Reserved 7h Reserved **Programming Notes** The CCS surface shares Depth, Surface Type, Surface Array, Surface Min LOD, MIP Count / LOD, Surface Object Control State, Resource Min LOD, and Minimum Array Element with the primary surface. **X & Y Offset** are set to zero for the purpose of accessing the Auxiliary surface. CCS Height and Width are scaled. CCS is always linear. MCS is always tile-y. CCS surfaces are linear with **Tiled Resource Mode** of TRMODE NONE regardless of the tile mode of the primary surface, and Mip Tail Start LOD is ignored for these surfaces. The CCS Auxiliary surface for **Number of Multisamples** > 1 uses **Surface Horizontal Alignment** of 16 and Surface Vertical Alignment of 4 regardless of the primary surface's values for these fields. If Number of Multisamples is MULTISAMPLECOUNT_1, AUX_CCS_E setting is only allowed if **Surface Format** is supported for Render Target Compression. This setting enables render target compression. If Number of Multisamples is MULTISAMPLECOUNT_1, value of AUX_CCS_E is only allowed value if **Surface Format** is supported for Render Target Compression. If Number of Multisamples is other than MULTISAMPLECOUNT_1, value of AUX_MCS_LCE is only allowed if **Surface Format** is supported for Render Target Compression. If Number of Multisamples is MULTISAMPLECOUNT 1, and if Tiled Resource Mode is NOT TRMODE_NONE, then, if CCS tile is NULL, Render Target Tiles represented by that CCS tile are assumed to be NULL by HW. When Number of Multisamples > 1, and when MSAA compression is disabled, there is no way to enable lossless compression. SW can enable lossless compression for MSRTs, by setting this the field to AUX_MCS_LCE for Render Targets with **Number of Multisamples** not equal to MULTISAMPLECOUNT 1. This value can not be progammed when **Number of Multisamples** equal to MULTISAMPLECOUNT 1. Programming AUX_CCS_D is not allowed for all surfaces EXCEPT Procedural Texture (PT). For an 8 bpp surface with NUM_MULTISAMPLES = 1, Surface Width not multiple of 64 pixels and more than 1 mip level in the view, Fast Clear is not supported when AUX_CCS_E is set in this field. For Surface Type = SURFACETYPE_3D, Surface Format = 64bpp or 128bpp and Tiling Format = TiledYs, AUX_MODE must not be programmed to enable lossless compression or attaching CCS i.e. AUX_MODE must be programmed to AUX_NONE. except when Procedural Texture Enable bit is set. For Procedural Textures, Surface format TYS, 3D, 64/128 bpp is supported

MCS

Msaa

ValidValue

Valu

Description

Msaa

CCS

Color



RENDER_SURFACE_STATE								
		е		Mod e	Aux Presen t	Compressio n Enabled	Aux Presen t	Compressio n Enabled
	AUX_NONE	0	No Auxiliary surface is used					
	AUX_CCS_D	1	To be programmed only for Procedural Texture (PT). This mode is not valid for Render Targets.	NA	True	False	False	False
	AUX_APPEN D	2	The Auxiliary surface is an append buffer	NA	-	-	-	-
	RESERVED	3	-	-	-	-	-	-
	AUX_MCS_LC E	4	Enables lossless compresion on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1.	nX	True	True	True	True
	AUX_CCS_E	5	If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling.	1X	True	True	False	False
	AUX_CCS_E	5	If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxillary surface is MSC with tile y.	nX	False	False	True	True
	*nX = 2x, 4x, 8x	, 16x	_					
	31 Memory Compression Mode							
	Default Value: 0 Horizontal							



RENDER SURFACE STATE Description MBZ: Only Horizontal mode is supported. 30 **Memory Compression Enable** Enable Format: This surface may contain compressed or compressible pixels. Memory compression will be attempted for writes to this surface. Reads from this surface will check for compressed data. **Programming Notes** Please refer to vol1a Memory Data Formats chapter section Media Memory Compression for more details, including format restrictions. 29:2 Reserved RO Access: Format: MBZ 27:2 **Shader Channel Select Red Shader Channel Select** Format: Specifies which surface channel is read or written in the Red shader channel. **Programming Notes** For reads, the Shader Channel Select defines which surface channel is filled into the shader channel. If the Shader Channel Select is SCS_ZERO or SCS_ONE, then the shader channel takes on that fixed value, regardless of the surface channel's presence or value. Otherwise, if the Shader Channel Select is SCS_RED, SCS_GREEN, SCS_BLUE or SCS_ALPHA, then that surface channel is read into this shader channel. If the same Surface Channel Select appears for multiple shader channels, then that surface channel is replicated in each of those shader channels. If a Shader Channel Select is specified that is not present in the surface format, the value filled into the shader channel is undefined. Programs should always use SCS_ZERO or SCS_ONE for missing surface channels. For writes, the Shader Channel Select defines which surface channel is written from the shader channel. If the Shader Channel Select is not present in the surface format or is SCS_ZERO or SCS_ONE, then the shader channel is not written to the surface. Otherwise, if the Shader Channel Select is SCS RED, SCS GREEN, SCS BLUE or SCS ALPHA, the shader channel is written to that surface channel. If more than one Shader Channel Select is set to the same surface channel, only the first shader channel in RGBA order will be written the surface channel, and subsequent shader channels with that Shader Channel Select are not written to the surface. If any surface channels are present but not specified by the Shader Channel Select, those surface channels are undefined (and might be written to zero). Programs should always specify the Shader Channel Select to cover all present surface channels. Each Shader Channel Select must be set to the same surface channel (R = SCS_RED, G = SCS GREEN, B = SCS BLUE, A = SCS ALPHA) if the surface is accessed via the sampler's sample_unorm* or sample_8x8 messages. The Shader Channel Select fields do not affect the following sampling engine message types: resinfo, sampleinfo, LOD, and Id mcs. These messages behave as if each Shader Channel Select is set to the same color surface channel.



For the sampling engine *gather4** messages, the Gather4 Source Channel Select field in the message header defines which channel's Shader Channel Select is used to select the surface channel to be sampled. Other Shader Channel Select fields are ignored.

For the sampling engine *sample*_c* and *gather4*_c* messages, the compare operation always occurs on the red channel from the surface regardless of the setting of the Shader Channel Select fields.

Restriction

For all Render Target and HDC messages, the Surface Channel Select is restricted to a subset of combinations that ensures, when reading the surface and then writing that value under the same Surface Channel Select, the identical value is put in memory. Any combination of Surface Channel Selects and channel surface format that do not guarantee this isomorphic property are not supported and may produce undefined results.

The isomorphism property is guaranteed by these restrictions:

- When the channel (R, G, B, A) is present in the surface format, then that channel (SCS_RED, SCS_GREEN, SCS_BLUE, SCS_ALPHA) is present exactly once in the 4 Surface Channel Selects (Red, Green, Blue, Alpha).
- For channels not present in the surface format, the corresponding Surface Channel Select is either SCS_ZERO or SCS_ONE.
- The Surface Channel Select for present channels either preserves or swaps the order of the surface channels. This guarantees write_swizzled(read_swizzled(x)) = x.

Render Target messages do not support swapping of colors with alpha. The Red, Green, or Blue Shader Channel Selects do not support SCS_ALPHA. The Shader Channel Select Alpha does not support SCS_RED, SCS_GREEN, or SCS_BLUE.

24:2	Shader Channel Select G			
2	Format:	Shader Channel Select		
	See Shader Channel Select Red for details.			
21:1	Shader Channel Select Blue			
9				
	See Shader Channel Select Red for details.			
18:1	Shader Channel Select Alpha			
6 Format: Shader Channel Select				
	See Shader Channel Select Red for details.			
		Programming Notes		
	For Render Target, this fi	eld MUST be programmed to value	= SCS_ALPHA.	
15:1	Reserved			
4	Access:	-	RO	

MBZ

Format:



RENDER_SURFACE_STATE							
	13:1	Reserved					
	2	Access:	RO				
		Format:	MBZ				
	11:0	Resource Min LOD					
		Format: U4.8					
		For Sampling Engine Surfaces: This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the us of this field. For Other Surfaces: This field is ignored.					
		Value	Name				
		[0,14]					
			ning Notes				
		This field must be zero if the ChromaKey Enable	e is enabled in the associated sampler.				
89	63:0	Surface Base Address	CAC2 0				
		Format: Specifies the byte-aligned base address of the su	GA63_0				
			ning Notes				
		• For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned).					
		For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. The base address must be aligned to element size.					
		Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.					
		 Mipmapped surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base MIP. All other MIPs are positioned relative to the base MIP. The Base Address for linear (non-tiled) render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned for Non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. 					
	 Other linear (non-tiled) surfaces have no alignment requirements (byte alignment is sufficient). For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Tiles are inherently page-aligned (4K or 64K). 						
 Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific data-port message documentation for restrictions. 							



			RENDER_SURFACE_STATE			
			addresses must be 4KB-aligned. Note that only the offsets from Surface Base Surface Base Address itself is not transformed using the tiling algorithm.			
1011	63:1	Auxiliary Surface Base Address				
	2	Exists If: ([Surface	re Format] != 'PLANAR') AND [Memory Compression Enable] == 0			
		Format: Graphic	rsAddress[63:12]			
			te-aligned base address of the Auxiliary surface associated with the primary other SURFACE_STATE fields.			
	61:4	X Offset for V Plan	ne			
	8	Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field specifies (origin) of the V pla	the horizontal offset in pixels from the Surface Base Address to the start ane.			
			Programming Notes			
		This field must be	a multiple of 4 (bits 1:0 MBZ).			
		If Tiled Resource	Mode is enabled, this field must be a multiple of the tile width in pixels.			
		This field is ignore	d if Separate UV Plane Enable is disabled.			
	45:3	Y Offset for V Plane				
	2	Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field specifies the V plane.	the vertical offset in rows from the Surface Base Address to the start (origin) of			
			Programming Notes			
		must be programr followed by U and	e Surface Format = PLANAR* and Separate UV Plane is Enabled, the Y Offset med in multiples of half-rows . For example, for a surface where Y is physically then V in memory, the Y Offset to V plane would be (2*Y-Height+ U-Height). AR YUV formats this is programmed in multiples of full rows (e.g Y-Height + U-			
		PLANAR_420_* thi (luma) plane. It ca	des PLANAR_420_* This field must be a multiple of 4 (bits 1:0 MBZ). For formats is field must be multiple of 4 if U plane is the first chroma plane after the Y in be a multiple of 2 if it is the second chroma plane. For formats PLANAR_420_* not a multiple of 4 the Out-of-Bounds Suppression check must be disabled to bound detection.			
		If Tiled Resource	Mode is enabled, this field must be a multiple of the tile height in rows.			
		This field is ignore	d if Separate UV Plane Enable is disabled.			
	11					



RENDER SURFACE STATE

writes from only HDC are supported to Procedural Textures.

This bit cannot be ENABLED for the following surface types: SURFTYPE_3D arrayed, SURFTYPE BUFFER

Programming Notes

This bit cannot be set when surface walk (tiling mode) is legacy Y

This bit cannot be set when Tiled Resource Mode = TileYS and LOD >= MIP tail LOD

10 Clear Value Address Enable

Format: Enable

This field enables HW Managed Clear Value Layout for the Surface State. If this bit is enabled, Clear Value Address is present instead of explicit clear values.

Value	Name	Description	
0h	Disable [Default]	Clear values are present in the surface state explicitly.	
1h	Enable	Clear value Address is present instead of explicit clear values.	

Programming Notes

Clear values can only be enabled for sampled surface formats which are supported for clear in the Pixel Data Port. See Render Target Surfaces section of **Pixel Data Port** for a list of surface types supported.

This bit has to be programmed to 1 if clear buffer is attached to the surface or if AUX_MODE is AUX_CCS_E. No support for explicit clear values. Only hw managed clear values are supported.

9:5 **Quilt Height**

Format: U5

This field specifies the height of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.

Value	Name	Description
[0,31]		representing height of quilt - 1 (y/v dimension)

Programming Notes

Programming Notes

- Only power-of-2 **Quilt Height** and **Quilt Width** values are allowed: (1,2,4,8,16,32) mapping to (0,1,3,7,15,31) values in the fields.
- A surface is defined as a quilted texture if either **Quilt Height** or **Quilt Width** is nonzero (actual field value, not the incremented value).
- A guilted texture
 - is only supported by the sampling engine (other shared functions will ignore the **Quilt Width** and **Quilt Height** field, behaving as if they are set to zero).
 - must have a **Surface Type** of SURFTYPE_2D.
 - must have Number of Multisamples set to NUMSAMPLES 1.
 - must have Vertical Line Stride set to 0.
 - must have **Auxiliary Surface Mode** set to AUX_NONE.



RENDER SURFACE STATE **Depth** indicates the array dimension of the quilted texture if **Surface Array** is enabled. The valid range of **Depth** is [0, 2048 / (QuiltWidth * QuiltHeight) - 1], i.e. the total number of underlying array slices including quilt slices cannot exceed 2048. cannot be accessed with any ld* message type or using a sampler with the **Non-**Normalized Coordinate Enable field enabled. Quilted surfaces are not supported and this field must be programmed to 0h 4:0 **Quilt Width** U5 Format: This field specifies the width of a guilted texture in units of guilt slices. Refer to the section on Quilted Textures for more details. Value Name **Description** [0,31] representing width of quilt - 1 (x/u dimension) **Programming Notes** Quilted surfaces are not supported and this field must be programmed to 0h 12 31:6 **Clear Address Low** Format: GraphicsAddress[31:6] **Description** For Sampling Engine Surfaces and Render Targets: Specifies the lower bits of Graphics Address where clear value is stored in The memory layout of the clear color pointed to by this address is a value stored in the lowerorder bytes of a 64-byte cache-line. The clear color will be formatted as 32-bit IEEE Floating-point per channel, 32-bit UINT per channel, 32-bit SINT per channel, or SRGB depending on the surface type (e.g. R32G32B32A32 UINT surfaces assume use 32-bit UINT for clear color), 3D Sampler will always fetch clear color from the location 16-bytes above this address, where the clear color, converted to native surface format, will be stored. For Sampling Engine Surfaces and Render Targets with Depth Surfaces: Specifies the lower bits of Graphics Address where the depth clear value is stored. The memory format is IEEE 32 bit float. The numeric range is required to match the numeric range limitations of 3DSTATE_CLEAR_PARAMS:Depth Clear Value. 3D Sampler will always fetch clear depth from the location 16-bytes above this address, where the clear depth, converted to native surface format by software, will be stored. For D24X8 depth surfaces (R24_UNORM_X8_TYPELESS), the format of the data at this location shall be UNORM24 X8 rather than a 32-bit format. Reserved RO Access: MBZ Format:



	RENDER_SURFACE_STATE				
	4:0	Reserved			
		Access:		RO	
		Format:		MBZ	
13	31	Reserved			
		Access:		RO	
		Format:		MBZ	
	30:1	Reserved			
	6	Access:		RO	
		Format:		MBZ	
	15:0	Clear Address High			
		Format:	GraphicsAddress[47:32]		
		For Sampling Engine Surfaces and Render Targets with Auxiliary Surface Mode set to AUX_C Specifies the higher bits of Graphics Address where clear value is stored from RGBA (R in the and A in the MSB - in that order) For Depth Surfaces: Specifies the higher bits of Graphics Address.			
14	31:0	Reserved			
		Access:		RO	
		Format:		MBZ	
15	31:0	Reserved			
		Access:		RO	
		Format:		MBZ	



Render Data Port Message Types

	MT_DP_RT - Render Data Port Message Types					
Source:	ource: EuSubFunctionRenderDataPort					
Size (in bits):		5				
Default Value	: :	0x0000000	C			
Lists all the N	Messag	e Types in a f	Render Data Port Message Desc	riptor [18:1	4].	
DWord	Bit		Des	cription		
0	4	Reserved	Reserved			
		Access:			RO	
		Format:			MBZ	
	3:0	Message Type Specifies type of message				
		Value Name Des			Description	
		0Ch	MT_RTW [Default]	rget Write message		
		0Dh	MT_RTR Rende		Render Target Read message	
		Others	Reserved	Ignored		



Render Engine Interrupt Vector

RENDER_INTR_VEC - Render Engine Interrupt Vector						
Size (in b	oits):	16	-			
Default Value: 0x00000000						
DWord	Bit	Description				
0	15	Catastrophic Error This interrupt signals that a unrecoverable errorduring the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context				
	14	EU Restart Interrupt EU Restart Interrupt is generated by the GA fabric, and not routes this interrupt to GuC independently of Command Str				
	13	due to the other command streamer executing a normal prical Alone" mode OR	mand streamer will generate a Context Stall interrupt when a high priority context gets stalled to the other command streamer executing a normal priority or lowpriority context is "Run e" mode OR mand streamer will generate a Context Stall interrupt when a high priority context gets stalled			
	12	Reserved				
		Access:	RO			
		Format:	MBZ			
	11	CS Wait On Semaphore				
	10	Spare 10				
	9	CS TR Invalid Tile Detection				
	8	CS Context Switch Interrupt				
	7	Legacy Context Per Process Page Fault Interrupt				
		This Fault interrupt is only delivered to the Host SW (not to Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy Page Fault. When Fault mask register value is not looked at to generate interrupt d "page fault support" section for more details.	ult Repair Mode is enabled, Interrupt			
		In Advanced (PRQ) Fault Interface is done through GUC interface.				
	6	CS Watchdog Counter Expired				
	5	Spare 5				
	4	CS PIPE_CONTROL Notify				
	3	CS Error Interrupt				
	2	Spare 2				



RENDER_INTR_VEC - Render Engine Interrupt Vector				
1	Reserved			
0	CS MI User Interrupt			



Render Target Index Message Header Control

M	MHC_RT_RTI - Render Target Index Message Header Control						
Size (in b	its):	32					
Default V	'alue:	0x00000000					
DWord	Bit		Description				
0	31:3	Reserved					
		Access:	RO				
		Format:	MBZ	3Z			
	2:0	Render Target Index					
	Format:			U3			
		Specifies the render target index that will be used to select blend state from BLEND_STATE.					



Render Target Message Header

		MH_RT - Render T	arget Messa	ge Header	
Size (in bi	its):	512	_		
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.0	31:0	Render Target Controls 0	-		
		Format:	MHC_RT_C0		
		Specifies controls for Render Targe	t Write and Read mes	sages.	
0.1-0.1	31:0	Color Calculator State Pointer			
		Format:	MHC_RT_CCSP		
		For Render Target Write message, s State. Ignored by Render Target Rea	-	aligned GeneralStateOffset for Color	
0.2-0.2	31:0	Render Target Index			
		Format:	MHC_RT_RTI		
		For Render Target Write message, s from BLEND_STATE. Ignored by Ren	-	rget index used to select blend state age.	
0.3-0.4	63:0	Reserved			
		Access:		RO	
		Format:		MBZ	
0.5-0.5	31:0	Color Code			
		Format:	MHC_RT_CC		
		Hardware uses to track synchronizing	ng events and free res	sources on thread completion.	
0.6-0.7	63:0	Reserved			
		Access:		RO	
		Format:		MBZ	
1.0-1.0	31:0	Reserved			
		Access:		RO	
		Format:		MBZ	
1.1-1.1	31:0	Poly 0			
			MHC_RT_POLY		
		Poly Information			



	MH_RT - Render Target Message Header				
1.2-1.2 31:0 Subspan 0					
		Format:	MHC_RT_SUBSPAN		
		Upper left corner of subspan	0		
1.3-1.3	31:0	Subspan 1			
		Format:	MHC_RT_SUBSPAN		
		Upper left corner of subspan	1		
1.4-1.4	31:0	Subspan 2			
		Format:	MHC_RT_SUBSPAN		
		Upper left corner of subspan	2		
1.5-1.5	31:0	Subspan 3			
		Format:	MHC_RT_SUBSPAN		
		Upper left corner of subspan	3		
1.6-1.6	31:0	Poly 1			
		Format:	MHC_RT_POLY		
		Poly Information for second poly when dual-SIMD8 dispatch			
1.7-1.7	31:0	Pixel Sample Enables			
		Format:	MHC_RT_PSM		
		Pixel Sample Enables	nple Enables		



Render Target Message Header Control

	MI	HC_RT_C0 - Render Target Mes	sage	e Header Control		
Size (in b	oits):	32				
Default Value: 0x00000000						
DWord	Bit	Descripti	ion			
0	31:15	Reserved				
		Access:		RO		
		Format:		MBZ		
	14	Stencil Present to Render Target				
		Format:	Enable	e		
		For Render Target Write message, indicates that co Must be zero for Render Target Read message.	mpute	ed stencil is included in the message.		
	13	Source Depth Present to Render Target				
		Format:	Enable	e		
		For Render Target Write Message, indicates that source depth data is included in the message. Must be zero for Render Target Read message.				
	12	oMask to Render Target				
		Format:	Enable	е		
		For Render Target Write message, indicates that oMask data is present in the message and is to be used to mask off samples. Must be zero for Render Target Read message.				
-	11	Source0 Alpha Present to Render Target				
		Format:	Enable	e		
		For Render Target Write message, indicates that So RTWrite message. If present, these alpha values are AlphaToCoverage functions. This is required to mee render targets (MRTs). Must be zero for Render Targets (MRTs).	used a	es inputs to AlphaTest and API rules when writing to multiple		
		Programming Notes				
		This bit should not be set when write to RTO, though sending and using redundant alpha will provide the correct results (at lower performance). This bit is not supported on Dual-Source Blend message types, as source0 alpha is already included in those messages. This bit is not supported on replicated data message types.				
	10	Reserved				
		Access:		RO		
		Format:		MBZ		



MHC_RT_C0 - Render Target Message Header Control					
9:6	Sample Index				
	Format:	U4			
	When pixel shader is dispatched in per-pixel mode with Per-Sample PS Enable bit set, this field indicates the index of a sample referenced by per-sample RT read or RT write messages. Range = [0, 15].				
5:0	Reserved				
	Access:	RO			
	Format:	MBZ			



Render Target Message Header Poly

	M	HC_RT_POLY	- Render Target Mess	age Header Poly		
Size (in b	oits):	32				
Default \	Default Value: 0x00000000					
DWord	Bit	Description				
0	31	Reserved				
		Access:		RO		
		Format:		MBZ		
	30:27	Viewport Index				
		Format:		U4		
		_	Vrite message, specifies the index of the	ne viewport currently being used.		
		Range = [0,15] Ignor	ed by Render Target Read message.			
-	26:16	Render Target Arra	y Index			
		Format:		U11		
		•		ace types: SURFTYPE_1D: specifies the		
		,	[0,511] SURFTYPE_2D: specifies the a	,		
		SURFTYPE_3D: specifies the Z or R coordinate. Range = [0,2047] SURFTYPE_BUFFER: must be zero. SURFTYPE_CUBE: specifies the face identifier. Mapping (0,+x) (1,-x) (2,+y) (3,-y) (4,+z) (5,-z).				
		Programming Notes				
		The Render Target Array Index used by hardware for access to the Render Target is overridden				
		with the Minimum Array Element defined in SURFACE_STATE if it is out of the range between				
		Minimum Array Element and Depth. For cube surfaces, a depth value of 5 is used for this determination.				
	15		Dalvaan			
	13	Front/Back Facing F	roiygon	U1		
		ļ	the polygon is front or back facing. L	Jsed by the render cache to determine		
		which stencil test sta	. , , ,			
		Value	Name	Description		
		0h	Front facing	All		
		1h	Back facing	All		
	14:9	Reserved				
		Access:		RO		
		Format:		MBZ		
	8:6	Starting Sample Pai	r Index			
		Format:		U3		
		Indicates the index of the first sample pair of the dispatch. Range = [0,3]				



MHC_RT_POLY - Render Target Message Header Poly				
5:0	Reserved			
	Access:	RO		
	Format:	MBZ		



Replicated Pixel Render Target Data Payload Register

MDPR	RGBA	•	Render Target Data Payload	
		Regis	ter	
Size (in bits):	256			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0	31:0	Red		
		Format:	U32	
		Specifies the value of all slot	s' red channel.	
1	31:0	Green		
		Format:	U32	
		Specifies the value of all slot	s' green channel.	
2	31:0	Blue		
		Format:	U32	
		Specifies the value of all slot	s' blue channel.	
3	31:0	Alpha		
		Format:	U32	
		Specifies the value of all slot	s' alpha channel.	
47	127:0	Reserved		
		Access:	RO	
		Format:	MBZ	



Replicated SIMD16 Render Target Data Payload

MDP_RTW_16REP - Replicated SIMD16 Render Target Data				
		Paylo	ad	
Size (in bits):	Size (in bits): 256			
Default Value:	Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	RGBA		
		Format:	MDPR_RGBA	
		RGBA for all slo	ets [15:0]	



Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_SM2R - Reversed SIMD Mode 2 Message Descriptor Control Field					
I			Ticia		
Size (in bits)	:	1			
Default Valu	ıe:	0x00000000			
DWord	Bit		Desc	riptio	n
0	0	SIMD Mode			
		Format:			ean
		Specifies the SIMD mode of the message (number of slots processed)			of slots processed)
		Value Name			Description
		00h SIMD16			SIMD16
		01h	SIMD8		SIMD8



S0A SIMD8 Render Target Data Payload

MDP_R	TW_A8 - S	0A SIMD8 R	ender Target Data Payload	
Size (in bits):	1280			
Default Value:	fault Value: 0x0000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Source 0 Alpha		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source	0 Alpha	
1.0-1.7	255:0	Red		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Red		
2.0-2.7	255:0	Green		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Green		
3.0-3.7	255:0	Blue		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
4.0-4.7	255:0	Alpha		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		



S0A SIMD16 Render Target Data Payload

MDP_R1	W_A16 - S	0A SIMD16 Render Target Data Payload
Size (in bits): Default Value:	0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0 0x00000000, 0x0	00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Source 0 Alpha[15:7] Format: MDP_DW_SIMD8 Slots [15:8] Source 0 Alpha
2.0-2.7	255:0	Red[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Red
3.0-3.7	255:0	Red[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Red
4.0-4.7	255:0	Green[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Green
5.0-5.7	255:0	Green[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Green

intel.

MDP_RTW_A16 - S0A SIMD16 Render Target Data Payload				
6.0-6.7	255:0	Blue[7:0]		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
7.0-7.7	255:0	Blue[15:8]		
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Blue		
8.0-8.7	255:0	Alpha[7:0]		
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
9.0-9.7	255:0	Alpha[15:8]		
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Alpha	·	



SAMPLER_BORDER_COLOR_STATE

SAMPLER BORDER COLOR STATE

Size (in bits): 128

Description

The interpretation of the border color depends on the Texture Border Color Mode field in SAMPLER_STATE as follows:

- DX9 mode: The border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used even for the missing channels.
- DX10/OGL mode: the format of the border color depends on the format of the surface being sampled. If the map format is UINT, then the border color format is R32G32B32A32_UINT. If the map format is SINT, then the border color format is R32G32B32A32_SINT. Otherwise, the border color format is R32G32B32A32_FLOAT. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field.

If the Texture Border Color Mode field in SAMPLER_STATE is set to DX9 and the MMIO register bit "Enable Missing Alpha Format Fix" is set in register E194h, then the interpretation of the border color format depends of the format of the surface being sampled:

- 1. If the map format is UINT, border color is R8G8B8A8 UINT
- 2. If the map format is SINT, border color is R8G8B8A8_SINT
- 3. Otherwise, border color is R8G8B8A8_UNORM

Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the



SAMPLER_BORDER_COLOR_STATE

state cache does not need to be invalidated.

If the Texture Border Color Mode field in SAMPLER_STATE is set to DX9 and the MMIO register bit "Enable Missing Alpha Format Fix" is set in register E194h and a surface with format SINT is being sampled, then each channel of the border color must be 00h or 01h (0 or 1 in SINT encoding).

R_STATE][Texture Border Color Mode] == 'DX9' DX9 GL)			
DX9			
GL)			
-			
_STATE][Texture Border Color Mode] == 'DX10/0GL'			
DX10/OGL			
R_STATE][Texture Border Color Mode] == 'DX9'			
Texture Border Color Mode = DX9			
R_STATE][Texture Border Color Mode] == 'DX9'			
DX9			
R_STATE][Texture Border Color Mode] == 'DX9'			
DX9			
IEEE_FLOAT			
Texture Border Color Mode = DX10/OGL			
IEEE_FLOAT			
DX10/OGL			



SAMPLER_BORDER_COLOR_STATE					
3	31:0	Border Color Alpha			
		Format: IEEE_FLOAT			
		Texture Border Color Mode = DX10/OGL			



SAMPLER_INDIRECT_STATE_BORDER_COLOR

SAMPLER INDIRECT STATE BORDER COLOR

Size (in bits): 128

Description

This structure is a one version of the SAMPLER_INDIRECT_STATE structure, suitable for many needs. An instance of this structure is pointed to by the **Indirect State Pointer** field in SAMPLER_STATE. The interpretation of the border color depends on the **Texture Border Color Mode** field in SAMPLER_STATE as follows:

- In **8BIT** mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used *even for the missing channels*.
- In **OGL** mode, the format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the *red* channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.

Programming Notes

- 8BIT mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the Surface Type 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit	Description		
0	31:24	Border Color Alpha As U8		
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'	
		Format:	U8	
	31:0	Border Color Red As S31		
		Exists //Structure[SAMPLER_STATE][Texture Border Color Mode] == 'OGL' AND		
		If: (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=		
		Format:	S31	



		SAMI	PLER_INDIRECT_STATE_BORDER_COLOR	
		Format: U32		
		Format:	IEEE_FLOAT	
	23:16	Border C	olor Blue As U8	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'	
		Format:	U8	
	15:8	Border C	olor Green As U8	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'	
		Format:	U8	
	7:0	Border C	olor Red As U8	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'	
		Format:	U8	
1	31:0	Border C	olor Green As S31	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true'	
		Format:	S31	
		Format:	U32	
		Format:	IEEE_FLOAT	
2	31:0	Border C	olor Blue As S31	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true'	
		Format:	S31	
		Format:	U32	
		Format:	IEEE_FLOAT	
3	31:0	Border C	olor Alpha As S31	
		Exists If:	//Structure[SAMPLER_STATE][Texture Border Color Mode] == 'OGL' AND (Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true'	
		Format:	S31	
		Format:	U32	
		Format:	IEEE_FLOAT	



SAMPLER_INDIRECT_STATE

SAMPLER INDIRECT STATE

Size (in bits): 512

Description

Note: There are three variations of this structure, defined separately because their payloads have different lengths. Currently only SAMPLER_INDIRECT_STATE_BORDER_COLOR is fully defined.

This structure is pointed to by **Indirect State Pointer** (SAMPLER STATE).

The interpretation of the border color depends on the **Texture Border Color Mode** field in SAMPLER_STATE as follows:

- In **8BIT** mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used *even for the missing channels*.
- In **OGL** mode, the format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the *red* channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.

The format of this state depends on the **Texture Border Color Mode** field.

Programming Notes

- 8BIT mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the



DWord Bit Description			SAMPLER_INDIRECT_STATE
Border Color Alpha Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT' Format: UNORM8 Texture Border Color Mode = 8BIT 31:0 Border Color Red Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats	stat	e cache	does not need to be invalidated.
Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT' Format: UNORM8 Texture Border Color Mode = 8BIT 31:0 Border Color Red Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats	DWord	Bit	Description
Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT' Format: UNORM8 Texture Border Color Mode = 8BIT 31:0 Border Color Red Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats	0	31:24	Border Color Alpha
Texture Border Color Mode = 8BIT 31:0 Border Color Red Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] == 'true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats			
31:0 Border Color Red Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats			Format: UNORM8
Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats			Texture Border Color Mode = 8BIT
Format: S31 (2's complement) for all SINT surface formats Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats		31:0	Border Color Red
Format: U32 for all UINT surface formats Format: IEEE_FLOAT for all other surface formats			Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] = = 'true'
Format: IEEE_FLOAT for all other surface formats			Format: S31 (2's complement) for all SINT surface formats
			Format: U32 for all UINT surface formats
23:16 Border Color Blue			Format: IEEE_FLOAT for all other surface formats
201101 201101 20101 2110		23:16	Border Color Blue
Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'			
Format: UNORM8			
Texture Border Color Mode = 8BIT			Texture Border Color Mode = 8BIT
15:8 Border Color Green		15:8	Border Color Green
Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'			Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'
Format: UNORM8			Format: UNORM8
Texture Border Color Mode = 8BIT			Texture Border Color Mode = 8BIT
7:0 Border Color Red		7:0	Border Color Red
Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'			Exists If: //Structure[SAMPLER_STATE][Texture Border Color Mode] == '8BIT'
Format: UNORM8			Format: UNORM8
Texture Border Color Mode = 8BIT			Texture Border Color Mode = 8BIT
1 31:0 Border Color Green	1	31:0	Border Color Green
			Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] = = 'true'
Format: IEEE_FLOAT			Format: IEEE_FLOAT
Format: S31			Format: S31
Format: U32			Format: U32
2 31:0 Border Color Blue	2	31:0	
Format: IEEE_FLOAT			
Format: S31			
Format: U32			

intel

	SAMPLER_INDIRECT_STATE							
3	31:0	Border C	Border Color Alpha					
		Exists If:	Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned] = = 'true'					
		Format:	Format: IEEE_FLOAT					
		Format: S31						
		Format: U32						
415	383:0	Reserved						
		Access: RO						
		Format:		MBZ				



SAMPLER STATE 8x8 AVS

SAMPLER STATE 8x8 AVS

Size (in bits): 8960

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

> 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

> 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

Doc Ref # IHD-OS-TGL-Vol 2d-12.21



SAMPLER STATE 8x8 AVS

Description

Description

ExistsIf = AVS

DWord

02	95:0	Reserved					
		Access:	RO				
		Format:	MBZ				
3	31:30	Reserved					
		Access:	RO				
		Format:	MB7				

29:28 | Enable 8-tap filter

Adaptive Filtering (Mode = 11) ExistsIf:

R10G10B10A2_UNORM R8G8B8A8_UNORM (AYUV also) R8B8G8A8_UNORM B8G8R8A8 UNORM R16G16B16A16

Enable 8-tap Filtering on UV channel (Mode = 10) ExistsIf: R16B16_UNORM, R16_UNORM

Enable 8-tap Filtering on UV channel (Mode = 10) ExistsIf:

R10G10B10A2_UNORMR8G8B8A8_UNORM (AYUV also)R8B8_UNORM (CrCb)R8_UNORMR8B8G8A8_UNORMB8G8R8A8_UNORMR16G16B16A16Y8_UNORM

Value	Name	Description		
00b		4-tap filter is only done on all channels.		
01b		Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.		
10b		8-tap filter is done on all channels (UV-ch uses the Y-coefficients)		
11b		Enable 8-tap Adaptive filter all channels (UV-ch uses the Y-coefficients).		

Programming Notes

For 00 and 10, are applicable for RGB surfaces only or surface without Y-ch.In case it is a YUV surface it will default to adaptive mode automatically which is 01 and 11 respectively. Alpha channel is always bi-linear filter irrespective of the above modes.

Mode 01 and 00 are legacy support and are supported on all surface formats.

When Mode is 10 and Surface format is Y8_UNORM, Bypass X/Y Adaptive Filtering must be 1, and Default Sharp Level must be 255



			S	AMPLEF	R_STATE_8x8_A	VS
	27:0	Reserved				
		Access:				RO
		Format:				MBZ
4	31:12	Reserved				
		Access:				RO
		Format:				MBZ
	11	Shuffle_C	OutputW	riteback for	sample_8x8	
		Value	Name		Descr	ription
		0		Writeback sa	ame as Original Sample_8	3x8
		1		Writeback o	f Sample_8x8 Is Modified	to Suite Sample_Unorm
	10:0	Reserved				
		Access:				RO
		Format:				MBZ
515	351:0	Reserved				
		Access:				RO
		Format:	M			MBZ
16151	4351:0	Filter Coefficient[016]				
		Format:	SA	MPLER_STAT	E_8x8_AVS_COEFFICIEN	TS[17]
152	31:24	Default S	harpnes	s Level		
		Format:				U8
			aptive sc		etermines the balance be	tween sharp and smooth scalers.
		Value		Name		Description
		0	[Def	ault]	Contribute 1 from the si	
		255			Contribute 1 from the sl	harp scalar
	23:16	Max Deri	vative 4	Pixels		
		Format:		.	***	U8
		Used in a	idaptive i	filtering to sp	ecify the lower boundary	of the smooth 4 pixel area.
	15:8	Max Deri	vative 8	Pixels		
		Format:				U8
		Used in a	idaptive t	filtering to sp	ecify the lower boundary	of the smooth 8 pixel area.
	7	Reserved				
		Access:				RO
		Format:				MBZ



			SAM	PLER	STATE_8x8_A	AVS	
	6:4	Transition A	Area with 4	Pixels			
		Format:				U3	
		Used in ada	ptive filterin	g to spe	cify the width of the tra	nsition area for the 4 pixel calculation	n.
	3	Reserved					
		Access:				RO	
		Format:				MBZ	
	2:0	Transition A	Area with 8	Pixels			
		Format:				U3	
		Used in ada	ptive filterin	g to spe	cify the width of the tra	nsition area for the 8 pixel calculatio	n.
153	31:23	Reserved					
		Access:				RO	
		Format:				MBZ	
	22	Bypass X A	daptive Filte	ering			
		Format: Disable					
		When disabled, the X direction will use Default Sharpness Level to blend between the					
					nan the calculated valu		
		Value	Na	me		Description	
		1	Disble		Disable X Adaptive Fil	tering	
		0	Enable		Enable X Adaptive Filt	ering	
	21		daptive Filte	ring			
		Format:			Disabl		
					-	less Level to blend between the	
		Value	Na Na		nan the calculated valu	e. Description	
		value 1	Disble	IIIe	Disable Y Adaptive Fil		
		0	Enable		Enable Y Adaptive Filt		
	20:2	Reserved	Litable			<u></u>	
		Access:				RO	
		Format:				MBZ	
	1	Adaptive Filter for all channels					
		Format: Enable					
		Only to be	enabled if 8-	tap Adap	otive filter mode is on,	eElse it should be disabled.	
		Value	Name		D	escription	
		1	Enable	Enable	Adaptive Filter on UV/	RB Channels	
		0	Disble	Disable	Adaptive Filter on UV/	RB Channels	



	SAMPLER_STATE_8x8_AVS							
	0	RGB Ac	RGB Adaptive					
		Format	Format: Enable					
			This should be always set to 0 for YUV input and can be enabled/disabled for RGB input.This hould be enabled only if we enable 8-tap adaptive filter for RGB input.					
		Value Name Description						
		1 Enable Enable the RGB Adaptive filter using the equation (Y=(R+2G+B)»2)						
		0	Disble	Disable the RGB Adaptive equation	n and use G-Ch directly for adaptive filter			
154159	191:0	Reserve	Reserved					
		Access: RO						
		Format: MBZ						
160279	3839:0	Filter C	Filter Coefficient[1731]					
		Format	t:	SAMPLER_STATE_8x8_AVS_COEFFI	CIENTS[15]			



SAMPLER_STATE_8x8_AVS_COEFFICIENTS

		SAMPLER_STATE_8x8_AVS_COEFFICIENTS				
Size (in bit	s):	256				
Default Va	lue:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
ExistsIf = .	AVS &&	k (Function_mode = 0)				
DWord	Bit	Description				
0	31:24	Table 0Y Filter Coefficient[n,1]				
		Format: S1.6				
		Range: [-2, +2)				
	23:16	Table 0X Filter Coefficient[n,1]				
		Format: S1.6				
		Range: [-2, +2)				
	15:8	Table 0Y Filter Coefficient[n,0]				
		Format: S1.6				
		Range: [-2, +2)				
		Programming Notes				
		If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.				
	7:0	Table 0X Filter Coefficient[n,0]	1			
		Format: S1.6				
		Range: [-2, +2)				
		Programming Notes				
		If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.				
1	31:24	Table 0Y Filter Coefficient[n,3]				
		Format: S1.6				
		Range: [-2.0, +2.0)				
	23:16	Table 0X Filter Coefficient[n,3]				
		Format: S1.6				
		Range: [-2.0, +2.0)				
	15:8	Table 0Y Filter Coefficient[n,2]	-			
		Format: S1.6				
		Range: [-2.0, +2.0)				



	7:0	Table 0X Filter Coefficient[n,2]	
		Format:	S1.6
		Range: [-2.0, +2.0)	<u>'</u>
2	31:24	Table 0Y Filter Coefficient[n,5]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	23:16	Table 0X Filter Coefficient[n,5]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	15:8	Table 0Y Filter Coefficient[n,4]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
		P	rogramming Notes
		If the format is R10G10B10A2_UNOR	M or R8G8B8A8_UNORM, this field MBZ.
	7:0	Table 0X Filter Coefficient[n,4]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
		P	rogramming Notes
		If the format is R10G10B10A2_UNOR	M or R8G8B8A8_UNORM, this field MBZ.
3	31:24	Table 0Y Filter Coefficient[n,7]	
		Format:	S1.6
		Range: [-2, +2)	
	23:16	Table 0X Filter Coefficient[n,7]	
		Format:	S1.6
		Range: [-2, +2)	
	15:8	Table 0Y Filter Coefficient[n,6]	
		Format:	S1.6
		Range: [-2, +2)	
	7:0	Table 0X Filter Coefficient[n,6]	
		Format:	S1.6



		SAMPLER_STATE_8x8	AVS COEFFICIENTS
4	31:24	Table 1X Filter Coefficient[n,3]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	23:16	Table 1X Filter Coefficient[n,2]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	15:0	Reserved	
		Access:	RO
		Format:	MBZ
5	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:8	Table 1X Filter Coefficient[n,5]	
		Format:	S1.6
		Range: [-2.0, +2.0)	1
	7:0	Table 1X Filter Coefficient[n,4]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
6	31:24	Table 1Y Filter Coefficient[n,3]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	23:16	Table 1Y Filter Coefficient[n,2]	
		Format:	S1.6
		Range: [-2.0, +2.0)	
	15:0	Reserved	
		Access:	RO
		Format:	MBZ
7	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:8	Table 1Y Filter Coefficient[n,5]	<u>'</u>
		Format:	S1.6
		Range: [-2.0, +2.0)	



SAMPLER_STATE_8x8_AVS_COEFFICIENTS				
	7:0	Table 1Y Filter Coefficient[n,4]		
		Format:	S1.6	
		Range: [-2.0, +2.0)		



SAMPLER_STATE

Exists If: //(MessageType != 'Deinterlace') && (MessageType != 'Sample_8x8')

Size (in bits): 128

This is the normal sampler state used by all messages that use SAMPLER_STATE except sample_8x8 and deinterlace. The sampler state is stored as an array of up to 16 elements, each of which contains the dwords described here. The start of each element is spaced 4 dwords apart. The first element of the sampler state array is aligned to a 32-byte boundary.

DWord	Bit					De	scr	ipti	ion
0	31	Sampler Di	sable						
		Format:						Di	visable
	This field allows the sampler to be disabled. If disabled,						oled, all output channels will return 0.		
	30	CPS LOD C	ompensatio	n Enab	le				
		Format:							Enable
		This field, if	enabled, ca	ıses de	rivatives ι	ised t	:o c	om	npute LOD to be adjusted by scale factors for
		coarse pixe	l shading. Th	e adjus	tment on	ly oc	urs	if t	the following are all true:
		• This	field is enab	ed					
		• CPS	Message LC	D Com	pensatio	n En	abl	e in	n the message header is enabled
			-	actors a	ire compu	ıted i	n h	ard	dware and delivered to the sampler at thread
		dispatch tin							
			ng adjustme						
		<u>du</u> = <u>du</u>	*scale.x d	<u>/</u>	*scale.x	<u>dr</u>	=	<u>dr</u>	*scale.x
		dx dx	d	dx		dx		dx	
		<u>du</u> = <u>du</u>	*scale.y d	<u>/</u> = <u>dv</u>	*scale.y	<u>dr</u>	=	<u>dr</u>	*scale.y
		dy dy	dy	dy		dy		dy	
	29	Texture Border Color Mode							
									s decoded differently based on the border
									els not included in the surface may be
		,			•				Channel Mapping" table for the values of ally support one of these modes. Also refer to
							-		for more details on the behavior of the two
			ned by this f			-0	, , , ,		To Time to details on the Bendinor of the two
		Value	Name						Description
		0h	OGL	New m	ode for i	nterp	reti	ng t	the border color
		1h	8BIT	Earlier	mode for	inte	pre	eting	g the border color



Programming Notes

This must not be set to 8BIT if there are null tiles in use

This field is required to be the same for every message over a period of time. A flush of the sampler cache must occur before a message with the opposite state of this field is delivered.

This field must be set to 8BIT mode when used with surfaces that have Surface Format P4A4_UNORM or A4P4_UNORM.

This field must be set to OGL mode when used with surfaces that have Surface Format YCRCB_SWAPUV or YCRCB_SWAPY.

This field must be set to OGL mode if **Surface Format** for the associated surface is UINT OR SINT except when setting BORDER COLOR RED/GREEN/BLUE and ALPHA to 0

This field must be set to OGL mode if REDUCTION_MINIMUM or REDUCTION_MAXIMUM or message type is sample_min or sample_max.

Undefined behavior if 8BIT mode is used with any feature added. See Legacy sampler feature page for details

28:27 **LOD PreClamp Mode**

This field determines whether the computed LOD is clamped to [max,min] mip levelbefore the mag-vs-min determination is performed.

PRECLAMP_OGL: LOD pre-clamped to Min LOD and Max LOD

OpenGL API currently clamps LOD to the **Min LOD** and **Max LOD** (from Sampler State)prior to performing min/mag determination, and therefore it is expected that an OpenGL driverwould need to set this field to PRECLAMP_OGL.

Value	Name	Description
0h	NONE	LOD PreClamp disabled
1h	Reserved	
2h	OGL	LOD PreClamp enabled (OGL mode)

Low Quality Cube Corner Mode Enable

Format: U1

This bit, when set to 1, forces sampler to use low-quality filtering for Cube Corners with texel replication which is not compatible with DirectX

When cleared to 0 (default), the sampler will use a high-quality filtering for Cube Corners with 3-way texel averaging.

Value	Name	Description
0h	Disable [Default]	Disables low-quality Cube Corner mode
1h	Enable	Enables low-quality Cube Corner mode

25:22 Reserved

iteset ved		
Access:	RO	
Format:	MBZ	



21:20 Mip Mode Filter

Format: U2

This field determines if and how mip map levels are chosen and/or combined when texture filtering.

Value	Name	Description	
0h	NONE	Disable mip mapping - force use of the mipmap level corresponding to Min LOD.	
1h	NEAREST	Nearest, Select the nearest mip map	
2h	Reserved		
3h	LINEAR	Linearly interpolate between nearest mip maps (combined with linear min/mag filters this is analogous to "Trilinear" filtering).	

Programming Notes

MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.

MIP Mode Filter must be set to NONE for Planar YUV surfaces.

Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum, maximum or gather4 operation is being performed.

19:17 | Mag Mode Filter

Format: U3

This field determines how texels are sampled/filtered when a texture is being "magnified" (enlarged). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension.

Value	Name	Description
0h NEAREST		Sample the nearest texel
1h LINEAR		Bilinearly filter the 4 nearest texels
2h ANISOTROPIC		Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	Reserved	
7h	Reserved	

Programming Notes

Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE_3D.

Only MAPFILTER_NEAREST is supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.

MAPFILTER_ANISOTROPIC will be converted to linear if enabled for cube maps with the



TEXCOORDMODE_CUBE addressing mode.

MAPFILTER_ANISOTROPIC will be overridden to MAPFILTER_LINEAR when using a sample_I or sample_I_c message type or when Force LOD to Zero is set in the message header.

Both Mag Mode Filter and Min Mode Filter must be set to MAPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum, maximum or gather4 operation is being performed.

16:14 Min Mode Filter

Format: U3

This field determines how texels are sampled/filtered when a texture is being "minified" (shrunk). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension. See Mag Mode Filter

Value	Name	Description
0h NEAREST		Sample the nearest texel
1h LINEAR		Bilinearly filter the 4 nearest texels
2h ANISOTROPIC		Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	Reserved	
7h	Reserved	

13:1 **Texture LOD Bias**

Format: S4.8

Range: [-16.0, 16.0)

This field specifies the signed bias value added to the calculated texture map LOD prior to minvs-mag determination and mip-level clamping. Assuming mipmapping is enabled, a positive LOD bias will result in a somewhat blurrier image (using less-detailed mip levels) and possibly higher performance, while a negative bias will result in a somewhat crisper image (using more-detailed mip levels) and may lower performance.

Programming Notes

There is no requirement or need to offset the LOD Bias in order to produce a correct LOD for texture filtering (as was required for correct bilinear and anisotropic filtering in some legacy devices).

0 **LOD algorithm**

Format: U1

Controls which algorithm is used for LOD calculation. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.

Value	Name	Description
0h	LEGACY	Use the legacy algorithm for anisotropic filtering
1h	EWA Approximation	Use the new EWA approximation algorithm for anisotropic filtering



SAMPLER STATE 1 31:20 Min LOD Format: U4.8 Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD. This field specifies the minimum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. **Programming Notes** If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD will always be Min LOD. 19:8 **Max LOD** Format: U4.8 Range: [0.0, 14.0] This field specifies the maximum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this minimum (resolution) mip clamping is applied. The integer bits of this field are used to control the "minimum" (lowest resolution) mipmap level that may be accessed. The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. Force the mip map access to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. 7 **ChromaKey Enable** Enable Format: **Programming Notes** Supported only on a specific subset of surface formats. See section titled: "Surface Formats" in this volume for supported formats. This field must be disabled if min or mag filter is MAPFILTER_ANISOTROPIC. This field must be disabled if used with a surface of type SURFTYPE 3D. This field must be disable when Mip Mode Filter is no NONE. This bit must not be set if the **Auxiliary Surface Mode** is not AUX_NONE. 6:5 **ChromaKey Index** U2 Format: Range: [0, 3] This field specifies the index of the ChromaKey Table entry associated with this Sampler. This field is a "don't care" unless ChromaKey Enable is ENABLED.



4 ChromaKey Mode

Format: U1

This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled.

KEYFILTER_REPLACE_BLACK:In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.

Value	Name	Description
0h	KEYFILTER_KILL_ON_ANY_MATCH	In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is observable only if the Killed Pixel Mask Return flag is set on the input message.
1h	KEYFILTER_REPLACE_BLACK	In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.

3:1 **Shadow Function**

Format: U3

This field is used for shadow mapping support via the sample_c message type, and specifies the specific comparison operation to be used. The comparison is between the texture sample red channel (except for alpha-only formats which use the alpha channel), and the "ref" value provided in the input message.

Value	Name
0h	PREFILTEROP ALWAYS
1h	PREFILTEROP NEVER
2h	PREFILTEROP LESS
3h	PREFILTEROP EQUAL
4h	PREFILTEROP LEQUAL
5h	PREFILTEROP GREATER
6h	PREFILTEROP NOTEQUAL



		S	AMPLER_STATE		
		7h PREFIL	TEROP GEQUAL		
	0	Cube Surface Control Mode			
		Format:	U1		
		. 5	FTYPE_CUBE surface, this field controls whether the TC* Address		
			rpreted as programmed or overridden to TEXCOORDMODE_CUBE.		
		Value	Name		
		0h 1h	PROGRAMMED OVERRIDE		
	24.24				
2	31.24	16Mbytes to 4GBytes. These 8-bits in conjunction v SAMPLER_INDIRECT_STATE, The pointer is relative to the	msb's of the Indirect State Pointer to expand the offset form with the Indirect State Pointerfield are the pointer to which contains the border color. Dynamic State Base Address for Non-Bindless sampler state, and is Base Address for Bindless sampler state		
	23:6	Indirect State Pointer			
		Format: DynamicStateOff	set[23:6]SAMPLER_INDIRECT_STATE_BORDER_COLOR		
		This field specifies the point	er to SAMPLER_INDIRECT_STATE, which contains the border color.		
		This pointer is relative to the Dynamic State Base Address for Non-Bindless sampler state, and is relative to the Sample State Base Address for Bindless sampler state			
		If a static sampler state (included in message) is being used (by setting the associated MMIO bit in SAMPLER_MODE register and setting the sampler index to 0xF), then Isb (bit 6) contains a a 0 or 1 to indicate a fixed border color of black or white. The other bits of this field are ignored when static sampler state is being used.			
	5	Force gather4 Behavior			
		Format:	Enable		
			Description		
		Note: This feature should not be enabled. It must remain programmed to 0h.			
		This field, if enabled, specifies that the sampler should convert all SIMD8*, and SIMD16 sample*			
		_	e incoming message is a modified <i>gather4</i> , regardless of the actual		
			ameters included in the incoming message that are not needed by prored by the sampler. The Gather4 Source Channel Select in the		
			and set to the RED channel. The channel to sample mapping is		
		modified from the normal g	ather4 message as follows:		
			channel upper right sample = red channel		
		lower left sample = green o	channel lower right sample = blue channel		



3 Return Filter Weight for Border Texels

This bit, when set, returns the filter_weight in the Alpha channel of all non-border texels. Red, Green, and Blue channels will contain the sample resultwith border texels excluded. For cases where the surface format contains an Alpha channel, the result returned will be ovewritten to return the filter weight.

For cases where the surface format does not contain Alpha, the result will still be returned in the Alpha Channel.

Value	Name	Description
0h	Disable	When programmed to 0h, normal data will be returned on RGBA
	[Default]	channels, including contribution from border color texels.
1h	Enable	When programmed to 1h, RGB channels return filter data contributed from non-border color texels, and A channel returns filter weight of contributing texels.

Programming Notes

If this bit is set then the border color and the Border Color Mode field (in SAMPLER_STATE) are ignored.

Certain message types such as sample_c, sample_min/max and gather4_* have restrictions on the use of this mode. See the Messages section of the 3D sampler for more information.

2 Return Filter Weight for Null Texels

This bit, when set, causes samples to return filter_weight of all non-NULL texels in the Alpha channel; Red, Green, and Blue channels are contain the filter result with NULL texels excluded; A non-NULL texel is a texel which does not reference a Null Tile.

For cases where Tiled_Resource_Mode is TR_NONE, the result will always be 1.0 since no texels would be NULL.

For cases where the surface format contains an Alpha channel, the result returned will be overridden to return the filter weight.

For cases where the surface format does not contain Alpha, the result will still be returned in the Alpha Channel.

Value	Name	Description				
0h	Disable [Default]	When programmed to 0h, filter weight will not be returned, and normal data will be returned on the Alpha channel.				
1h	Enable When programmed to 1h, filter weight will be returned on the Alpha channel rather than the normal data expected on the Alpha channel.					

Programming Notes

Certain message types such as sample_c, sample_min/max and gather4_* have restrictions on the use of this mode. See the Messages section of the 3D sampler for more information.



				SA	AMPLER_STATE					
	1	SRGB DECODE This bit controls whether the 3D sampler will decode an sRGB formatted surface into RGB prior to any filtering operation. When set, it does not convert to linear RGB (via a reverse gamma conversion). This bit is ignored for ASTC formats, which are always converted to linear RGB prior to filtering.								
		Value	Nar			Description				
		0h	DECODE_EX [Default]	XT	When set to 0h, the 3D sampler will convert texels from an sRGB surface to linear RGB prior to filtering and/or returning the value.					
		1h	SKIP_DECO	DE_EXT	When set to 1h, the 3D sam RGB before filtering and ret	upler will not convert texels to linear curning results.				
	0	LOD CI	amp Magni	fication N	Node					
		Forma	t:			U1				
		This fie mode.	eld allows th	e flexibility	to control how LOD clampi	ng is handled when in magnification				
		Value	Name		Descr	ription				
		0h	MIPNONE	Filter is M	When in magnification mode, Sampler will clamp LOD as if the Mip Mode Filter is MIPFILTER_NONE. This is how OpenGL defines magnification, and herefore it isexpected that those drivers would not set this bit.					
		1h	MIPFILTER	When in magnification mode, Sampler will clamp LOD based on the value of Mip Mode Filter .						
3	31:27	Reserv	ed							
		Access	:			RO				
		Forma	t:			MBZ				
	26	low qu	ality filter		_					
		Forma	t:		enabl	e				
		*Will re * only h	sult in lower	precision if the surf	ace format is unorm8 in the					
		Value	Name		Des	cription				
		0h	Disable [Default]		set to 0h, filter quality is hig ion. Power will be higher for	h and there is no degradation in some surface formats.				
		1h	Enable	When set to 1h, filter quality is lower and precision is reduced. Power was be lower for these surface formats.						
		Programming Notes								
		This bi	t should alw	avs be pro	ogrammed to 1 to ensure lov					
	25	Reserve		-) - 00 pre	<u> </u>	P. 10. Shorman				
	23	Access				RO				
		Forma				MBZ				



24 Allow low quality LOD calculation

Format: enable

Setting this bit will allow sampler to use the low quality LOD calculation mode for power savings. Note that this will not force low quality and sampler will only do it if the follow conditions are also true. If they are not true it will use the same algorithm as before as selected by the EWA bit Message type sample/sample I

Min/Mag/Mip_filter = nearest or linear.

Map type = 2D //No arrays

Indirect offsets must be zero

Coordinates must be normalized

No clamp border or half border

Sampler must not be disabled //Sampler state bit

No chromakey

No posh

23:22 Reduction Type

Format: U2

This field defines the type of reduction that will be performed on the texels in the footprint defined by the **Min/Mag/Mip Filter Mode** fields. This field is ignored if **Reduction Type Enable** is disabled.

Value	Name	Description
0h	STD_FILTER	standard filter
1h	COMPARISON	comparison followed by standard filter
2h	MINIMUM	minimum of footprint
3h	MAXIMUM	maximum of footprint

Programming Notes

The following message types ignore this field: sample_min, sample_max, sample_unorm*, resinfo, sampleinfo, LOD, Id*, sample_8x8.

The sample_c, sample_l_c, sample_d_c, sample_b_c, gather4_c, and gather4_po_c message types, when used with STD_FILTER, MINIMUM, or MAXIMUM settings of this field, perform the operation of the message of the same name without the "_c". The ref parameter is ignored by hardware.

For message types not listed above, when used with COMPARISON setting of this field, perform the operation of the message of the same name with "_c" included. The ref parameter used by the operation (since it is not delivered in the message) is set to zero.

Restrictions applying to the message whose behavior is being performed must be followed. For example, a sample message used with COMPARISON reduction filter must follow all of the restrictions of *sample_c*. An exception to this is the MINIMUM and MAXIMUM reduction types allow SURFTYPE_1D, 2D, 3D, and CUBE, including with **Surface Array** enabled, even though the sample_min/max messages only allow 2D.

Restrictions applying to the message delivered need not be followed. For example, a *sample_c* message used with STD_FILTER reduction filter needs to follow only the restrictions of sample,



SAMPLER STATE not the restrictions of sample c. 21:19 | Maximum Anisotropy Format: U3 This field clamps the maximum value of the anisotropy ratio used by the MAPFILTER_ANISOTROPIC filter (Min or Mag Mode Filter). Value **Name Description** 0h RATIO 2:1 At most a 2:1 aspect ratio filter is used 1h RATIO 4:1 At most a 4:1 aspect ratio filter is used 2h RATIO 6:1 At most a 6:1 aspect ratio filter is used 3h **RATIO 8:1** At most a 8:1 aspect ratio filter is used 4h **RATIO 10:1** At most a 10:1 aspect ratio filter is used 5h **RATIO 12:1** At most a 12:1 aspect ratio filter is used 6h **RATIO 14:1** At most a 14:1 aspect ratio filter is used **RATIO 16:1** 7h At most a 16:1 aspect ratio filter is used 18 **U Address Mag Filter Rounding Enable** Format: Enable Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode. **Programming Notes** Hardware will **not** force rounding enable. U Address Min Rounding Enable and U Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value. 17 **U Address Min Filter Rounding Enable** Enable Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode. **Programming Notes** Hardware will **not** force rounding enable. U Address Min Rounding Enable and U Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value. 16 V Address Mag Filter Rounding Enable Format: Enable Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.



Programming Notes

Hardware will **not** force rounding enable.

V Address Min Rounding Enable and V Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.

15 V Address Min Filter Rounding Enable

Format: Enable

Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

V Address Min Rounding Enable and **V Address Mag Filter Rounding Enable** must be set to the same value if the **Min Mode Filter** and **Mag Mode Filter** are programmed to the same value.

14 R Address Mag Filter Rounding Enable

Format: Enable

Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

R Address Min Rounding Enable and **R Address Mag Filter Rounding Enable** must be set to the same value if the **Min Mode Filter** and **Mag Mode Filter** are programmed to the same value.

13 R Address Min Filter Rounding Enable

Format: Enable

Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.

Programming Notes

Hardware will **not** force rounding enable.

R Address Min Rounding Enable and **R Address Mag Filter Rounding Enable** must be set to the same value if the **Min Mode Filter** and **Mag Mode Filter** are programmed to the same value.

12:11 MIP Linear Filter Quality

This 2-bit field controls the rounding of LOD for MIP Linear Filtering modes (e.g. Trilinear, etc).

Value	Name	Description
0h	FULL QUALITY	No rounding of LOD is done, the full 8-bit quality is used for filtering.
	[Default]	



		SAMPLER	STATE			
	1h HIGH QI		are within 12.5% of an integer LOD value are lue prior to filtering and filtering effectively become earest.			
	2h MEDIUM COD values which are within 16.67% of an integer LOD value are rounded to that value prior to filtering and filtering effectively be the same as MIP Nearest. 3h LOW QUALITY LOD values which are within 25% of an integer LOD value are rounded to that value prior to filtering and filtering effectively be the same as MIP Nearest.					
	3h LOW QL		are within 25% of an integer LOD value are rounded to filtering and filtering effectively becomes the est			
10	Non-normalize	d Coordinate Enable				
	Format:		Enable			
	where each integ		t coordinates (U/V/R) are in non-normalized space, n LOD 0. If disabled, coordinates are normalized, ace.			
		Prog	amming Notes			
	The following state must be set as indicated if this field is <i>enabled</i> :					
	 TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE_HALF_BORDER, or TEXCOORDMODE_CLAMP_BORDER. Surface Type must be SURFTYPE_2D or SURFTYPE_3D. Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. Mip Mode Filter must be MIPFILTER_NONE. Min LOD must be 0. Max LOD must be 0. 					
	MIP Count must be 0.					
	 Surface Min LOD must be 0. Texture LOD Bias must be 0. 					
9	Reduction Type	Enable				
	Format:		Enable			
	This field enables the Reduction Type field to modify the behavior of messages based on its setting. If this field is disabled, all messages behave as defined and the Reduction Type field is ignored.					
8:6	TCX Address Control Mode					
	Format:	Texture Coordinat				
	Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.					



Programming Notes

When using cube map texture coordinates, each TC component must have the same Address Control Mode.

When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).

If **Surface Format** is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.

5:3 TCY Address Control Mode

Format:

Texture Coordinate Mode

Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details

Programming Notes

If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.

2:0 TCZ Address Control Mode

Format:

Texture Coordinate Mode

Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details

Programming Notes

TCZ Address Control Mode Cannot use MIRROR_101 mode. MIRROR_101 mode only works for 2D surfaces.



Sampler Message Header

	S	AMPLER_	MSG_	HEADER	- Sampler	Message Header		
Size (in k	•	256						
Default \	/alue:		000, 0x00 000, 0x00		0000, 0x0000000	00, 0x00000000, 0x00000000,		
This def Message		e contents of th	ne Messag	ge Header. Mess	age Header the o	optional first 256-bits of any Sampler		
DWord	Bit				Description			
0	31:0	Reserved						
		Format:				MBZ		
1	31:0	Reserved						
		Format:				MBZ		
2	31	Reserved						
		Format:				MBZ		
	30	Reserved						
		Format:				MBZ		
	29:24	Reserved						
		Format:				MBZ		
	23	Pixel Null Ma	sk Enable)				
		Format:			ENABLE			
		Refer to the W	her the w riteback	riteback messag	n for details on fo	cra phase indicating the pixel null mask. Format. This field must be disabled for		
				Pı	rogramming No	tes		
	If this is set Shader channel select {Red Green Blue} must be set to zero for all corresponds missing color channels. Shader channel select Alpha must be set to one if the alpha comissing							
	22	Return Filter	Weights 1	for Remaining (On-Map Texels			
		Format: ENABLE						
		When set to 1: Sampler returns filter weights of remaining on-map texels. Filter weights are returned as a 32-bit float in the Red Channel. It can be used in conjunction with Return Filte Weights for Null Texels						
21 Slot Group Select Slot Group Select This field selects whether slots 7:0 or slots 15:8 are used for bypassed data. Bypassed data only includes the scale factors for CPS LOD Compensation. This field is CPS Message LOD Compensation Enable is disabled. For 8-pixel dispatches, SLOTGRP_0 must be selected on every message. For 16-pixel of						D Compensation. This field is ignored if		



S	AMPLE	R_MSG_HEA	DER - S	Sampler N	Message Header	
		nust be set correctly cessed. For SIMD16*			pased on which slots are currently t be selected.	
	Value	Name		Description		
	0h SLOTGRP_0 [Default		lt]	Choose bypas	ssed data for slots 7:0	
	1h	SLOTGRP_1		Choose bypas	ssed data for slots 15:8	
20	Reserved					
	Access:				RO	
	Format:				MBZ	
19:18	Reserved					
	Format:				MBZ	
17:16	Gather4 Source Channel Select Gather4 Source Channel Select: Selects the source channel to be sampled in the gather4 messages. Ignored for other message types. For gather4*_c messages, this field must be set to 0 (Red channel).				hannel).	
		Value	 		Name	
	Oh RED [Defaul			ılt]		
	1h GREEN					
	2h		BLUE			
	3h		ALPHA			
15	Enables th 0: Alpha ch 1: Alpha ch Restriction	ite Channel Mask e alpha channel to be nannel is written back nannel is not written as for Channel Write I nessage with all four as field is ignored for to s field must be set to Sample_8x8 message only Green channel	c. back. Masks: channels ma :he deinterla zero for all g zero for sam es, Alpha/Blu	sked is not allo ce message. gather4* messa nple_8x8 in VSA ue/Red channel	wed. ges.	
14	 Blue Write Channel Mask Enables the blue channel to be written back to the originating thread. See Alpha Channel Write Mask for usage restrictions. Green Write Channel Mask Enables the green channel to be written back to the originating thread. See Alpha Channel Write Mask for usage restrictions. 				ting thread.	
13					ating thread.	
12	Enables th	e Channel Mask e red channel to be v Channel Write Mask		_	ng thread.	



	11:8	U Offset					
		Format:	S3				
		U Offset: The u offset from the _aoffimmi modifier on the sample or ld instruction in DX10. Must be zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.					
		•	e_unorm*, sample_8x8, and deinterlace messages. meter is included in the gather4* messages.				
-	7:4	V Offset					
		Format:	S 3				
		zero if the Surface Type is SURFTYPE_CUE_aoffimmi is not specified. Format is S3 2 • This field is ignored for the sample	modifier on the sample or Idinstruction in DX10. Must be BE or SURFTYPE_BUFFER. Must be set to zero if 's complement. e_unorm*, sample_8x8, and deinterlace messages. meter is included in the gather 4* messages.				
	3:0	R Offset					
		Format:	S3				
		R Offset:The r offset from the _aoffimmi modifier on the sample or ld instruction zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to _aoffimmi is not specified. Format is S3 2's complement. This field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages of the sample of the samp					
3 3	31:4	Sampler State Pointer: Specifies the 16-byte aligned pointer to the sampler state table. This fie is ignored for Idandresin formessage types. This pointer is relative to the Dynamic State Base Addressor Bindless Sampler State Base Address depending on the setting of Sampler State Base Address Select field below. Format = StateOffset [31:4] The Sampler State Pointer does not have to be defined by the Message Header (many message do not require a message header). The Sampler State Pointer may be delivered from the Command Streamer without the need for a Message Header.					
•	3:1	Reserved	-				
		Format:	MBZ				
	0	Sampler State Base Address Select Sampler State Base Address Select: Select accesses.	ects which base address is used for sampler state oes not have to be defined by the Message Header				



	SAMPLER_MSG_HEADER - Sampler Message Header							
		Value	Name	Description				
		0h	SAMP_DYNAMIC [Default]	Use Dynamic	State Base Address			
		1h SAMP_BINDLESS Use Bindless Sampler State Base Address						
4	31:0	Reserved	Reserved					
		Format:	Format: MBZ					
5	31:0	Reserved	Reserved					
		Format: MBZ						
6	31:0	Reserved						
7	31:0	Reserved	I					



SCALER_COEFFICIENT_FORMAT

		SCAL	ER_COEFI	FICIE	NT_FORM	IAT		
Size (in bits):	16							
Default Value:	0x0	0x0000000						
Scaler coefficier able below sho			•	sa forma	t. Two coefficier	nts are stored in each dword, the		
DWord	Bit				Description			
0	15	Sign						
			Value			Name		
		0b			Positive			
		1b	1b Negative					
	14	Reserved						
		Access:				RO		
		Format: MBZ				MBZ		
	13:12	Exponent All the tap coefficients use 2 bits of exponent.						
		Value	Name			Description		
		00b	2	x2 or	mantissa is b.bb	obbbbbb		
		01b	1	x1 or	mantissa is 0.bb	obbbbb		
		10b	0.5	x0.5 c	or mantissa is 0.0	Obbbbbbbb		
		11b	0.25	x0.25	or mantissa is 0	0.00bbbbbbb		
		Others	Reserved	Reserved				
	11:3	Mantissa All the tap						
	2:0	Reserved						
		Access:				RO		
		Format:				MBZ		



SCISSOR_RECT

		SCISSOR_RECT						
Source:		RenderCS						
Size (in b	oits):	64						
Default \	√alue:	0x00000000, 0x00000000						
		Restriction						
When e		d in the POCS command stream, this command programeline	is the scissor state for the SFR stage of					
DWord	Bit	Description						
0	31:16	Scissor Rectangle Y Min						
		Format:	U16					
		Specifies Y Min coordinate of (inclusive) Scissor Rectand Rectangle-relative) Y coordinates less than Y Min will be enabled. NOTE: If Y Min is set to a value greater than Y I this viewport.	e clipped out if Scissor Rectangle is					
		Value	Name					
		[0,16383]						
	15:0	Scissor Rectangle X Min						
		Format:	U16					
		Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.						
		Value	Name					
		[0,16383]						
1	31:16	Scissor Rectangle Y Max						
		Format:	U16					
		Specifies Y Max coordinate of (inclusive) Scissor Rectan Rectangle-relative) Y coordinates greater than Y Max wi enabled.	•					
		Value	Name					
		[0,16383]						
	15:0	Scissor Rectangle X Max						
		Format:	U16					
		Specifies X Max coordinate of (inclusive) Scissor Rectan Rectangle-relative) Y coordinates greater than X Max wi enabled.	•					
		Value	Name					
		0-16383						



Scratch Hword Block Message Header

	МН	_A32_HWB - Scratch	Hword I	Block Message	Header	
Source:		EuSubFunctionDataPort0				
Size (in bit	:s):	256				
Default Va	lue:	0x00000000, 0x00000000, 0x 0x00000000, 0x00000000	00000000, 0x0	0000000, 0x00000000, 0x0	0000000,	
DWord	Bit		Descr	iption		
02	95:0	Reserved				
		Access:		RO		
		Format:		MBZ		
3	31:0	Per Thread Scratch Space				
		Format: MHC_PTSS		TSS		
		Specifies amount of scratch space	ce used by this	thread, for Stateless bour	nds checking.	
4	31:0	Reserved				
		Access:		RO		
		Format:		MBZ		
5	31:0	Buffer Base Address				
		Format: MHC_A32_BBA		A		
		Specifies the surface address offs	face address offset page [31:10] for A32 stateless messages.			
67	63:0	Reserved				
		Access:		RO		
		Format:		MBZ		



SF_CLIP_VIEWPORT

SF_CLIP_VIEWPORT

Source: RenderCS

Size (in bits): 512

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

Restriction

When executed in the POCS command stream, this command programs the viewport state for the CLR and SFR stage of the POCS pipeline.

DWord	Bit	Description			
0	31:0	Viewport Matrix Element m00	/iewport Matrix Element m00		
		Format:	IEEE_FLOAT		
1	31:0	Viewport Matrix Element m11			
		Format:	IEEE_FLOAT		
2	31:0	Viewport Matrix Element m22			
		Format:	IEEE_FLOAT		
3	31:0	Viewport Matrix Element m30			
		Format:	IEEE_FLOAT		
4	31:0	Viewport Matrix Element m31			
		Format: IEEE_FLOAT			
5	31:0	Viewport Matrix Element m32			
		Format:	IEEE_FLOAT		
6	31:0	Reserved			
		Access:	F	RO	
		Format:		ИВZ	
7	31:0	Reserved	_		
		Access:		RO	
		Format:		ИВZ	
8	31:0	X Min Clip Guardband			
		Format: IEEE_FLOAT			
		. This 32-bit float represents the XMin 1.0f). This corresponds to the left boun	•	•	



		SF_CLIP_VIE	WPORT			
9	31:0	X Max Clip Guardband				
		Format: IEEE	:_FLOAT			
		This 32-bit float represents the XMax guardband boundary (normalized to ViewportXMax == 1.0f). This corresponds to the right boundary of the NDC guardband.				
10	31:0	Y Min Clip Guardband				
		Format: IEEE	-FLOAT			
		This 32-bit float represents the YMin guards 1.0f). This corresponds to the bottom bound	pand boundary (normalized to Viewport.YMin == - ary of the NDC guardband.			
11	31:0	Y Max Clip Guardband				
		Format: IEEE	E_FLOAT			
		This 32-bit float represents the YMax guard 1.0f). This corresponds to the top boundary	band boundary (normalized to Viewport.YMax == of the NDC guardband.			
12	31:0	X Min ViewPort				
		Format: IEEE	_FLOAT			
		This 32-bit float represents the Viewport.XMin.				
		This is the X min of the viewport extents as programmed by API, and this value sh programmed in Screen Space coordinate and not as normalized coordinate.				
13	31:0	X Max ViewPort				
		Format: IEEE	FLOAT			
		This 32-bit float represents the Viewport.XM	1ax.			
		This is the X max of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
14	31:0	Y Min ViewPort				
		Format: IEEE	FLOAT			
		This 32-bit float represents the Viewport.YMin.				
		This is the Y min of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
15	31:0	Y Max ViewPort				
		Format: IEEE				
		This 32-bit float represents the Viewport.Ym				
		This is the Y max of the viewport extents as programmed in Screen Space coordinate ar	programmed by API, and this value should be not as normalized coordinate.			



SF_OUTPUT_ATTRIBUTE_DETAIL

		SF_OUTPUT_ATTRIBU	TE_DETAIL		
Source:		RenderCS			
Size (in b	oits):	16			
Default \	/alue:	0x00000000			
DWord	Bit	Description			
0	15	Component Override W			
		Format:	Enable		
		If set, the W component of this output Attribute is overridden by the W component of the constant vector specified by ConstantSource.			
,	14	Component Override Z			
		Format:	Enable		
		If set, the Z component of this output Attribute is overridden by the Z component of the corvector specified by ConstantSource.			
,	13	Component Override Y			
		Format:	Enable		
	If set, the Y component of output Attribute is overridden by the Y component of the vector specified by ConstantSource.				
·	12	Component Override X			
		Format:	Enable		
		If set, the X component of output Attribute is overr vector specified by ConstantSource.	idden by the X component of the constant		
.	11	Swizzle Control Mode			
		Format:	U1		
		When Attribute Swizzle Enable is ENABLED, this bit of subject to the following swizzle controls:	controls whether attributes 0-15 or 16-31 are		
		 Component Override X/Y/Z/W 			
		Constant Source			
		Swizzle Select			
		Source Attribute			
		WrapShortest Enables			
		Note that the Number of SF Output Attributes field Note: This field does not impact any functions which (e.g., Point sprite, Constant interpolation). Note: This field is only valid for the first indexed attr Reserved and MBZ.	n provide separate states for all 32 attributes		



		SF_OUTPU	I_AII	KIRO I F [_] D	EIAI	L
10:9		nt Source				Т
	Format					U2
	This sta Attribut		ctor which c	an be used to o	verride i	ndividual components of this
	Valu	e Name			De	escription
	0h	CONST_0000		Constant.xyzw	= 0.0,0.0	0,0.0,0.0
	1h	CONST_0001_FLOAT	-	Constant.xyzw	= 0.0,0.0),0.0,1.0
	2h	CONST_1111_FLOAT	•	Constant.xyzw	= 1.0,1.0),1.0,1.0
	3h	PRIM_ID		Constant.xyzw	= PrimI[O (replicated)
8	Reserve	ed				
	Access	:			RO	
	Format	t:			MBZ	
7:6	Swizzle	e Select	elect			
	Format	Format: U2				
	This state, along with Source Attribute, specifies the			cifies the source	·	
	Value	Name			Descrip	
	0h	INPUTATTR	This attrib	ute is sourced fr	om Attrl	nputReg[SourceAttribute]
	1h	INPUTATTR_FACING	AttrInputR	.eg[SourceAttrib	ute]. If tl	tribute is sourced from he object is back-facing, this :Reg[SourceAttribute+1].
	2h	INPUTATTR_W		ute is sourced fr nent is copied to		InputReg[SourceAttribute]. Tomponent.
	3h	INPUTATTR_FACING_W	AttrInputR attribute is	.eg[SourceAttrib	ute]. If tl AttrInput	tribute is sourced from he object is back-facing, this :Reg[SourceAttribute+1]. The omponent.
5	Reserve	ed				
	Access	:			RO	
	Format	t:			MBZ	
4:0	Source	Attribute				
	Format	t:				U5
	This fie				ırce attri	U5 bute 0 corresponds to the



SFC_8x8_AVS_COEFFICIENTS

CEC	0,0	AVC	COEFFI	CIENTS
SFC	OXO	AVJ	COEFFI	CIEIVIO

Size (in bits): 256

0x00000000, 0x00000000

C)x00000000, 0x000	000000		
ExistsIf = AVS && (Fur	nction_mode = 0)			
DWord	Bit	Desc	cription	
0	31:24	ZeroYFilterCoefficient1		
		Format:	S1.6	
		Range: [-2, +2)		
	23:16	ZeroXFilterCoefficient1		
		Format:	S1.6	
		Range: [-2, +2)		
	15:8	ZeroYFilterCoefficient0		
		Format:	S1.6	
		Range: [-2, +2)		
	7:0	ZeroXFilterCoefficient0		
		Format:	S1.6	
		Range: [-2, +2)		
1	31:24	ZeroYFilterCoefficient3		
		Format:	S1.6	
	23:16	Range: [-2, +2)		
		ZeroXFilterCoefficient3		
		Format:	S1.6	
		Range: [-2, +2)		
	15:8	ZeroYFilterCoefficient2		
		Format:	S1.6	
		Range: [-2, +2)		
	7:0	ZeroXFilterCoefficient2	1	
		Format:	S1.6	
		Range: [-2, +2)		



	SFC	8x8_AVS_COEFFICIEN	TS	
2	31:24	ZeroYFilterCoefficient5		
		Format:	S1.6	
		Range: [-2, +2)	,	
	23:16	ZeroXFilterCoefficient5		
		Format:	S1.6	
		Range: [-2, +2)		
	15:8	ZeroYFilterCoefficient4		
		Format:	S1.6	
		Range: [-2, +2)		
	7:0	ZeroXFilterCoefficient4		
		Format:	S1.6	
		Range: [-2, +2)		
3	31:24	ZeroYFilterCoefficient7		
		Format:	S1.6	
		Range: [-2, +2)		
	23:16	ZeroXFilterCoefficient7		
		Format:	S1.6	
		Range: [-2, +2)		
	15:8	ZeroYFilterCoefficient6		
		Format:	S1.6	
		Range: [-2, +2)		
	7:0	ZeroXFilterCoefficient6		
		Format:	S1.6	
		Range: [-2, +2)		
4	31:24	OneXFilterCoefficient3		
		Format:	S1.6	
		Range: [-2.0, +2.0)		
	23:16	OneXFilterCoefficient2		
		Format:	S1.6	
		Range: [-1.0, +1.0)		



	SFC	8x8_AVS_COEFFICIE	NTS		
	15:0	Reserved			
		Access:	RO		
		Format:	MBZ		
5	31:16	Reserved			
		Access:	RO		
		Format:	MBZ		
	15:8	OneXFilterCoefficient5			
		Format:	S1.6		
		Range: [-1.0, +1.0)			
	7:0	OneXFilterCoefficient4			
		Format:	S1.6		
		Range: [-2.0, +2.0)			
6	31:24	OneYFilterCoefficient3			
		Format: S1.6			
		Range: [-2.0, +2.0)			
	23:16	OneYFilterCoefficient2			
		Format:	S1.6		
		Range: [-1.0, +1.0)			
	15:0	Reserved			
		Access:	RO		
		Format:	MBZ		
7	31:16	Reserved			
		Access:	RO		
		Format:	MBZ		
	15:8	OneYFilterCoefficient5			
		Format:	S1.6		
		Range: [-1.0, +1.0)			
	7:0	OneYFilterCoefficient4			
		Format:	S1.6		
		Range: [-2.0, +2.0)			



SFC_AVS_CHROMA_COEFF_TABLE_BODY

	SFC_AVS_	CHROMA_COEFF	_TABLE_BODY	
Size (in bits):	64			
Default Value:	0x00000000, 0x0	0000000		
DWord	Bit		Description	
01	63:56	Table 1Y Filter Coefficie	nt[[n],5]	
		Format:	S1.6	
		Range: [-2, +2)		
		Chroma table for Y-direc	tion.	
			Programming Notes	
		Filter tap index3 in U/V 4	-tap filtering	
	55:48	Table 1X Filter Coefficie	nt[[n],5]	
		Format:	S1.6	
	47:40	Range: [-2, +2)		
		Chroma table for X-direc	tion.	
			Programming Notes	
		Filter tap index3 in U/V 4-tap filtering		
		Table 1Y Filter Coefficie	nt[[n],4]	
		Format:	S1.6	
		Range: [-2, +2)		
		Chroma table for Y-direc	tion.	
			Programming Notes	
		Filter tap index 2 in U/V		
	39:32	Table 1X Filter Coefficie	nt[[n],4]	
		Format:	S1.6	
		Range: [-2, +2)		
		Chroma table for X-direct	tion.	
			Programming Notes	
		Filter tap index 2 in U/V		



SFC_AVS_0	CHROMA_COEFF_	TABLE_BODY	
31:24	Table 1Y Filter Coefficien	t[[n],3]	
	Format:	S1.6	
	Range: [-2, +2)		
	Chroma table for Y-direct	ion.	
	P	rogramming Notes	
	Filter tap index1 in U/V 4-	tap filtering	
23:16	Table 1X Filter Coefficien	nt[[n],3]	
	Format:	S1.6	
	Range: [-2, +2)		
	Chroma table for X-direct	ion.	
	Programming Notes		
	Filter tap index1 in U/V 4-tap filtering		
15:8	Table 1Y Filter Coefficient[[n],2]		
	Format:	S1.6	
	Range: [-2, +2)		
	Chroma table for Y-direct	ion.	
	P	rogramming Notes	
	Filter tap index0 in U/V 4-tap filtering		
7:0	Table 1X Filter Coefficient[[n],2]		
	Format:	S1.6	
	Range: [-2, +2)		
	Chroma table for X-direct	ion.	
	Р	rogramming Notes	
	Filter tap index0 in U/V 4-	tap filtering	



SFC_AVS_LUMA_COEFF_TABLE_BODY

Size (in bits) Default Value DWord 03		28 0x00000000, 0x00000000, 0x0000	0000, 0x00000000						
DWord	Bit)x00000000, 0x00000000, 0x0000 	0000, 0x00000000						
03	127·120	Description							
	127.120	Table 0Y Filter Coefficient[[n]	,7]	S1.6					
		FORMAL.		31.0					
		Range: [-2, +2)							
		Luma table for Y-direction.							
			Programming Note	oc.					
		For 5x5 filter mode, table 0, 6 a							
=	119:112	Table 0X Filter Coefficient[[n]							
		Format:	,,,	S1.6					
		Range: [-2, +2)							
		Luma table for X-direction.							
		Programming Notes							
_		For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.							
	111:104	Table 0Y Filter Coefficient[[n]	,6]						
		Format:		S1.6					
		Range: [-2, +2)							
		Luma table for Y-direction.							
		For EvE filter made table 0.6 a	Programming Note						
-	102.00	For 5x5 filter mode, table 0, 6 a		med to zero.					
	103:96	Table 0X Filter Coefficient[[n] Format:	,0]	S1.6					
		Tomac		51.0					
		Range: [-2, +2)							
		Luma table for X-direction.							
			Programming Note	es ·					
		For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.							



95:88	Table 0Y Filter Coefficient[[n],5]				
	Format:	S1.6			
	Range: [-2, +2)				
	Luma table for Y-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and	7 must be programmed to zero.			
87:80	Table 0X Filter Coefficient[[n],5]				
	Format:	S1.6			
	Range: [-2, +2)				
	Luma table for X-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				
79:72	Table 0Y Filter Coefficient[[n],4]				
	Format:	S1.6			
	Range: [-2, +2)				
	Luma table for Y-direction.				
	F	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				
71:64	Table 0X Filter Coefficient[[n],4]				
	Format:	S1.6			
	Range: [-2, +2)				
	Luma table for X-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				
63:56	Table 0Y Filter Coefficient[[n],3]				
	Format:	S1.6			
	Range: [-2, +2)				
	Luma table for Y-direction.				



	SFC_AVS_LUMA_COE	FF_TABLE_BODY		
	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.			
55:48	Table 0X Filter Coefficient[[n],3]			
	Format:	S1.6		
	Range: [-2, +2)			
	Luma table for X-direction.			
	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.			
47:40	Table 0Y Filter Coefficient[[n],2]			
	Format:	S1.6		
	Range: [-2, +2)			
	Luma table for Y-direction.			
	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.			
39:32	Table 0X Filter Coefficient[[n],2]			
	Format:	S1.6		
	Range: [-2, +2)			
	Luma table for X-direction.			
	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.			
31:24	Table 0Y Filter Coefficient[[n],1]			
	Format:	S1.6		
	Range: [-2, +2)			
	Luma table for Y-direction.			
	Programming Notes			
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.			



	SFC_AVS_LUMA_0	OEFF_TABLE_	BODY		
23:16	23:16 Table 0X Filter Coefficient[[n],1]				
	Format:		S1.6		
	Range: [-2, +2) Luma table for X-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				
15:8	Table 0Y Filter Coefficient[[n],0]				
	Format:		S1.6		
	Range: [-2, +2)				
	Luma table for Y-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				
7:0	Table 0X Filter Coefficient[[n],0]			
	Format:		S1.6		
	Range: [-2, +2)				
	Luma table for X-direction.				
	Programming Notes				
	For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.				



SFC_AVS_STATE_BODY

			SFC	_AVS_STATE_BOD	Υ			
Size (in b	its):	96						
Default V	/alue:	0x00000	0000, 0x00000	000, 0x00000000				
DWord	Bit	Description						
0	31:24	Sharpness Le	evel					
		Format:				U8		
				ff, determines the balance bet				
		Value	Name		escripti	on		
		0	Contribute 1 from the smooth scalar					
		255		Contribute 1 from the sharp s	scalar			
	23:7	Reserved			1.0			
		Access:			RO			
		Format:			MBZ			
	6:4		rea with 4 Pix	rels		1.12		
		Format:	(1)		.,.	U3		
		Used in adap	tive filtering to	o specify the width of the tran	sition are	ea for the 4 pixel calculation.		
•	3	Reserved						
		Access:			RO			
		Format:			MBZ			
	2:0	Transition Area with 8 Pixels						
		Format:				U3		
		Used in adaptive filtering to specify the width of the transition area for the 8 pixel calculation.						
1	31:24	Reserved						
		Access:			RO			
		Format:			MBZ			
	23:16	Max Derivative 4 Pixels						
		Format:				U8		
		Used in adaptive filtering to specify the lower boundary of the smooth 4 pixel area.						
	15:8	Reserved						
		Access:			RO			
		Format:			MBZ			



			SFC_AVS_STAT	E_BOD	Υ	
	7:0	MAX Derivative Poi	nt 8			
		Format:			U8	
		Used in adaptive filt	ering to specify the lower	boundary o	of the smooth 8 pixel area.	
2	31:13	Reserved				
		Access:			RO	
		Format:			MBZ	
	12	Reserved				
		Access:			RO	
		Format:			MBZ	
	11:8	Input Horizontal Si	ting Value - Specifies th	e horizonta	l siting of the input	
		Value			Name	
		0000b	O(fraction in integer))		
		0001b	1/8			
		0010b	2/8			
		0011b	3/8	3/8		
		0100b	4/8			
		0101b	5/8	5/8		
		0110b	6/8	6/8		
		0111b	7/8	7/8		
		1000b	8/8			
		- 4446		nming Not		
			zontal chroma siting shou	uid be prog	rammed to zero.	
	7:4	Reserved			no.	
		Access: Format:			RO	
	2.0	<u> </u>		-:4: 6 41	MBZ	
	3:0	input vertical Siting	g - Specifies the vertical Value	siting of tr	Name	
		000b	value	0	Name	
		0001b				
		0010b		1/8 2/8		
		0010b		3/8		
		0100b		4/8		
		0101b		5/8		
		0110b		6/8		
				J, J		



SFC_AVS_STATE_BODY						
0111b	7/8					
1000b	8/8					
	Programming Notes					
For 444 and 422 format, verti	cal chroma siting should be programmed to zero.					



SFC_FRAME_START_BODY

SFC_FRAME_START_BODY						
Size (in bits):	32					
Default Value:	0x0000000	00				
DWord	ı	Bit	Description			
0		31:0	Reserved			
			Access:	RO		
			Format:	MBZ		



SFC_HDR_STATE

			SFC_HDR_S	TATE		
Size (in l	bits):	96				
Default '	Value:	0x00000	0000, 0x00000000, 0x00000000			
DWord	Bit		Des	scription		
01	63:48	Reserved				
		Access:			RO	
		Format:			MBZ	
	47:12	Address				
		Format:	GraphicsAddress[47	' :12]		
		Specifies the	graphics base address used to fe	etch SFC_EC	OTF_OETF_STATE surfacetable into SFC.	
	11:0	Reserved				
		Access:			RO	
		Format:			MBZ	
2	31:15	Reserved				
		Access:		RO		
		Format:			MBZ	
	14:13	Surface Tiled	Mode			
		Format:			U2	
			rfaces: This field specifies the til	ed resource		
		Value	Name		Description	
		0	TRMODE_NONE		iled resources	
		1	TRMODE_TILEYF		tiled resources	
		2	TRMODE_TILEYS	64KE	3 tiled resources	
		3	Reserved			
	12	Reserved				
		Access:			RO	
		Format:			MBZ	
	11		er Cache Select		1	
		Default Value	2:		0 Disable	
		Format:			U1	
			Progran	nming Not	es	
		This must be				
			This must be set to 0			



	SFC_HC	OR_STATE			
10	Compression Type				
	Default Value:	0 Disable			
	Format:	boolean			
	This field is applicable only when Mem not supported on this surface, it must be	ory compression is enabled. As memory compression is be 0.			
9	Memory Compression Enable				
	Default Value:	0 Disable			
	Format:	Enable			
	Programming Notes Memory compression is not supported for this surface Must be 0.				
8:7	Arbitration Priority Control				
	Format: HEVC_ARBITRAT	ION_PRIORITY			
6:1	Index to Memory Object Control State (MOCS) Tables				
	Format:	U6			
	The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.				
0	Reserved				



SFC HISTOGRAM SURFACE

SFC HIST SURF - SFC HISTOGRAM SURFACE

Size (in bits): 160

Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,



SFC_HIST_SURF - SFC_HISTOGRAM_SURFACE

SFC would output histogram to a surface with 256-bins when histogram streamout is enabled in SFC_STATE. This represent the write out surface structure.

DWord	Bit	Description	
03	127:96	HistogramBinLumaY[3]	
		Format:	U32
	95:64	HistogramBinLumaY[2]	
		Format:	U32
	63:32	HistogramBinLumaY[1]	
		Format:	U32
	31:0	HistogramBinLumaY[0]	
		Format:	U32
4255	31:0	HistogramBinLumaY[4255]	



SFC_IEF_STATE_BODY

		SFC_IEF_STAT	E_BODY			
Size (in bits): Default Value:		736 0x0294806C, 0x39CFD1FF, 0x039F0000, 0x9A6E4000, 0x00601180, 0xFFFE2F2E, 0x00000000, 0xD82E0000, 0x8285ECEC, 0x00008282, 0x00000000, 0x02117000, 0xA38FEC96, 0x00008CC8, 0x00000000, 0x00002000, 0x00000000, 0x00000400, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	De	escription			
0	31:28	Reserved				
		Access: RO				
		Format:	MBZ			
	27:23	R3c Coefficient				
		Default Value:		5		
		Format: U0.5				
		IEF smoothing coefficient, see IEF map.				
	22:18	R3x Coefficient				
		Default Value:				
		Format:				
		IEF smoothing coefficient, see IEF map.				
	17:12	Strong Edge Threshold				
		Default Value:			8	
		Format:			U6	
		If EM > Strong Edge Threshold the basic VSA detects a strong edge.				
	11:6	Weak Edge Threshold				
		Default Value:			1	
		Format:			U6	
		If Strong Edge Threshold > EM > Weak Edge Threshold the basic VSA detects a weak edge.				
	5:0	Gain Factor				
		Default Value:			44	
		Format:			U6	
		User control sharpening strength.				



1	31.27	SFC_IEF_STATE_I				
	31.27	Default Value: 7		7		
				U0.5		
		IEF smoothing coefficient, see IEF map.				
	26:22	R5cx Coefficient				
		Default Value: 7		7		
		Format:	1	U0.5		
		IEF smoothing coefficient, see IEF map.				
	21:17	R5x Coefficient				
		Default Value: 7		7		
		Format:	Format: U0.			
		IEF smoothing coefficient, see IEF map.				
	16:14	Strong Edge Weight				
		Default Value:		7		
		Format:		U3		
		Sharpening strength when a <u>STRONG</u> edge is found in basic VSA.				
	13:11	Regular Weight				
		Default Value:		2		
		Format:		U3		
		Sharpening strength when a <u>WEAK</u> edge is found in basic VSA.				
	10:8	Non Edge Weight				
		Default Value:		1		
		Format:		U3		
		. Sharpening strength when <u>NO EDGE</u> is found in basic VSA.				
	7:0	Global Noise Estimation				
		Default Value: 25				
		Format:				
		Global noise estimation of previous frame.				
	31:28	Reserved				
		Access:	RO			



		SFC_IEF_STATE_	BODY	/	
	27:22	Hue_Max			
		Default Value:			14
		Format:			U6
		Rectangle half width.			
	04.46				
	21:16	Sat_Max			21
		Default Value:			31
		Format:			U6
		Rectangle half length.			
	15:8	STD Cos(alpha)			
		Format:		S0.7	
		Default Value = 79/128			
	7:0	STD Sin(alpha)			
		Format:		S0.7	
		Default Value = 101/128			
3	31:24	V_Mid			
		Default Value:		1	54
		Format:		L	J8
		Rectangle middle-point V coordinate.		,	
	23:16	U_Mid			
		Default Value:		1	10
		Format:		ι	J8
		Rectangle middle-point U coordinate.		<u>'</u>	
	15	VY_STD_Enable			
		Format:	Enabl	e	
		Enables STD in the VY subspace.			
	14:12	Diamond Margin			
		Default Value:			4
		Format:			U3
	11	Reserved			
		Access:		RO	
		Format:		MBZ	



		I	SFC_IEF_STATE_BODY			
	10:0	S3U				
		Format:	S2.8			
		Cl 2 (1)	. Cil. I. Ci. DVII.E			
			per part of the detection PWLF.			
		Deafult: 0/256				
4	31	Skin Detail Facto				
		Format:		U1		
			operation only when one of the following condition	ons exists:		
		when the c	ontrol bit SkinToneTunedIEF_Enable is on.			
		content of	DetailFactor is equal to 0, sign(SkinDetailFactor the detected skin tone area is detail revealed.Who kinDetailFactor) is equal to -1, and the content of I revealed.	en SkinDetailFactor is equa		
		Value	Name			
		0	Detail Revealed [Default]			
		1	Not Detail Revealed			
	30:24	Diamond_du				
		Default Value:		0		
		Format:		S6		
		Rhombus center	shift in the sat-direction, relative to the rectangle	center.		
	23:21	HS_margin				
		Default Value:		3		
		Format:		U3		
		Defines rectangle	margin.			
	20:13	Diamond_alpha				
		Format:	U2.6			
		1 / tan()				
		Deafult: 100/64				
	12:7	Diamond_Th				
		Default Value:		35		
		Format:		U6		



	6:0	SFC_IEF_STATE_BODY Diamond_dv			
		Default Value:		0	
		Format:		S6	
		Rhombus center shift in the hue-direction, relative to the	rectangle cente	r.	
5	31:24	Y_point_4			
		Default Value:		255	
		Format: Fourth point of the Y piecewise linear membership functi		U8	
		Tourist point of the 1 piecewise linear membership functi	OH.		
	23:16	Y_point_3		254	
		Default Value:	254		
		Format: Third point of the Y piecewise linear membership functio	U8		
	15.0	V noint 2			
	13.0	Y_point_2 Default Value:		47	
		Format:		U8	
		Second point of the Y piecewise linear membership function.			
	7:0	Y_point_1			
		Default Value:		46	
		Format:		U8	
		First point of the Y piecewise linear membership function	ı.		
5	31:16	Reserved			
		Access:	RO		
		Format:	MBZ		
	15:0	INV_Margin_VYL			
		Format: UC).16		
		1 / Margin_VYL			
		Default: 3300/65536			
7	31:24				
		Default Value:		216	
		Format:		U8	
		Y Point 1 of the lower part of the detection PWLF.			



		SFC_IEF_STATE_E	BODY	
	23:16	POL		
		Default Value:		46
		Format:		U8
		Y Point 0 of the lower part of the detection PWLF.		
	15:0	INV_Margin_VYU		
		Format:	U0.16	
		1 / Margin_VYL		
		Default: 1600/65536		
8	31:24	B1L		
		Default Value:		130
		Format:		U8
		V Bias 1 of the lower part of the detection PWLF.		
	23:16			[
		Default Value:		133
		Format:		U8
		V Bias 0 of the lower part of the detection PWLF.		
	15:8	P3L		_
		Default Value:		236
		Format:		U8
		Y Point 3 of the lower part of the detection PWLF.		
	7:0	P2L		
		Default Value:		236
		Format:		U8
		Y Point 2 of the lower part of the detection PWLF.		
9	31:27	Y_Slope_2		
		Format:	U2.3	
		Slope between points Y3 and Y4.		
		Default: 31/8		



		SFC_IEF_STA	TE_BODY	
	26:16			
		Format:	S2.8	
		Slope 0 of the lower part of the detection	D\\/! F	
		Default: -5/256	F VV LI.	
	15:8	B3L		
	15.0	Default Value:	13	0
		Format:	U8	
		V Bias 3 of the lower part of the detection	PWLF.	
	7:0	B2L		
		Default Value:	13	0
		Format:	U8	
		V Bias 2 of the lower part of the detection	PWLF.	
10	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	S2L		
		Format:	S2.8	
		Default: 0/256		
		Slope 2 of the lower part of the detection	PWLF.	
	10:0	S1L	i	
		Format:	S2.8	
		Default: 0/256		
		Slope 1 of the lower part of the detection	PWLF.	
11	31:27	Y_Slope1		
		Format:	U2.3	
		Slope between points Y1 and Y2.		
		Default: 31/8		
	26:19	P1U		
		Default Value:		66
		Format:		U8
		Y Point 1 of the upper part of the detection	n PWLF.	



		SFC_IEF_STATE_BOD	Υ	
	18:11	POU		
		Default Value:		46
		Format:		U8
		Y Point 0 of the upper part of the detection PWLF.		
	10:0	S3L		
		Format:	S2.8	
		Slope 3 of the lower part of the detection PWLF.		
		Default: 0/256		
12	31:24	B1U		
		Default Value:		163
		Format:		U8
		V Bias 1 of the upper part of the detection PWLF.		
	23:16	BOU		
		Default Value:		143
		Format:		U8
		V Bias 0 of the upper part of the detection PWLF.		
	15:8	P3U		
		Default Value:		236
		Format:		U8
		Y Point 3 of the upper part of the detection PWLF.		
	7:0	P2U		
		Default Value:		150
		Format:		U8
		Y Point 2 of the upper part of the detection PWLF.		
13	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:16	SOU		
		Format:	S2.8	
		Slope 0 of the upper part of the detection PWLF.		
		Default: 256/256		



		SFC_IEF_S	STATE_BODY							
	15:8	B3U								
		Default Value:	140							
		Format:		U8						
		V Bias 3 of the upper part of the dete	ection PWLF.							
	7:0	B2U								
		Default Value:		200						
		Format:		U8						
		V Bias 2 of the upper part of the dete	ection PWLF.							
14	31:22	31:22 Reserved								
		Access:	RO							
		Format:	MBZ							
	21:11	11 S2U								
		Format:	S2.8							
		Default: -179/256								
		Slope 2 of the upper part of the dete	ection PWLF.							
	10:0	0 S1U								
		Format:	S2.8							
		Default: 113/256								
		Slope 1 of the upper part of the detection PWLF.								
15	31:29	Reserved								
		Access:	RO							
		Format:	MBZ							
	28:16									
		Default Value:		0						
		Format:		S2.10						
		Transform coefficient								
	15:3	CO								
		Default Value:		1024						
		Format:		S2.10						
		Transform coefficient								



	2	Reserved	TATE_BODY	
		Access:	RO	
		Format:	MBZ	
	1	YUV Channel Swap	,	
	0	Transform Enable		
16	31:26	Reserved		
		Access:	RO	
		Format:	MBZ	
	25:13	C3	·	
		Default Value:	0	
		Format:	S2.10	
		Transform coefficient		
	12:0	C2		
		Default Value:	0	
		Format:	S2.10	
		Transform coefficient		
17	31:26	Reserved		
		Access:	RO	
		Format:	MBZ	
	25:13			
		Default Value:	0	
		Format:	S2.10	
		Transform coefficient		
	12:0	C4		
		Default Value:	1024	
		Format:	S2.10	
		Transform coefficient		
18	31:26	Reserved		
		Access:	RO	
		Format:	MBZ	
	25:13	C7		
		Default Value:	0	



		SFC_IEF_S	STATE_BODY			
	12:0					
		Default Value:	0			
		Format:	S	2.10		
		Transform coefficient				
19	31:13	Reserved				
		Access:	RO			
		Format:	MBZ			
	12:0	C8				
		Default Value:	1	024		
		Format:	S	2.10		
		Transform coefficient				
20	31:22	Reserved				
		Access: RO				
		Format:				
	21:11	Offset out 1				
		Default Value:	0			
		Format:	S2.8			
		Offset out for Y/R.				
	10:0	Offset in 1				
		Default Value:	0			
		Format:	S2.8			
		Offset in for Y/R.				
21	31:22	Reserved	I.			
		Access:	RO			
		Format:	MBZ			
	21:11	Offset out 2				
		Default Value:		0		
		Format:		S2.8		
		Offset out for U/G.				
	10:0	Offset in 2				
		Default Value:		0		
		Format:		S2.8		
		Offset in for U/G.				



		SFC_IEF_STA	ATE_BODY	
22	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	Offset out 3		
		Default Value:	0	
		Format:	S2.8	
		Offset out for V/B.		
	10:0	Offset in 3		
		Default Value:		0
		Format:		S2.8
		Offset in for V/B.		



SFC_LOCK_BODY

			SI	C_LOCK	BODY				
Size (in b	oits):	32							
Default \	Value:	0x00000	000						
DWord	Bit	Description							
0	31:3	Reserved							
		Access:			F	RO			
		Format:			N	ИBZ			
	2	Reserved							
		Access:			F	RO			
		Format:			N	ИBZ			
	1	Pre-Scaled Out	put Surface O	utput Enable					
		Pre- Deblock	VC state comm	nand.	oixel output bas		VD Pixels	Output to	
		Flag	Deblock Flag		ls Output to M	emory		FC	
		0	0	Invalid for SF		``	Invalid for SFC Mode		
		0	I	Flitered Pixels	s (allow ON/OFF)	Filter Pixels Sent to SFC for Scaling		
		1	Non-Filter to SFC for S						
		1	ow /s OFF)	Filter Pixels Sent to SFC for Scaling.					
		VE - image enhanced pixel Output Enable For VE Mode, this field indicates if the VEBOX enable writing out the image enhanced pixels to memory which is streamed to SFC pipeli scaling. Filtered data is streamed directly from VEBOX to SFC through a dedicated internal interface. The pixel data send from VE to SFC is YUV format in 12-bit precision irrespectiv VEBOX input surface type, pixel precision, chroma format, and color format (RGBA/YUVA) following table shows allowed usage with VE -image enhanced pixel output enable along SFC being enabled. VE Output Surface Format Bits per channel Can SFC be enabled? Y8/ NV12/ AYUV/ YUYV/YVYU/UYVY/VYUY 8bit Yes RGBA8 8bit No RGBA10 10bit No							
		Y16/ P216/P01	16/ Y216/ Y416		16bit	Yes			



	SFC_LOCK_BODY
	When DN is enabled, DN output is always on.When DI is Enabled, VE must send the first DI constructed surface to SFC in case VEBOX state indicate two DI frames output, while stream out the second DI constructed surface to memory.Else the DI output which is enabled will be sent out to SFC. VE output surface Type is programmed in VE_State command.
0	VE-SFC Pipe Select



SFC_STATE_BODY

				SFC_STATE_BODY				
Size (in bits): Default Value:		1568 0x00000000, 0x00000000, 0x00000000, 0x00000000						
		0x000 0x000	000000, 0x0	00000000, 0x00000000, 0x00000000 00000000, 0x00000000, 0x00000000 00000000, 0x00000000, 0x00000000	, 0x0000000, 0x00000000,			
DWord	Bit			Description				
0	31:24	Reserved						
		Access:			RO			
		Format:			MBZ			
	23:18	Reserved			1 .			
		Access:			RO			
		Format:			MBZ			
	17:14	Reserved						
		Access:			RO			
		Format:			MBZ			
	13:12		Engine Mode					
		Format:			U2			
		Value	Name	Des	scription			
		00b		Single SFC mode.				
		01b		Left Most SFC in scalability/split-fi	rame mode.			
		10b		Right Most SFC in scalability/split-	-frame mode.			
		11b		Middle SFC in scalability/split-fran	ne mode.			
		Programming Notes						
		Mode bits Modebits. split	If SFC Pipe Mode is HCP-to-SFC and VE-to-SFC modes .Programmer need to ensure SFC Engine Mode bits programmed is the same as HCP_PIPE_MODE_SELECT command, Multi-Engine Modebits. For VE-SFC mode, this field has to be programmed according to the position of the					



Restriction In case of scalability, the tile width has to be a minimum of 128.

 Reserved
 RO

 Format:
 MBZ

10:8 **VD/VE Input Ordering Mode**

11

Format: U3

• VD mode: (SFC pipe mode set as "0")

• VE mode: (pipe mode set as "1 and 4")

For values for each mode, please refer to the table below:

• HCP mode : SFC Pipe Mode set as "2"

For values for each mode, please refer to the table below:

Value	Name	Description	Programming Notes	Exists If
0		16x16 block z-scan order - no shift		//VD Mode
1		16x16 block z-scan order - 4 pixels shift upward		//VD Mode
2		8x8 block jpeg z-scan order		//VD Mode
3		16x16 block jpeg z-scan order		//VD Mode
4		16x16 block VP8 row-scan order - no shift		//VD Mode
5-7		Reserved		//VD Mode
0		16x16 block HEVC Decoderrow-scan order -4 pixel shift upward		//HCP Mode
1		32x32block HEVC Decoderrow-scan order -4 pixel shift upward		//HCP Mode
2		64x64 block HEVC Decoder row-scan order -4 pixel shift upward		//HCP Mode
3		64x64 block VP9 Decoderrow-scan order - 8 pixel shift upward		//HCP Mode
[4-7]		Reserved		//HCP Mode



		SFC_STA	T	E_BODY	7				
0	8x4 block	column order	·, 6	4 pixel colum	n			//VE Mode	
1	4x4 block	column order, 64 pixel column					//VE Mode		
[2-7]	Reserved							//VE Mode	
		Pi	rog	gramming N	otes				
	ld shall be prograr		_				X. NO	TE: SFC supports	
Video		· · · · · ·	Sı	urface ormat	SFC	nput Chrom Sampling		/D/VE Input Ordering Mode	
	o LF and w/o OS for either ILDB	Note: VC1 LF	42	20 (NV12)	1		0		
	/ LF or w/ OS or w applies for either				INVA	LID with SF	II C	NVALID with SFC	
AVC w	/o LF		М	lonochrome	0		0	1	
AVC w	/o LF		42	420 (NV12)		1		0	
AVC w	ith LF		М	lonochrome	0		1	1	
AVC/V	P8 with LF	420 (NV12)		20 (NV12)	1		1		
VP8 w/	o LF	420 (NV12)		20 (NV12)	1		4		
JPEG (\	YUV Interleaved)			lonochrome	nochrome 0		2		
JPEG (\	YUV Interleaved)			420		1			
JPEG (\	YUV Interleaved)			422H_2Y 2		2		2	
JPEG (\	YUV Interleaved)		42	22H_4Y	2		3		
JPEG (\	YUV Interleaved)		44	44	4		2		
	YUV Interleaved)		1	11	5		2		
	ld shall be program				hance		s used		
VEROX	MODE	VEBOX Single Pipe Enable Bit	e	SFC Input Surface Form	nat	SFC Input Chroma Su Sampling	b	VD/VE Input Ordering Mode	
1.	DN/HP with RGB	1		Monochrom	e	0		1	
	input	1		420 (NV12)		1		1	
	Camera pipe	1		422H		2		1	
3.	(DM) enabled IECP with FECSC, CCM, FGC filters enabled	1		444		4		1	
All oth	er modes:	0		Monochrom	e	0		0	



SFC_STATE_BODY

(Legacy DN/DI/IECP	0	420 (NV12)	1	0
features)	0	422H	2	0
	0	444	4	0

This field shall be programmed according to video mode used in HCP. Note: SFC supports progressive input and output only (interlace/mbaff is not supported).

progressive input and output only (internace) input is not supported).							
Video Mode	Surface Format	SFC Input Chroma Sub Sampling	VD/VE Input ordering mode				
HEVC 16x16 LCU	420/422/444	1/2/4	0				
HEVC 32x32 LCU	420/422/444	1/2/4	1				
HEVC 64x64 LCU	420/422/444	1/2/4	2				
VP9 64x64 LCU	420/444	1 / 4	3 / 4				

7:4 SFC Input Chroma Sub-Sampling

Value	Name	Description
0	4:0:0	SFC to insert UV channels
1	4:2:0	
2	4:2:2 Horizonatal	VD: 2:1:1
3	Reserved	
4	4:4:4 Progressive/Interleaved	

Programming Notes

This field shall be programmed according to video modes used in VDBOX. NOTE: SFC supports progressive input and output only (Interlaced/MBAFF is not supported).

Video Mode	Surface Format	SFC Input Chroma Sub-Sampling	VD/VE Input Ordering Mode
VC1 w/o LF and w/o OS Note: VC1 LF applies for either ILDB	420 (NV12)	1	0
VC1 w/ LF or w/ OS or w/ both Note: VC1 LF applies for either ILDB		INVALID with SFC	INVALID with SFC
AVC w/o LF	Monochrome	0	0
AVC w/o LF	420 (NV12)	1	0
AVC with LF	Monochrome	0	1
AVC/VP8 with LF	420 (NV12)	1	1
VP8 w/o LF	420 (NV12)	1	4
JPEG (YUV Interleaved)	Monochrome	0	2
JPEG (YUV Interleaved)	420	1	3



			SFO	C_STA	ATE_BC	DY			
		JPEG (YUV Int	erleaved)		422H_2Y		2	2	
		JPEG (YUV Int	erleaved)		422H_4Y		2	3	
	JPEG (YUV Interleaved)			444		4	2		
		This field shall	be programme	d accord	ing to Imag	ge enh	nancement modes u	used in VEBOX.	
		VEBOX MODE		Surf Forr		SFC I	nput Chroma Sub oling	VD/VE Input Ordering Mode	
		Legacy DN/DI	/IECP features	Mor	nochrome	0		0	
		Legacy DN/DI	/IECP features	420	(NV12)	1		0	
		Legacy DN/DI	/IECP features	422	Н	2		0	
		Legacy DN/DI	/IECP features	444		4		0	
		Capture/Came		Mor	nochrome	0		1	
		Capture/Came		420	(NV12)	1		1	
		Capture/Came	• •	422	Н	2		1	
		Capture/Came	• •	444		4		1	
3:	:0	SFC Pipe Mode							
		Value	Name		Description				
		0		VD-to-S	/D-to-SFC AVS				
		1		VE-to-S	/E-to-SFC AVS + IEF + Rotation				
		2		HCP-to-	HCP-to-SFC AVS				
		3		Reserve	Reserved				
		4		VE-to-S	E-to-SFC Integral Image				
		5							
		[6,15]		Reserve	d				
				P	Programming Notes				
			Pipe mode set to sub-IECP featu				ECP pipeline mode ndependently.	MUST be enabled.	
1 31:	:30	Reserved							
		Access:					RO		
		Format:					MBZ		
29:	:16	Input Frame R	esolution Heig	ht					
		Format:				U	14-1		
		Minus 1 in unit	of pixel [13:0].	It is set 1	to the value	e of th	e output resolution	or number of pixels	



SFC STATE BODY streaming into SFC from VD/HCP or VEBOX. Since the Max value support in 16K pixels, the max value allowed in 16K minus 1. VDBOX frame height is multiple of 16 for Video source and JPEG formats other than 400, 444 and 422H 2Y. VDBOX frame height is multiple of 8 for JPEG formats 400, 444 and 422H_2Y. VEBOX frame height is multiple of 4. • HEVC frame height is multiple of 8 VP9 frame height is multiple of 8. Min Resolution is 32 pixels. Max Resolution is up to 16K pixel eg. for 1920x1080 content, FrameHeightInMBsMinus1 is equal to 1087 (1080 rounded up 16 pixel boundary, minus 1. i.e. effectively specified as 1088 instead). Restriction: For Integral Image Mode, this field is Reserved and MBZ. 15:14 Reserved Access: RO Format: MBZ 13:0 | Input Frame Resolution Width Format: U14-1 Minus 1 in unit of pixel [13:0]. It is set to the value of the output resolution or number of pixels streaming into SFC from VD/HCP or VEBox. Since the max value support is 16k pixels, the max value allowed is 16K minus 1. VDBOX frame width is multiple of 16 for Video source and JPEG formats other than 400, 444 and 422H 2Y. VDBOX frame width is multiple of 8 for JPEG formats 400, 444 and 422H_2Y. VEBOX frame width is multiple of 16. • HEVC frame width is multiple of 8. VP9 frame width is multiple of 8. Min Resolution is 32 pixels. Max Resolution is up to 16K pixels. e.g. for 1920x1080 content, FrameHeightInMBsMinus1 is equal to 1087 (1080 rounded up 16 pixel boundary, minus 1. i.e. effectively specified as 1088 instead). Restriction For Integral Image Mode, this field is Reserved and MBZ. 2 31:24 Reserved RO Access:

MBZ

Format:



23:17	Reserved		SFC_STATE_BC					
23.17	Access:				RO			
	Format:				MBZ			
1.0		C 0 VIII	V/4 DCD		WIDE			
16	_	Space - 0- YUVes the color spa		t. RGB is	valid only with the VE-SFC mode.			
		alue			Name			
	0		YUV Color Space					
	1		RGB Color Space					
15:12	Output Chro	oma Downsam	pling co-siting posit	ion Hor	izontal Direction			
	Format:				U4			
	This field sp	ecifies the fract	tional position of the b	oilinear fi	ilter for chroma downsampling. In the			
	X-axis.							
	Value		Name		Description			
	0000b	0/8 (Left full	l pixel)		action_in_integer)			
	0001b	1/8			action_in_integer)			
	0010b	1/4 (2/8)			2 (fraction_in_integer)			
	0011b	3/8			3 (fraction_in_integer)			
	0100b	1/2 (4/8)		4 (fraction_in_integer)				
	0101b	5/8		5 (fraction_in_integer)				
	0110b	3/4 (6/8)		6 (fraction_in_integer)				
	0111b	7/8		7 (fr	7 (fraction_in_integer)			
	1000b	8/8						
			Programm	ing Not	os.			
	Programming Notes For 444 format, harizontal chroma citing should be programmed to zero							
11.0	For 444 format, horizontal chroma-siting should be programmed to zero.							
11:8	Output Chroma Downsampling co-siting position Vertical Direction							
	Format: U4 This field specifies the fractional position of the bilinear filter for chroma downsampling. In the							
	Y-axis.		are non position or the s					
	Value		Name		Description			
	0000b	0/8 (Left full	l pixel)	0 (fr	action_in_integer)			
	0001b	1/8		1 (fr	action_in_integer)			
	0010b	1/4 (2/8)		2 (fr	action_in_integer)			
	0011b	3/8	3/8		action_in_integer)			
	0100b	1/2 (4/8)		4 (fr	4 (fraction_in_integer)			
	0101b	5/8		5 (fr	action_in_integer)			
	0110b	3/4 (6/8)		6 (fr	action_in_integer)			
	0111b	7/8		7 (fr	action_in_integer)			



T	1	T	SFC_STA1	F_ROD	Υ				
	1000b 8/8								
			Duo	avammina	Note				
	For 444 a	and 422 form		gramming			be programmed to zero.		
7.0			lat, vertical critorila	co-siting va	iue si	louiu	be programmed to zero.		
7:6	Reserved Access:					RO			
	Format:					MBZ			
5		annal Swar	- Enoble			IVIDZ			
Э	Default V	annel_Swap	Enable				0		
	Format:	dide.					Enable		
		hould only b	e used with RGB ou	tput format	s and	l CSC (conversion is turned on. When		
		set,the R and		•			RGB channels as shown in the		
	Name	Bits	MSB Color Order	Swapped					
	RGBA8	8:8:8:8	A:B:G:R	A:R:G:B					
	RGBA10	2:10:10:10	A:R:G:B	A:B:G:R					
	RGB 5:6:5	5:6:5	R:G:B	B:G:R					
4	Reserved								
	Access:					RO			
	Format:					MBZ			
3:0	Output S	urface Forn	nat type						
	SFC outp	ut surface fo	ormat type.						
	Reserved								
	Value	Name	Desc	cription			Exists If		
	0		IV 4:4:4 (8:8:8:8 MSE				//Tile-Y/ Tile-X/Linear		
	1		3A8 4:4:4:4 (8:8:8:8 N)		//Tile-Y/ Tile-X/Linear		
	2	RGE	BA10 10:10:10:2 (2:10	0:10:10 MSB	-A:R:	G:B)	//Tile-Y/ Tile-X/Linear		
	3		5:6:5 (5:6:5 MSB-R:				//Tile-Y/ Tile-X/Linear		
	4	Plar	nar NV12 4:2:0 8-bit				//Tile-Y		
	5	Pac	ked YUYV 4:2:2 8-bit	t			//Tile-Y/ Tile-X/Linear		
	6	Pac	ked UYVY 4:2:2 8-bit	t			//Tile-Y/ Tile-X/Linear		
	7	Pac	ked integral Image 3	32-bit			//Linear		
	8	Pac	Packed integral Image 64-bit				//Linear		
	9		6 format				//Tile-Y		
	10	Y21	0 / Y216 Format				//Tile-Y / Tile-X / Linear		
			Pepth = 0 => Y210						
		BitC	epth = 1 => Y216						



			SF	C_STATE_E	BODY			
		11					//Tile-Y / Tile-X / Linear	
				Res	triction			
		For Integral Image Mode, output surface format type must be set to 32/64-bit Integral Image Plane.Driver/SW must ensure the max accumulated integral image value does not exceed the programmable output precision.HW will simply generate wrong value once it overflow in wrap around case.						
3	31	Reserved						
	30	Reserved						
		Access:				RO		
		Format:				MBZ		
	29:24							
		Access:				RO		
		Format:				MBZ		
	23		n Streamout					
		Format: Boolean						
	22	Tile Type						
		Format: Boolean 0 : Real HCP Tile Mode						
		1 : Virtual HCP Tile Mode						
		Programming Notes						
		This field is only used when SFC Pipe Mode is HCP-to-SFC.						
		In Real HCP Tile Mode, video streams defines the tile boundary. In Virtual HCP Tile Mode, driverstreams defines the tile boundary.						
	24.20		HCP Tile Mode, driv	erstreams define	s the the bo	oundary.		
	21:20	This field	is valid only for outp bits have valid data		/Y216/Y416	5. This field	is used to specify how many	
		Value	Name			Description		
		0	10BitFormat	Higher 10 bits a	re valid and	l lower 6 bi	ts are 0	
	19	CSC Enable This field is set when YUV to RGB or RGB to YUV conversion is required or the RGB/YUV range conversion is required. CSC conversion matrix need to be programmed accordingly.						
				Res	triction			
		For Integr	ral Image Mode, this	field is Reserved	and MBZ.			



SFC STATE BODY

18 Color Fill Enable

Programming Notes

This field could be enabled only if the scaled resolution is smaller than the output/display resolution. If enabled, HW will fill the gap with programmable pixel values. Else, nothing will be filled in the gap region.

Usage: Color fill must be enabled for the first time/pass when a new surface is allocated/ used. Optional for subsequence frames since the gap region is filled with default pixels by prior passes.

In scalability mode ie. (SFC Engine Mode != 00), gray fill should be set only for left mosttile and for other tiles it should be disabled.

17:16 Rotation Mode

Format: U2

Value	Name
00b	0 (degrees)
01b	90 Clockwise
10b	180 Clockwise
11b	270 Clockwise

Programming Notes

SFC rotation (90, 180 and 270) should be set only on VEBox input mode and SFC output set to TileY.

Restriction:

- For Integral Image Mode, this field is Reserved and MBZ.
- For VDBox Mode, this field is Reserved and MBZ.
- For linear or TileX SFC output, this field is Reserved and MBZ.

15 **Reserved**

Access: RO
Format: MBZ

14 Mirror mode

Format: Boolean

Value	Name
0	Mirror mode Disabled
1	Mirror mode Enabled

Programming Notes

0: Mirror Mode disabled



			SFC_STATE_BODY					
	1 : Mir	ror Mode enabled						
13	Mirror type							
	Format	t:	Boolean					
		Value		Name				
	0		Horizontal flip					
	1		Vertical flip					
			Programming Note	<u> </u>				
	0 : Hor	izontal flip						
	1:Ver	tical flip						
			Restriction					
	When	When Mirror mode is set to 0, this field should be programmed to 0.						
	should	This field enables the high-quality UV channel upsampler prior to IEF filter process. This field should be disabled when the source pixels and output pixels are kept with the same chroma subsample type and IEF is disabled.						
	Restriction							
11		For Integral Image Mode, this field is Reserved and MBZ.						
11	Access			RO				
	Format			MBZ				
10								
9	Bypass	X Adaptive Filteri	ng					
	Value	Name	D	escription				
	0	Enable X Adaptive Filtering						
	1	Disable X Adaptive Filtering	The X direction will use Defau l the smooth and sharp filters ra	It Sharpness Level to blend between ather than the calculated value.				
8	Bypass	Y Adaptive Filteri	ng					
U		Name	De	escription				
Ü	Value	Name		escription				



	_		SFC_S1	TATE_BOD	Υ		
		Disable Y Adaptive Fi			fault Sharpness Level to blend between rs rather than the calculated value.		
7	AVS Scaling Enable						
	Value	Name	Description				
	1	Enable					
	0	Disable	The scaling factor	r is ignored and a	scaling ratio of 1:1 is assumed.		
6	Adaptiv	e Filter fo	all Channels				
	Value		Name		Description		
	1	Enable Ad	aptive Filter on U	V/RB Channels	8-tap Adaptive Filter Mode is on		
	0	Disable Ad	daptive Filter on U	V/RB Channels			
	- C 1			Programming I			
	 		nabled if 8-tap Ad	aptive filter mode	e is on. Else it should be disabled.		
5:4		er Mode					
	Value		Name				
	0		Poly-phase filter + Bilinear (adaptive) poly-phase filter + Bilinear (adaptive)				
	1		· · · · · · · · · · · · · · · · · · ·				
	3	Bilinear filter only Reserved					
	3	Rese	ervea				
	Programming Notes						
	In VD-to-SFC mode, value of 1 is not allowed.						
3	Enable 8 tap for Chroma channels filtering						
	This bit enables 8 tap filtering for Chroma Channels. Programming Notes						
	8tap enable should only be enabled when SFC Input Chroma Sub-Sampling = 4 (ie. 444 input						
	format to SFC).						
2	IEF4Smo	ooth_Enab	le				
	Value	Name		D	Pescription		
	0	[Default]	IEF is operating	as a content adap	otive detail filter based on 5x5 region.		
	1		IEF is operating	as a content ada	otive smooth filter based on 3x3 region		
	Restriction						
	 -		Mode, this field is	s Reserved and M	IBZ.		
1		ne Tuned I					
	Exists If	:	//	EF Enable = 1			



			SFC_STA	TE_BODY					
		Restriction							
		For Integral Image Mode, this field is Reserved and MBZ.							
	0	IEF Enable							
		Value	Name		Description				
		1	Enable	IEF Filter is Ena	bled				
		0	Disable	IEF Filter is Disa	abled				
				D () ()					
		For Integral Inco	as Mada and VD Mada	Restriction	mund and MD7				
	24.00		ge Mode and VD Mode	, this field is Rese	rved and MBZ.				
4	31:30	Reserved			DO.				
		Access:			RO MBZ				
	22.16	Format:			MBZ				
	29:16	Source Region Format:	leight	U14	1				
		FOITIAL.		014	1				
		e.g. for 1920x1080 content, FrameHeightInMBsMinus1 is equal to1087 (1088 lines); however, the crop region height should be set to 1079(1080 lines). The last 8 lines are assumed to be not usable and should not be used as source pixels for Scaling or IEF operations. Otherwise, the bad pixels will breach and cause artifacts into the scaled output frame.							
		Restriction : For Integral Image Mode, this field is Reserved and MBZ.							
		Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422/444/400 - no restrictions, except for AVS bypass case (ie. 1:1 scaling) where restriction is tied to chroma output format. Min Resolution is 32 pixels. Max Resolution is 16K pixels.							
				Restriction					
		In VD-to-SFC and HCP-to-SFC modes, this field must be programmed to same value as Input Frame Resolution Height.							
	15:14	Reserved							
		Access:			RO				
		Format: MBZ							
	13:0	Source Region \	Width						
		Format:		U14	I-1				
		Source/Crop Region Width Minus 1 of the Input Frame in Unit of Pixel [13:0]. This field specifies the source/crop region of the input frame used for scaling of the graphic							



SFC STATE BODY view. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. The max value should be programmed to be equal or small than the input FrameWidthinMBminus 1 field. e.g. for 1920x1080 content, FrameWidthInMBsMinus1 is equal to1919 (1920 pixel wide); however, the crop region width should be set to less than 1909(1910 pixel wide). The last 10 pixels of the frame are assumed to be not usable and should not be used as source pixels for Scaling or IEF operations. Otherwise, the bad pixels will breach and cause artifacts into the scaled output frame. Restriction: For Integral Image Mode, this field is Reserved and MBZ. Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions, except for AVS bypass case (ie. 1:1 scaling) where restriction is tied to chroma output format. Min Resolution is 32 pixels. Max Resolution is 16K pixels. Restriction In VD-to-SFC and HCP-to-SFC modes, this field must be programmed to same value as Input Frame Resolution Width. 5 31:30 Reserved RO Access: Format: MBZ 29:16 Source Region Vertical Offset U14 Format: Vertical Offset Of The SRC Region Relative To The Starting Position Of The Input Frame In Unit Of Pixel [13:0] This field specifies the vertical offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. This value should be set to zero if the starting corner of the crop region is same as the input frame region. The sum of this value and the src/crop region size heightminus1 must be programmed to be equal or small than the input FrameHeightinMBminus 1 field. Restriction: For Integral Image Mode, this field is Reserved and MBZ. Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422/444/400 - no restrictions. Restriction In VD-to-SFC and HCP-to-SFC modes, this field is Reserved and MBZ.. 15:14 **Reserved** Access: RO Format: MBZ



		SFC_STAT	E_BODY	
	13:0	Source Region Horizontal Offset		
		Format:	U14	
		Horizontal Offset Of The SRC Region Relative To The Starting Position Of The Input Frame In Unit Of Pixel [13:0] This field specifies the horizontal offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. This value should be set to zero if the starting corner of the crop region is same as the input frame region. The sum of this value and the src/crop region size widthminus1 must be programmed to be equal or small than the input FrameWidthinMBminus 1 field. Restriction: For Integral Image Mode, this field is Reserved and MBZ. Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 444/400 - no restrictions.		
			Restriction	
		In VD-to-SFC and HCP-to-SFC modes, this field is Reserved and MBZ		
6	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:16	Output Frame Height		
		Format:	U14-1	
		It is set to the value of the final output resolution of the graphic view. Since the max value support is 16k pixels, the max value allowed is 16K minus 1.		
		Restriction: For Integral Image Mode, this field is Reserved and MBZ.		
		Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 of 2. 422/444/400 - no restrictions. Min Resolution is 32 pixels. Max Resolution is 1		
	15:14	Reserved		
		Access:	RO	
		Format:	MBZ	
	13:0	Output Frame Width		
		Format:	U14-1	
		It is set to the value of the final output resolution of the graphic view. Since the max value support is 16k pixels, the max value allowed is 16K minus 1.		
		Restriction: For Integral Image Mode, this field is Reserved and MBZ.		
		Restriction: For AVS mode, the restriction is tied to chroma output format type: 4 of 2. 422 - multiple of 2. 444/400 - no restrictions. Min Resolution is 32 pixels. Wesolution is 16K pixels.		



		SFC_STATE_BOD	Y					
7	31:30	Reserved						
		Access:		RO				
		Format:		MBZ				
	29:16	Scaled Region Size Height						
		Format:	U14-	1				
		It is set to the height of the scaled region over the ou	utput	frame of the graphic view.				
		Restriction : For AVS mode, if rotation_mode = 0/180, the restrict	ion is	stied to chroma output format type:				
		420 - multiple of 2. 422/444/400 - no restrictions.		, the to emorna output format type.				
		For AVS mode, if rotation_mode = 90/270, the restrict	ction	is tied to chroma output format type:				
		420/422 - multiple of 2. 444/400 - no restrictions. Min Resolution is 32 pixels. Max Resolution is 16K	nivel	s				
		In Resolution is 32 placis. Max resolution is lok	PIACI	5.				
		Programming	Note	es .				
		The Max Value = < [The Output Frame Height Minus1].						
		Restriction						
		In VD-to-SFC, HCP-to-SFC and AV1-to-SFCmodes, this field should be programmed to a value of Output Frame Height Minus1						
	15:14	Reserved						
		Access:		RO				
		Format:		MBZ				
	13:0	Scaled Region Size Width						
		Format:	U14-	.1				
		It is not to the Width of the spaled wasing according	.4	france of the graphic view.				
		It is set to the Width of the scaled region over the output frame of the graphic view.						
		Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions. Min Resolution is 32 pixels. Max						
		Resolution is 16K pixels		, , , , , , , , , , , , , , , , , , ,				
				7				
		Programming Notes						
		The Max Value = < [The Output Frame Width Minus1].						
		Restriction						
		In VD-to-SFC, HCP-to-SFC and AV1-to-SFCmodes, this field should be programmed to a value of Output Frame Width Minus1						
8	31	Reserved						
		Access:		RO				
		Format:		MBZ				



		SFC_STATE_BODY					
	30:16	Scaled Region Vertical Offset					
		Format:	S14				
		Vertical Offset (in pixels) Of The Scaled Region Relative Output Frame In Unit Of Pixel [13:0]	es to The Starting Position Of The				
		This field specifies the vertical offset of the starting position	n of the scaled region relatives to the				
		starting position (pixel 0,0) of the output frame. The gap between the scaled and output frame shall be filled by hardware with a set of programmed YUV/RGB values (Grey Bar). This value should be set to zero if the starting corner of the scaled region is same as the output frame region. The sum of this value and the scaled region size Heightminus1 must be programmed to be equal or small than the output FrameHeightinMBminus 1 field plus 16.					
		Restriction					
		For Integral Mode, this field is reserved and MBZ					
		For AVS mode, the restriction is tied to chroma output for 422/444/400 - no restrictions.	rmat type: 420 - multiple of 2.				
		In VD-to-SFC, HCP-to-SFC and AV1-to-SFC modes, this fie	eld is Reserved and MBZ				
	15	Reserved					
		Access:	RO				
		Format:	MBZ				
	14:0	Scaled Region Horizontal Offset					
		Format:	S14				
		Horizontal Offset (in pixels) Of The Scaled Region Relative The Output Frame In Unit Of Pixel [13:0] This field specifies the horizontal offset of the starting positive the starting position (pixel 0,0) of the output frame. The grame shall be filled by hardware with a set of programme value should be set to zero if the starting corner of the scaled region. The sum of this value and the scaled region programmed to be equal or small than the output Frame! Restriction: For Integral Image Mode, this field is Reserve.	sition of the scaled region relatives to ap between the scaled and output ed YUV/RGB values (Grey Bar). This aled region is same as the output size Widthminus1 must be WidthinMBminus 1 field plus 16.				
		Restriction: For AVS mode, the restriction is tied to chron of 2. 422 - multiple of 2. 444/400 - no restrictions.	na output format type: 420 - multiple				
		Restriction					
		In VD-to-SFC, HCP-to-SFC and AV1-to-SFC modes, this field is Reserved and MBZ					
9	31:26	Reserved					
		Access:	RO				
		Format:	MBZ				
	25:16	Gray Bar Pixel - Y/R					
		Format:	U1.9				



		SFC_STATE_E	BODY						
		Range:[0.0, +1.0]							
			between the scaled region and the output frame JV or RGBA domain respectively.						
		Rest	riction						
		For Integral Image Mode, this field is Reserved							
	15:10	Reserved							
		Access:	RO						
		Format:	MBZ						
	9:0	Gray Bar Pixel - U/G							
		Format:	U1.9						
		Range: [0.0, +1.0]							
		This is the default value used to fill in the area between the scaled region and the output frame size (aka Gray Bar) in U or G channel on the AYUV or RGBA domain respectively.							
		Restriction							
		For Integral Image Mode, this field is Reserved							
10	31:26	26 Reserved							
-		Access:	RO						
		Format:	MBZ						
	25:16	Gray Bar Pixel - V/B							
		Format:	U1.9						
		Range:[0.0, +1.0]							
		This is the default value used to fill in the area size (aka Gray Bar) in V or B channel on the AY	between the scaled region and the output frame UV or RGBA domain respectively.						
		Rest	riction						
		For Integral Image Mode, this field is Reserved and MBZ.							
	15:10	Reserved							
		Access:	RO						
		Format:	MBZ						
	9:0	Gray Bar Pixel - A							
		Format:	U1.9						
		Range:[0.0, +1.0]							
		This is the default value used to fill in the area	between the scaled region and the output frame						



			SFC_STAT	E_BODY					
		size (aka Gray	Bar) in A channel on the A	/UV or RGBA do	main respectively.				
	Restriction								
	24.26	For Integral Image Mode, this field is Reserved and MBZ.							
11	31:26	Access:			RO				
		Format:			MBZ				
	25.16		blue for V shannel (For Mo	no Innut Cunna					
	25.10	Exists If:	Alue for V channel (For Mo //Input NOT originate		orty				
		Format:	U1.9	ed by VEDON.					
		Torrida	0 1.3						
		Range: [0.0, +	1.0]						
		•	cifies the UV default value fi to Monochrome.	ll in to the UV οι	utput channels when input from				
		Restriction							
		Not used when input is originated by VEBOX (Including Integral Image Mode).							
	15:10	Reserved							
		Access:			RO				
		Format:			MBZ				
	9:0	UV Default value for U channel (For Mono Input Support)							
		Exists If:	//Input NOT originate	ed by VEBOX.					
		Format:	U1.9						
		Range: [0.0, +	1.0]						
		-	cifies the UV default value fi to Monochrome.	II in to the UV οι	utput channels when input from				
				Restriction					
		Not used whe	en input is originated by VEE	3OX (Including Ir	ntegral Image Mode).				
12	31:10	Reserved							
		Access:			RO				
		Format:			MBZ				
	9:0	Alpha Defaul	t Value						
		Format:			U1.9				
		Range: [0.0, +	1.0]						
		This field spec	cifies the Alpha default value	e fill into the alpl	ha output channel when output				



		SFC_STATE_B	ODY					
		format type is set to RGBA8/10.						
		Restriction						
		For Integral Image Mode, this field is Reserved a	and MBZ.					
13	31:28	Reserved						
		Access:		RO				
		Format:		MBZ				
	27:5	Scaling Factor Height						
		Format:	U4	.19				
		This field specifies the scaling ratio of the vertical scaled region. The destination pixel coordinate, y mapping back to the source input pixel coordina The field specifies the ratio of crop height resolution the equation.	/-axis, is n ite.	nultiplied with this scaling factor to				
	4:0	Reserved						
		Access:		RO				
		Format:		MBZ				
14	31:28	Reserved						
		Access:		RO				
		Format:		MBZ				
	27:5	Scale Factor Width						
		Format:	U4	.19				
		This field specifies the scaling ratio of the horizor the scaled region. The destination pixel coordina mapping back to the source input pixel coordina. The field specifies the ratio of crop width resoluti the equations above.	te, x-axis, ite.	is multiplied with this scaling factor to				
	4:0	Reserved						
		Access:		RO				
		Format:		MBZ				
15	31:22	Reserved						
		Access:		RO				
		Format:		MBZ				
	21:0	Reserved						
		Access:		RO				
		Format:		MBZ				



16	31:12	Output Fra	ame Surface Base Addres	ss			
		Specifies t	Specifies the 4K byte aligned frame buffer address for outputting the scaled up/down image. Data is stored in Tile-Y format.				
		For Integra surface.	al Image mode, the accum	ulated integral imag	ge values will be packed linear in this		
		This field i	s ignored if I-frame only m	Programming No			
	11:0	Reserved	3 ignored if i-marile orlig if	lode is set to 0 (Disc	ible).		
	11.0	Access:			RO		
		Format:			MBZ		
17	31:16				IIIDE		
17	31.10	Access:			RO		
		Format:			MBZ		
	15:0	L	ama Surfaca Rasa Addres	s High			
	13.0	Output Frame Surface Base Address High This field is for the upper range [47:32] of Output Frame Surface Base Address.					
		surface.	al Image mode, the accum	ulated integral imag	ge values will be packed linear in this		
18	31:15	surface.	al Image mode, the accum	ulated integral imag	ge values will be packed linear in this		
18	31:15	surface.	al Image mode, the accum	ulated integral imag	ge values will be packed linear in this		
18	31:15	surface. Reserved	al Image mode, the accum	ulated integral imag			
18		Reserved Access: Format:		ulated integral imag	RO		
18		Reserved Access: Format:	al Image mode, the accum	ulated integral imag	RO		
18		Reserved Access: Format: Output Su Format:			RO MBZ		
18		Reserved Access: Format: Output Su Format:	rface Tiled Mode Surfaces:This field specifi	es the tiled resource	RO MBZ		
18		Reserved Access: Format: Output Su Format: For Media	rface Tiled Mode Surfaces:This field specifi	es the tiled resource	RO MBZ U2 e mode.		
18		Reserved Access: Format: Output Su Format: For Media Value	rface Tiled Mode Surfaces:This field specifies Nar	es the tiled resource	RO MBZ U2 e mode. Description		
18		Reserved Access: Format: Output Su Format: For Media Value Oh	rface Tiled Mode Surfaces:This field specifies Nare TRMODE_NONE	es the tiled resource	RO MBZ U2 e mode. Description No tiled resource		
18		Reserved Access: Format: Output Su Format: For Media Value 0h 1h	Surfaces:This field specifies Name TRMODE_NONE TRMODE_TILEYF	es the tiled resource	RO MBZ U2 e mode. Description No tiled resource Reserved		
18		Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h	rface Tiled Mode Surfaces:This field specifies Name TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS	es the tiled resource	RO MBZ U2 e mode. Description No tiled resource Reserved reserved tch Buffer Cache Select		
18	14:13	Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h	rface Tiled Mode Surfaces:This field specifies Nam TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS Reserved	es the tiled resource	RO MBZ U2 e mode. Description No tiled resource Reserved reserved		
18	14:13	Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h Output Fra Format:	Surfaces:This field specifies Name TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS Reserved TRMODE_TILEYS Reserved TRMODE_TILEYS	es the tiled resource	RO MBZ U2 e mode. Description No tiled resource Reserved reserved tch Buffer Cache Select MBZ		
18	14:13	Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h Output Fra Format:	rface Tiled Mode Surfaces:This field specifie Nam TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS Reserved ame Surface Base Addres Name	es the tiled resource ne	RO MBZ U2 emode. Description No tiled resource Reserved reserved tch Buffer Cache Select MBZ Description		
18	14:13	Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h Output Fra Format:	Surfaces:This field specifies Name TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS Reserved TRMODE_TILEYS Reserved TRMODE_TILEYS	es the tiled resource ne	RO MBZ U2 e mode. Description No tiled resource Reserved reserved tch Buffer Cache Select MBZ		
18	14:13	Reserved Access: Format: Output Su Format: For Media Value 0h 1h 2h 3h Output Fra Format:	rface Tiled Mode Surfaces:This field specifie Nam TRMODE_NONE TRMODE_TILEYF TRMODE_TILEYS Reserved ame Surface Base Addres Name	es the tiled resource ne	RO MBZ U2 e mode. Description No tiled resource Reserved reserved tch Buffer Cache Select MBZ Description Description Description Description Description Description		



			SFC_STATE_BODY				
	11	Reserved					
		Access:	RO				
		Format:	MBZ				
	10	Compression	Туре				
		Format:	U1				
		This field is a	pplicable only when Memory compression is enabled.				
		Value	Name				
		0	Media Compression Enabled [Default]				
		1	Render Compression Enabled				
	9	Output Fran	e Surface Base Address - Memory Compression Enable				
		Format:	Enable				
		Memory con	npression will be attempted for this surface.				
	8:7	Output Fran	e Surface Base Address - Arbitration Priority Control				
		Format:	HEVC_ARBITRATION_PRIORITY				
	6:1	Output Frame Surface Base Address - Index to Memory Object Control State (MOCS) Tables					
		Format:	U6				
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.					
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.					
	0	Reserved					
19	31:12	Specifies the This surface i	Fifer Surface Base Address 4K byte aligned frame buffer address for scratch space used for row/column store. It is used only if the internal buffer inside the SFC HW is not large enough to contain the memory accesses. The AVS line buffer needs to be a valid address even for 1:1 is used.				
		Programming Notes					
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00(Scalability workloads).					
	11:0	Reserved					
		Access:	RO				
		Format:	MBZ				
20	31:16	Reserved	,				
		Access:	RO				
		Format:	MBZ				



	15:0	AVS Line Buffer Surface Base Address High							
	13.0	This field is for the upper range [47:32] of AVS Line Buffer Surface Base Address. AVS Line buffer							
		address needs	to be	valid even f	or 1:1 sc	aling if SFC	is used	d.	
					Pro	ogramming	Note	es	
		This field nee mode is not p			•	arately and o	exclusi	ively for each pipe when SFC engin	
21	31:15	Reserved							
		Access:						RO	
		Format:						MBZ	
	14:13	AVS Line Buf	fer Til	ed Mode					
		Format:						U2	
		For Media Su	rfaces	: This field s	pecifies	the tiled res	ource	mode.	
		Value		N	lame			Description	
		0h	TRM	10de_none			No ti	led resource	
		1h	TRM	10DE_TILEYF	:		4KB t	iled resources	
		2h	TRM	ODE_TILEYS	5		64KB	tiled resources	
		3h	Reserved						
	12	AVS Line Buffer Base Address - Row Store Scratch Buffer Cache Select							
		Format: U1							
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to							
		LLC.				1			
		Value		Nam	ie			Description	
		0		LLC		Buffer goir	ng to L	LC	
		Programming Notes							
		This suface does not support to put in Row Store Scratch Buffer.							
		Must be set to 0							
	11	Reserved							
		Access:						RO	
		Format: MBZ					MBZ		
	10	AVS Line Buf	fer Ba	se Address	- Memo	ry Compres	ssion I	Mode	
		Default Value	2:	0	Horizon	tal Compre	al Compression Mode		
		Format: U1							
		_				•		e refer to vol1a? Memory Data	
		Formats chap	ter - s	section (me				for more details.	
		Momentage	nross:	on is not sur		ogramming			
		Memory com Default to 0	pressi	on is not su	oported.	: ITIIS DIT IS I	not us	eu.	



			SFC_STA1	TE_BODY		
	9	AVS Line Buf	fer Base Address - Memor	y Compression Enable		
		Default Value	::	0 Disable		
		Format:		Enable		
		This bit contro	ol memory compression for	this surface		
			Pro	gramming Notes		
		This bit must	be set to 0 (Memory comp	ression is not supported in this surface)		
	8:7	AVS Line Buf	fer Base Address - Arbitra	tion Priority Control		
		Format:	HEVC_ARBITRATIO	N_PRIORITY		
	6:1	AVS Line Buf	fer Base Address - Index t	o Memory Object Control State (MOCS) Tables		
		Format:		U6		
		further define	ed in L3 and Page walker (m	che memory properties. The details of the controls are emory interface) control registers.		
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.				
	0	Reserved				
		store. This sur all row/column This field nee	face is used only if the inter n memory accesses. Pro	er address for the scratch space used for row/column nal buffer inside SFC HW is not large enough to contain gramming Notes rately and exclusively for each pipe when SFC engine		
				Restriction		
		For Integral Image Mode, this field is Reserved and MBZ.				
	11:0	Reserved				
		Access:		RO		
		Format:		MBZ		
23	31:16	Reserved				
		Access:		RO		
		Format:		MBZ		
	15:0	IEF Line Buffer Surface Base Address High This field is for the upper range [47:32] of IEF Line Buffer Surface Base Address. Programming Notes				
				rately and exclusively for each pipe when SFC engine		



				SFC_STA	TE_BOI	YC			
					Restricti	on			
		For Integral Image Mode, this field is Reserved and MBZ.							
24	31:15	Reserved							
		Access:					RO		
		Format:					MBZ		
	14:13	IEF Line Buf	fer Tile	d Mode			_		
		Format:					U2		
			urfaces	:This field specifies	the tiled reso	ource	mode.		
		Value		Name			Descri	ption	
		0h	TRN	IODE_NONE		No ti	led resource		
		1h	TRN	MODE_TILEYF		4KB t	iled resources		
		2h	TRN	MODE_TILEYS		64KB	tiled resources		
		3h	Res	erved					
	12	IEF Line Buf	fer Bas	e Address - Row S	tore Scratch	Buffe	r Cache Select		
		Format:					U1		
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or LLC.						wstore cache) or to	
		Value	9	Name			Description		
		0		LLC	Buffer goi	ng to l	LC		
				P	rogramming	y Note	<u> </u>		
		This surface	does n	ot support Rowstor	e Scratch But	ffer Ca	che. Must be pro	grammed to 0	
	11	Reserved							
		Access:					RO		
		Format:					MBZ		
	10	IEF Line Buf	fer Bas	e Address - Memo	ry Compress	sion N	lode		
		Default Valu	ıe:					0	
		Format:						U1	
		Distinguishes vertical from horizontal compression.							
		Programming Notes							
		Must be zero; memory compression is not supported for this surface. Default to0							
	9			e Address - Memo	ry Compress	sion E	nable		
		Default Valu	ıe:				0 Disable		
		Format:					Enable		
				Р	rogramming	y Note	es		
		Memory co	mpress	ion is not supporte	d for this sur	face			



			SFC_STATE_BODY			
		Must be 0.				
	8:7	IEF Line Buffer Base Address - Arbitration Priority Control				
		Format:	HEVC_ARBITRATION_PRIORITY			
	6:1	IEF Line Buffer Base	Address - Index to Memory Objec	t Control State (MOCS) Tables		
		Format:		U6		
		further defined in L3	and Page walker (memory interface)			
			o populate 64 different surface contr be updated during runtime.	ols to be used concurrently. Related		
	0	Reserved				
25	31:12	SFD Line Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.				
		Programming Notes				
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.				
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
	11:0	Reserved		1		
		Access:		RO		
		Format:		MBZ		
26	31:16	Reserved		1		
		Access:		RO		
		Format:		MBZ		
	15:0		ace Base Address High oper range [47:32] of SFD Line Buffer	Surface Base Address.		
		Programming Notes				
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.				
		Restriction				
		For Integral Image M	ode, this field is Reserved and MBZ.			
27	31:15	Reserved				
		Access:		RO		
		Format:		MBZ		



		SFC_STATE	BODY					
14:	13 SFD Line B	Suffer Tiled Mode		U2				
		Surfaces: This field specifies the t						
	Value	r Media Surfaces:This field specifies the tiled resource mode. Value Name Description:			otion			
	0h	TRMODE_NONE	No	tiled resource				
	1h	TRMODE_TILEYF		3 tiled resources				
	2h	TRMODE_TILEYS		(B tiled resources				
	3h	Reserved						
1	2 SFD Line B	Suffer Base Address - Row Store	Scratch Bu	ffer Cache Select				
	Format:			U1				
	This field of LLC.	controls if the Row Store is going	to store insid	de Media Cache (rov	vstore cache) or to			
	Value	Name		Description	n			
	0 [LLC	Buffer goin	ng to LLC				
	1 1	Media Storage [Default]	Data will fi	irst cache in Media S	Storage			
		Programming Notes						
	This surfac	This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0						
1				1 3				
	Access:			RO				
	Format:			MBZ				
1	SFD Line B	Suffer Base Address - Memory C	Compression	n Mode				
	Default Va	Default Value:						
	Format:				U1			
		Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats						
	chapter - s	chapter - section media Memory Compression for more details. Programming Notes						
	Must be ze	Must be zero; memory compression is not supported for this surface. Default to0						
	SFD Line B	Suffer Base Address - Memory C	Compression	n Enable				
	Default Va			0 Disable				
	Format:			Enable				
			amming No	tes				
	Memory of Must be 0	compression is not supported for).	this surface					
8:	7 SFD Line B	Suffer Base Address - Arbitratio	n Priority Co	ontrol				
	Format:	HEVC_ARBITRATION_I						



			9	SFC_STATE_BOD	γ			
	6:1	SFD Line Buffer Base Address - Index to Memory Object Control State (MOCS) Tables						
		Format:			-	U6		
						·		
		The index to define the L3 and system cache memory properties. The details of the controls a further defined in L3 and Page walker (memory interface) control registers.						
				oulate 64 different surface odated during runtime.	contro	ols to be used concu	urrently. Related	
	0	Reserved						
28	31:28	Output Surface	e Format					
	27	Output Surface	e Interleave	e Chroma Enable				
	26:22	Reserved						
		Access:				RO		
		Format:				MBZ		
	21:3	Output Surface	e Pitch					
		Format:			U19-	.1		
		This field specifies the surface pitch.						
		Value	·	Name		Descrip	tion	
		[0,2047]	SURFTY	PE_BUFFER Surfaces	[1B	s, 2048B]		
		[0, 524287]	Other L	inear Surfaces	[64	B, 512KB] = [1 CL, 8	K CLs]	
		[511, 524287]	X-tiled	Surface	[51	2B, 256KB] = [1tile,	512 tiles]	
		[127, 524287]	Y-tiled :	surfaces	[12	8B,256KB] = [1 tile,	2048 tiles]	
		Programming Notes						
 For tiled surfaces, the pitch must be a multiple of the tile width For Linear surfaces, the pitch must be a multiple of CL (64B) width If Half Pitch for Chroma is set, this field must be a multiple of two 				he tile width				
				CL (64B) width				
				multiple of two tile	widths for tiled			
		surfaces	s, or a multi _l	ple of 2 bytes for linear su	rfaces			
If Media Memory Compression is enabled, the following max pitch size					nax pitch size restric	tion must be		
		honored. For larger resolution, Media Memory compression Must						
		Tiling	Pixel	Max Frame Width	Max	Frame Width	Max Pitch	
		Mode F	ormat	(bytes)	(pixe	ls)	(bytes)	
		Legacy 4K	3bpp	16k	16k		16k + 127	
			16bpp	16k	8k		16k + 127	
		3	32bpp	16k	4k		16k + 127	
		[64bpp	16k	2k		16k + 127	
		1	128bpp	16k	1k		16k + 127	
		TileYF 8	Bbpp	8k	8k		8k + 63	
		1	16bpp	16k	8k		16k + 127	



SFC STATE BODY

	32bpp	16k	4k	16k + 127
	64bpp	16k	2k	16k + 255
	128bpp	16k	1k	16k + 255
TileYS	8bpp	16k	16k	16k + 255
	16bpp	16k	8k	16k + 511
	32bpp	16k	4k	16k + 511
	64bpp	16k	2k	16k + 1023
	128bpp	16k	1k	16k + 1023

2 Output Surface Half Pitch For Chroma

Exists If:	//PLANAR Surface Formats Only
Format:	Enable

This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field.

1 Output Surface Tiled

Format: Boolean

This field specifies whether the surface is tiled.

Value	Name	Description
1	True	Tiled
0	FALSE	Linear

Programming Notes

- Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory.
- The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.

0 Output Surface Tile Walk

Format: Boolean

This field specifies the type of memory tiling (XMajor or YMajor) employed to tile this surface. See *Memory Interface Functions* for details on memory tiling and restrictions.

Value	Name
0	TILEWALK_XMAJOR
1	TILEWALK_YMAJOR

Programming Notes

• The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.



This field is ignored when the surface is linear. 29 31:16 Output Surface X Offset For U Exists If:					
Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel·multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	Output Surface X Offset For U				
This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
(origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If:	rt				
For PLANAR_420 and PLANAR_422 surface formats, this field must be zero. 15:0 Output Surface Y Offset For U Exists If:					
15:0 Output Surface Y Offset For U Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel·multiple MBs. 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Exists If: //PLANAR Surface Formats Only Format: U16 This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the struction of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
This field specifies the vertical offset in rows from the Surface Base Address to the start (of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixels multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the st. (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	rigin)				
For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixel: multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	nigiri)				
multiple MBs. 30 31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
31:16 Output Surface X Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	- i.e.				
Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Format: U16 This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
This field specifies the horizontal offset in pixels from the Surface Base Address to the state (origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
(origin) of the V(Cr) plane. Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	rt				
For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number pixels. 15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
15:0 Output Surface Y Offset For V Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16	er of				
Exists If: //PLANAR Surface Formats with Interleaved Chroma Disable Format: U16					
Format: U16					
This field specifies the vertical offset in rows from the Surface Base Address to the start (o					
	igin)				
of the V(Cr) plane.					
Programming Notes					
For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even numb pixels.	er of				
31 31:0 Reserved					
Access: RO					
Format: MBZ					
32 31:0 Reserved					
Access: RO					
Format: MBZ					



		SFC_STAT	E_BODY			
33	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:16	SourceEndX				
		Format:	U14			
		Indicates the X-direction end location in t should be in multiple of 2.	he original input frame to SFC. For 420/422 this field			
		Prog	gramming Notes			
		This field is only programmed when SFC I This should be in sync with tile widthsize	Pipe Mode is HCP-to-SFC programmed inHCP_TILE_CODING command			
	15:14	Reserved				
		Access:	RO			
		Format:	MBZ			
	13:0	SourceStartX				
		Format:	U14			
		Indicates the X-direction start location in should be in multiple of 2.	the original input frame to SFC. For 420/422 this field			
		Prog	gramming Notes			
		This field is only programmed when SFC I This should be in sync with tile width size	Pipe Mode is HCP-to-SFC programmed in HCP_TILE_CODING command			
34	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:16	DestinationEndX				
		Format:	U14			
		Indicates the X-direction end location in t	he output frame of SFC.			
		Prog	gramming Notes			
		This field is valid only in Scalability Mode. this field.	Please refer to SFC Programming Model to program			
	15:14	Reserved				
		Access:	RO			
		Format:	MBZ			
	13:0	DestinationStartX				
		Format:	U14			
		Indicate the X-direction start location in t	ne output frame of SFC.			
		Prog	gramming Notes			
		This field is valid only in Scalability Mode. Please refer to SFC Programming Model to program this field.				



		SFC_STATE_BODY				
35	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:5	Xphaseshift				
			4.19			
		Xphaseshift would be programmed to do output centering	g in x-direction.			
		Programming Note	es			
		This field allows user to program the horizontal address/of For the valid programming where the scaling center is with numerical/floatingvalue for the Xphaseshift would be c_x . The sf_hor in the above equation is the numerical/floating while c_x corresponds to the normalized horizontal coord $c_x <= 0.5$). For example, if $(c_x, c_y) = (0, 0)$, the scaling center would $(c_x, c_y) = (0.5, 0.5)$ would be the center mode which condisplay solutions.	thin the original image, the f(1/sf_hor - 1). If value of the horizontal scaling factor inate of the scaling center (i.e., 0 <= be the legacy top-left mode while			
	4:0	Reserved				
		Access:	RO			
		Format:	MBZ			
36	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:5	Yphaseshift				
		Format: s	4.19			
		Yphaseshift would be programmed to do output centerin	g in y-direction.			
		Programming Notes				
		This field allows user to program the verticaladdress/coordinate of the center of scaling. For the valid programming where the scaling center is within the original image, the numerical/floatingvalue for the Yphaseshift would be $c_y*(1/sf_ver-1)$. The sf_verin the above equation is the numerical/floating value of the verticalscaling factor while c_ycorresponds to the normalized verticalcoordinate of the scaling center (i.e., $0 < = c_y < = 0.5$). For example, if $(c_x, c_y) = (0, 0)$, the scaling center would be the legacy top-left mode while $(c_x, c_y) = (0.5, 0.5)$ would be the center mode which corresponds to the default of many other display solutions.				
	4:0	Reserved				
		Access:	RO			
		Format:	MBZ			



			SFC_STATE_BO	DY		
37	31:12	AVS Line Tile Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.				
			Restrict	ion		
		For Integral In	nage Mode, this field is Reserved and	d MBZ.		
	11:0	Reserved				
		Access:			RO	
		Format:			MBZ	
38	31:16	Reserved				
		Access:			RO	
		Format:			MBZ	
	15:0		Buffer Surface Base Address High r the upper range [47:32] of AVS Line Restrict		uffer Surface Base Address.	
		For Integral In	nage Mode, this field is Reserved and	d MBZ.		
39	31:15	Reserved				
		Access:			RO	
		Format: MBZ			MBZ	
	14:13	AVS Line Tile	Buffer Tiled Mode			
		Format:			U2	
			faces: This field specifies the tiled re	source		
		Value	Name		Description	
		0h	TRMODE_NONE		iled resource	
		1h	TRMODE_TILEYF		tiled resources	
		2h	TRMODE_TILEYS	64KE	B tiled resources	
		3h	Reserved			
	12	AVS Line Tile Buffer Base Address - Row Store Scratch Buffer Cache Select				
		Format: U1 This field controls if the Pow Store is going to store inside Media Cache (rowstore cache) or to				
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.				
		Value	Name		Description	
		0	LLC [Default]	Buffer	going to LLC	
			Programmin	ng Not	es	
		This surface d	oes not support Rowstore Scratch Bu	uffer Ca	ache. Must be programmed to 0	



			SFC_STATE_BODY			
	11	Reserved				
		Access:		RO		
		Format:		MBZ		
	10	AVS Line Tile Buffe	er Base Address - Memory Compress	sion Mode		
		Default Value:			0	
		Format:			U1	
		•	al from horizontal compression. Pleas		emory Data Formats	
		cnapter - section m	nedia Memory Compression for more Programming Not			
		Must be zero: mem	ory compression is not supported for		lt to0	
	9		er Base Address - Memory Compress		11 100	
	,	Default Value:	Base Address - Memory Compres.	0 Disable		
		Format:		Enable		
			es			
8:7 AVS Line Tile Buffer Base Address - Arbitration Priority Control Format: HEVC_ARBITRATION_PRIORITY						
	6:1 AVS Line Tile Buffer Base Address - Index to Memory Object Control State (MOC Format:				ate (MOCS) Tables	
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime. Reserved				
	0					
40	31:12 IEF Line Tile Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/colur store. This surface is used only if the internal buffer inside SFC HW is not large enough to column memory accesses.					
		Restriction				
		For Integral Image	Mode, this field is Reserved and MBZ.			
	11:0	Reserved				
		Access:		RO		
		Format:		MBZ		



	SFC_STATE_BODY					
41	31:16	Reserved				
		Access:			RO	
		Format:			MBZ	
	15:0		iffer Surface Base Address High the upper range [47:32] of IEF Line T	ïle Buf	ffer Surface Base A	Address.
			Restriction	on		
		For Integral Im-	age Mode, this field is Reserved and	MBZ.		
42	31:15	Reserved				
		Access:			RO	
		Format:			MBZ	
	14:13	IEF Line Tile Bu	ıffer Tiled Mode			
		Format:			U2	
			aces:This field specifies the tiled reso	ource i		
		Value	Name		Descri	otion
		0h	TRMODE_NONE		lo tiled resource	
		1h	TRMODE_TILEYF	4KB tiled resources		
		2h	TRMODE_TILEYS	64KB	tiled resources	
		3h	Reserved			
	12	IEF Line Tile Buffer Base Address - Row Store Scratch Buffer Cache Select				
		Format: U1 This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to				
		LLC.				
		Value	Name		Descrip	tion
		0	LLC [Default]	Buffer	going to LLC	
			Programming	n Note		
		Programming Notes This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0				
	11	Reserved	es not support nonstore serater sur		erre. Must be prog	grammed to 0
	''	Access:			RO	
					MBZ	
	10	IEF Line Tile Buffer Base Address - Memory Compression Mode				
		Default Value:				0
		Format:				U1
		Distinguishes v	ertical from horizontal compression.	Please	e refer to vol1a M o	emory Data Formats
		chapter - section	on media Memory Compression for I			
			Programming			
		Must be zero; memory compression is not supported for this surface. Default to0				



		SFC_STATE_BODY				
	9	IEF Line Tile Buffer Base Address - Memory Compression	on Enable			
		Default Value:	0 Disable			
		Format:	Enable			
		Programming Note	es es			
		Memory compression is not supported for this surface Must be 0.				
	8:7	IEF Line Tile Buffer Base Address - Arbitration Priority	Control			
		Format: HEVC_ARBITRATION_PRIORITY				
	6:1	IEF Line Tile Buffer Base Address - Index to Memory O	bject Control State (MOCS) Tables			
		Format:	U6			
		The find out of the short 2 and suctions and a second				
		The index to define the L3 and system cache memory profurther defined in L3 and Page walker (memory interface)	•			
		The field is defined to populate 64 different surface control registers can be updated during runtime.	ols to be used concurrently. Related			
	0	Reserved				
43		SFD Line Tile Buffer Surface Base Address				
.0		Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.				
		Restriction				
	For Integral Image Mode, this field is Reserved and MBZ.					
	11:0 Reserved					
		Access:	RO			
		Format:	MBZ			
44	31:16	Reserved				
		Access:	RO			
		Format:	MBZ			
	15:0	SFD Line Tile Buffer Surface Base Address High				
	uffer Surface Base Address.					
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
45	31:15	Reserved	lno.			
		Access:	RO			
		Format:	MBZ			



			SFC_STATE_BO	DY				
	14:13	SFD Line Tile Buffer Tiled Mode						
		Format: U2						
		For Media Surfaces: This field specifies the tiled resource mode.						
		Value	Name	Descr	ription			
		0h	TRMODE_NONE	No tiled resource				
		1h	TRMODE_TILEYF	4KB tiled resources				
		2h	TRMODE_TILEYS	64KB tiled resources				
		3h	Reserved					
	12	SFD Line Tile Bu	uffer Base Address - Row Store So	ratch Buffer Cache Se	lect			
		Format:		U1				
		This field contro	ols if the Row Store is going to store	e inside Media Cache (ro	owstore cache) or to			
		Value	Name	Descri	ption			
		0	LLC [Default]	Buffer going to LLC				
		Programming Notes						
-		This surface do	es not support Rowstore Scratch Bu	ffer Cache. Must be pro	ogrammed to 0			
	11	Reserved						
		Access: RO						
=		Format:		MBZ				
	10	SFD Line Tile Buffer Base Address - Memory Compression Mode						
		Default Value:			0			
		Format:			U1			
		Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats						
		chapter - section media Memory Compression for more details. Programming Notes						
-		Must be zero; memory compression is not supported for this surface. Default to0 SFD Line Tile Buffer Base Address - Memory Compression Enable						
	9		uffer Base Address - Memory Con	•				
		Default Value:		0 Disable				
		Format:		Enable				
		Programming Notes						
		Memory comp						
		Memory compression is not supported for this surface Must be 0.						
-	8:7	SFD Line Tile Bu	uffer Base Address - Arbitration P	Priority Control				
		Format:	HEVC_ARBITRATION_PRIORI					



			SFC_STATE_BO	DY			
	6:1	SFD Line Tile B	FD Line Tile Buffer Base Address - Index to Memory Object Control State (MOCS) Tables				
		Format:		U6			
			ory properties. The details of the controls are erface) control registers.				
			ined to populate 64 different surfacers can be updated during runtime.	e controls to be used concurrently. Related			
	0	Reserved					
46	31:12	Histogram Surface Base Address Specifies the CL aligned frame buffer address for Y histogram. The SFC_HISTOGRAM_SURFACEspecifies how histogram data would be places in surface.					
	11:0	Reserved					
		Access:		RO			
		Format:		MBZ			
47	31:16	Reserved					
		Access:		RO			
		Format:		MBZ			
	15:0	_	face Base Address High the upper range [47:32] of Histogra	m Surface Base Address.			
48	31:15	Reserved					
		Access:		RO			
		Format:		MBZ			
	14:13	Histogram Tiled Mode					
		Format:		U2			
			faces:This field specifies the tiled res	ource mode.			
		Value	Name	Description			
		0h	TRMODE_NONE	No tiled resource			
		1h	TRMODE_TILEYF	4KB tiled resources			
		2h	TRMODE_TILEYS	64KB tiled resources			
		3h	Reserved				
	12	Histogram Base Address - Cache Select					
		Format: U1					
			ols if the Histogram need to be cach				
		Value	Name	Description			
		0	LLC [Default]	Buffer going to LLC			
			Programmin	n Notes			
		Must be progr		y Notes			
		liviust be progr	annieu to o				



			SFC_STATE_BODY				
	11	Reserved					
		Access:		RO			
		Format:		MBZ			
-	10	Histogram Base	e Address - Memory Compression Type				
		Default Value:			0		
		Format:			U1		
		_	ledia or 3D compression. Memory Data I	Formats chapter -	section media		
		Memory Compre	ession for more details.				
		Programming Notes Must be zero; memory compression is not supported for this surface. Default to 0					
-			, , , , , , , , , , , , , , , , , , , ,		iit to o		
	9	Default Value:	e Address - Memory Compression Enab	0 Disable			
		Format:		Enable			
		Torriat.		Lilable			
		Programming Notes					
		Memory compression is not supported for this surface					
_		Must be 0.					
	8:7	Histogram Base	Address - Arbitration Priority Control				
_		Format:	HEVC_ARBITRATION_PRIORITY				
	6:1	Hisgotram Base	e Address - Index to Memory Object Co	ontrol State (MOC	S) Tables		
		Format:		U6			
		The index to define the L2 and system sashe memory properties. The details of the controls are					
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.					
		The field is defined to populate 64 different surface controls to be used concurrently. Related					
			s can be updated during runtime.		-		
	0	Reserved					



SIMD1 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU_SIMD1 - SIMD1 Untyped BUFFER Surface 64-Bit					
		Address Payload			
Size (in bits):	64				
Default Value:	fault Value: 0x00000000, 0x00000000				
DWord	Bit Description				
0.0-0.1	63:0	U0			
		Format:	U64		
		Specifies the U channel for slot [0]			



SIMD8 Dual Source Render Target Data Payload

MDP_RTW_	8DS - SIM	ID8 Dual So	urce Render Target Data Payload	
Size (in bits):	2048			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Src0 Red		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src0 Red	
1.0-1.7	1.7 255:0 Src0 Green			
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src0 Green	
2.0-2.7	255:0	Src0 Blue		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src0 Blue	
3.0-3.7	255:0	Src0 Alpha		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src0 Alpha	
4.0-4.7	255:0	Src1 Red		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src1 Red	
5.0-5.7	255:0	Src1 Green		
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:8]	of Src1 Green	



MDP_RTW_	8DS - SIN	ID8 Dual Sourc	e Render Target Data Payload
6.0-6.7	255:0	Src1 Blue	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Sr	c1 Blue
7.0-7.7	255:0	Src1 Alpha	
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8] of Sr	c1 Alpha



SIMD8 LOD Message Address Payload Control

MACR_	LOD_SIMD		lessage Address Payload
		Control	
Size (in bits):	256		
Default Value:	0x00000000, (0x00000000, (0000000, 0x00000000, 0x00000000,
DWord	Bit		Description
0.0	31:0	Slot0 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 0	
0.1	31:0	Slot1 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 1	
0.2	31:0	Slot2 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 2	!
0.3	31:0	Slot3 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 3	
0.4	31:0	Slot4 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 4	
0.5	31:0	Slot5 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 5	
0.6	31:0	Slot6 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 6	
0.7	31:0	Slot7 LOD	
		Format:	MACD_LOD
		Specifies the LOD for slot 7	,



SIMD8 Render Target Data Payload

MDP	P_RTW_8 -	SIMD8 Ren	der Target Data Payload		
Size (in bits):	1024				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description		
0.0-0.7	255:0	Red			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
1.0-1.7	255:0	Green			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
2.0-2.7	255:0	Blue			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
3.0-3.7	255:0	Alpha			
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			



SIMD8 Typed Surface 32-Bit Address Payload

MAP32	B_TS_SIN	MD8 - SIMD8 T Paylo	•	Surface 32-Bit Address	
Size (in bits): Default Value:	1024 0x0000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description	
0.0-0.7	255:0	Format: Specifies the U channe	el for slots	MACR_32b s [7:0]	
1.0-1.7	255:0	V Format: MACR_32b Specifies the V channel for slots [7:0]			
2.0-2.7	255:0	R Format: MACR_32b Specifies the R channel for slots [7:0]			
3.0-3.7	255:0	Format: Specifies the LOD for s	_	LOD_SIMD8	



SIMD8 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B	MAP32B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 32-Bit					
	Address Payload					
Size (in bits):	256					
Default Value:	ult Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit		Description			
0.0-0.7	255:0	U				
		Format:	MACR_32b			
		Specifies the U cha	nnel for slots [7:0]			



SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 64-Bit					
		Addre	ess Payloa	nd	
Size (in bits):	512				
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit	Description			
0.0-0.7	255:0	U3_U0			
		Format:		MACR_64b	
Specifies the U channel for slots [3:0]				s [3:0]	
1.0-1.7	255:0	U7_U4			
		Format:		MACR_64b	
Specifies the			channel for slots	s [7:4]	



SIMD8 Untyped SCRATCH Surface 32-Bit Address Payload

MAP32B_USUV_SIMD8 - SIMD8 Untyped SCRATCH Surface 32-Bit				
		Address	s Payload	
Size (in bits):	512			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	U		
		Format:	MACR_32b	
	Specifies the U channel for slots [7:0]			
1.0-1.7	255:0	V		
		Format:	MACR_32b	
		Specifies the V cha	nnel for slots [7:0]	



SIMD8 URB Channel Mask Message Address Payload

MAPU_CMASK_SIMD8 - SIMD8 URB Channel Mask Message								
Address Payload								
Size (in bits):		256						
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit	Description						
0.0-0.7	255:0	Per Slot Channel Mask						
		Format:	MACD_URB_CMASK[8]					
		Each slot's mask field is cowritten to the URB.	is combined with the execution mask to determine which Dwords are					



SIMD8 URB Offset Message Address Payload

MAPU_SIMD8 - SIMD8 URB Offset Message Address Payload								
Size (in bits):		256						
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit	Description						
0.0-0.7	255:0	Slot Offset						
		Format:	J32[8]					
	specified in the message descriptor) and the o generate the URB address for this access. ord units (128 bits).							
		Value	Name					
		[0-2047]						



SIMD16 Render Target Data Payload

MDP_RTW_16 - SIMD16 Render Target Data Payload							
Size (in bits):	2048						
	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description				
0.0-0.7	255:0	Red[7:0]					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
1.0-1.7	1.7 255:0 Red[15:8]						
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Red					
2.0-2.7	255:0	Green[7:0]					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					
3.0-3.7	255:0	Green[15:8]					
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Green					
4.0-4.7	255:0	Blue[7:0]					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Blue					
5.0-5.7	255:0	Blue[15:8]					
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Blue					
6.0-6.7	255:0	Alpha[7:0]					



MDP_I	MDP_RTW_16 - SIMD16 Render Target Data Payload					
		Format: MDP_DW_SIMD8				
		Slots [7:0] Alpha				
7.0-7.7	255:0	Alpha[15:7]				
		Format: MDP_DW_SIMD8				
		Slots [15:7] Alpha				



SIMD16 Typed Surface 16-Bit Address Payload

MAP16B_TS_SIMD16 - SIMD16 Typed Surface 16-Bit Address						
		P	Payload			
Size (in bits):	1024					
Default Value:			•	0000, 0x00000000, 0x00000000, 0000, 0x00000000, 0x00000000,		
			•	0000, 0x00000000, 0x00000000,		
			•	0000, 0x00000000, 0x00000000,		
	0x0000000	00, 0x00000000, 0x0	0000000, 0x00000	0000, 0x00000000, 0x00000000,		
	0x0000000	00, 0x00000000				
DWord	Bit		D	Pescription		
0.0-0.7	255:0	U				
		Format:		U16[16]		
		Specifies the U c	hannel for slots [1	[5:0]		
1.0-1.7	255:0	v				
				U16[16]		
		Specifies the V c	hannel for slots [1	5:0]		
2.0-2.7	255:0	R				
		Format:		U16[16]		
		Specifies the R for slots [15:0]				
3.0-3.7	255:0	LOD				
	Format: U16[16]					
		Specifies the LOD for slots [15:0]				
		Value	Name	Description		
		[0,14]		representing LOD		



SIMD16 Untyped BUFFER Surface 16-Bit Address Payload

MAP16B_U	MAP16B_USU_SIMD16 - SIMD16 Untyped BUFFER Surface 16-Bit					
		Address Payload				
Size (in bits):	256					
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit	Desc	ription			
0.0-0.7	255:0	U				
		Format:	U16[16]			
		Specifies the U channel for slots [15:0				



SIMD16 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD16 - SIMD16 Untyped BUFFER Surface 32-Bit							
	Address Payload						
Size (in bits):	512						
Default Value:	0x00000000, 0	0x00000000, 0x00000000, 0x000000 0x00000000, 0x00000000, 0x000000 0x00000000, 0x00000000, 0x000000	00, 0x00000000, 0x00000000,				
DWord	Bit	De	escription				
0.0-1.7	511:0	U					
		Format: U32[16]					
		Specifies the U channel for slots [15:0]					



SIMD16 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_U	USU_SIM		Untyped BUFFER Surface 64-Bit Payload			
Size (in bits):	1024					
Default Value:	0x00000000 0x00000000 0x00000000	0, 0x00000000, 0x00000 0, 0x00000000, 0x00000 0, 0x00000000, 0x00000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description			
0.0-0.7	255:0	Format: Specifies the U char	MACR_64b unel for slots [3:0]			
1.0-1.7	255:0	U7_U4				
		Format:	MACR_64b			
		Specifies the U char	nel for slots [7:4]			
2.0-2.7	255:0	U11_U8				
		Format:	MACR_64b			
		Specifies the U channel for slots [11:8]				
3.0-3.7	255:0	U15_U12				
		Format:	MACR_64b			
		Specifies the U channel for slots [15:12]				



SIMD16 Untyped SCRATCH Surface 16-Bit Address Payload

MAP16B_USUV_SIMD16 - SIMD16 Untyped SCRATCH Surface 16-					
		Bit Address	Payload		
Size (in bits):	512				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description			
0.0-0.7	255:0	U			
		Format:	U16[16]		
		Specifies the U channel for slots [15:0]			
1.0-1.7	255:0	V			
		Format:	U16[16]		
		Specifies the V channel for slots [15:0]			



SIMD16 Untyped SCRATCH Surface 32-Bit Address Payload

MAP32B_U	MAP32B_USUV_SIMD16 - SIMD16 Untyped SCRATCH Surface 32-					
	Bit Address Payload					
Size (in bits):	1024					
Default Value:	0x00000000, 0 0x00000000, 0 0x00000000, 0	x00000000, 0x000000 x00000000, 0x000000 x00000000, 0x000000 x00000000, 0x000000	000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description			
0.0-1.7	511:0	Format: Specifies the U ch	U32[16] annel for slots [15:0]			
2.0-3.7	511:0	Format: Specifies the V characters	U32[16] annel for slots [15:0]			



SIMD 32-Bit Address Payload Control

ize (in bits):		256	
efault Valu	e:	0x00000000, 0x00000000, 0x00000000 0x00000000, 0x000000000	0, 0x00000000, 0x00000000, 0x00000000,
DWord	Bit		Description
0.0	31:0	Offset0	
		Format:	U32
		Specifies the address offset for slot	0 in this payload register.
0.1	31:0	Offset1	
		Format:	U32
		Specifies the address offset for slot	1 in this payload register.
0.2	31:0	Offset2	
		Format:	U32
		Specifies the address offset for slot	2 in this payload register.
0.3 31:0		Offset3	
		Format:	U32
		Specifies the address offset for slot	3 in this payload register.
0.4	31:0	Offset4	
		Format:	U32
		Specifies the address offset for slot	4 in this payload register.
0.5	31:0	Offset5	
		Format:	U32
		Specifies the address offset for slot	5 in this payload register.
0.6	31:0	Offset6	
		Format:	U32
		Specifies the address offset for slot	6 in this payload register.
0.7	31:0	Offset7	
		Format:	U32



SIMD 64-Bit Address Payload Control

	MAC	R_64B - SIMD 64-Bit A	ddress Payload Control				
Size (in bits):		256					
Default Value	Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description				
0.0-0.1	63:0	Offset0					
		Format:	U64				
		Specifies the address offset for slot 0	in this payload register.				
0.2-0.3	63:0	Offset1					
		Format:	U64				
		Specifies the address offset for slot 1 in this payload register.					
0.4-0.5	63:0	Offset2					
		Format:	U64				
		Specifies the address offset for slot 2	in this payload register.				
0.6-0.7							
		Format:	U64				
		Specifies the address offset for slot 3	in this payload register.				



SIMD8 32-Bit Address Payload

N	MAP32B_SIMD8 - SIMD8 32-Bit Address Payload					
Size (in bits):	256					
Default Value:		0x00000000, 0x00000000, 0x000000000, 0x00000000				
DWord	Bit	Description				
0.0-0.7	255:0	Offset[7:0]				
		Format: MACR_32b				
		Specifies the address offset for Slots [7:0].				



SIMD8 64-Bit Address Payload

M	AP64B_S	SIMD8 - SIM	D8 64-Bit Address Payload			
Size (in bits):	512					
Default Value:	0x0000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description			
0.0-0.7	255:0	Offset[3:0]				
		Format: MACR_64b				
		Specifies the address offset for slots [3:0].				
1.0-1.7	255:0	Offset[7:4]				
		Format: MACR_64b				
		Specifies the address offset for slots [7:4].				



SIMD16 16-Bit Address Payload

MAP16B_SIMD16 - SIMD16 16-Bit Address Payload						
Size (in bits):	256					
Default Value:		0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	Description				
0.0-0.7	255:0	Offset				
		Format:		U16[16]		
		Specifies the address offset for slots [15:0].				



SIMD16 32-Bit Address Payload

MA	P32B_S	IMD16 - SIN	ID16 32-Bit Address Payload			
Size (in bits):	512	512				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-1.7	511:0	Offset				
		Format:	U32[16]			
		Specifies the address offset for slots [15:0].				



SIMD16 64-Bit Address Payload

MA	AP64B_S	IMD16 - SIN	MD16 64-Bit Address Payload				
Size (in bits):	1024						
Default Value:	0x000000 0x000000 0x000000 0x000000	000, 0x00000000, 0x 000, 0x00000000, 0x 000, 0x00000000, 0x	\$\text{c00000000}, 0x00000000, 0x00000000, 0x000000000, \$\text{c000000000}, 0x000000000, 0x000000000, 0x000000000, \$\text{c000000000}, 0x000000000, 0x000000000, 0x000000000, \$\text{c000000000}, 0x000000000, 0x000000000, 0x000000000, \$\text{c000000000}, 0x000000000, 0x000000000, 0x000000000, 0x00000000				
DWord	Bit		Description				
0.0-0.7	255:0	Offset[3:0]					
		Format:	MACR_64b				
		Specifies the add	dress offsets for slots [3:0].				
1.0-1.7	255:0	Offset[7:4]					
		Format:	MACR_64b				
		Specifies the add	dress offsets for slots [7:4].				
2.0-2.7	255:0	Offset[11:8]					
		Format:	MACR_64b				
		Specifies the add	dress offsets for slots [11:8].				
3.0-3.7 255:0 Offset[15:12]							
		Format:	MACR_64b				
		Specifies the add	dress offsets for slots [15:12].				



SIMD Mode 2 Message Descriptor Control Field

MD	MDC_SM2 - SIMD Mode 2 Message Descriptor Control Field						
Size (in bits)	Size (in bits):						
Default Valu	Default Value: 0x00000000						
DWord	Bit		Description				
0	0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed)					
		Value Name Description					
		00h	SIMD8	SIMD8			
		01h	SIMD16	SIMD16			



SIMD Mode 3 Message Descriptor Control Field

MD	C_S	M3 - SIMD M	lode 3 Message De	scriptor Control Field		
Size (in bits)):	2				
Default Valu	ıe:	0x00000000				
DWord	Bit		Description			
0	1:0	SIMD Mode				
		Specifies the SIMD m	ode of the message (number of	slots processed)		
		Value	Name	Description		
		00h	Reserved	Ignored		
		01h	SIMD16	SIMD16		
		02h	SIMD8	SIMD8		
		03h	Reserved	Ignored		



SLICE_HASH_TABLE

SLICE HASH TABLE - SLICE HASH TABLE

Size (in bits): 1024

0x00000000, 0x00000000

Description

The slice hash table state is stored as an array tables (2 slices-8 slices), each of which contains the 32 DWords described here. 16x16 lookup table for slice indexed by lower bits of pixel block address. Each entry in the table indicates the **physical** slice_id to map that XY. If a slice is disabled, then it must not be present in the table. Entries in the table that point to disabled slice will be mapped to lowest enabled slice_id.

DWord	Bit	Description		
031	1023:0	Slice Hashing Table Entries		
		Format:	SLICE_HASHING_TABLE_ENTRY[16]	
		Each entry has the Enabled Physical Iz PipeID to map that [Y][X] pixel block address.		

intel

SLICE_HASHING_TABLE_ENTRY

	SLICE HASHIN	IG_TABLE_ENTRY	,
Size (in bits): 64	_		
Default Value: 0x000000	000, 0x00000000		
DWord	Bit	De	escription
0	31:28	Entry7	
		Format:	U4
	27:24	Entry6	
		Format:	U4
	23:20	Entry5	
		Format:	U4
	19:16	Entry4	
		Format:	U4
	15:12	Entry3	
		Format:	U4
	11:8	Entry2	
		Format:	U4
	7:4	Entry1	<u> </u>
		Format:	U4
	3:0	Entry0	<u> </u>
		Format:	U4
1	31:28	Entry15	
	27:24	Entry14	
		Format:	U4
	23:20	Entry13	
		Format:	U4
	19:16	Entry12	
		Format:	U4
	15:12	Entry11	
		Format:	U4
	11:8	Entry10	
		Format:	U4
	7:4	Entry9	
		Format:	U4
	3:0	Entry8	· · · · · · · · · · · · · · · · · · ·
		Format:	U4



SLM Block Message Header

		MH_SLM_GO - SLM Block Messa	age Header					
Source:		EuSubFunctionDataPort0						
Size (in b	oits):	256						
Default \	/alue:	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x00000000, 0x00000000,					
DWord	Bit	Description						
01	63:0	Reserved						
		Access: RO						
		Format: MBZ						
2	31:0	Global Offset						
		Format: U32						
		Specifies the global element index into the buffer, in units of Hwords, Owords, Dwords, or Bytes (depending on the message).						
		Programming Notes						
		The Global Offset for Aligned Block operations is specified as a Dword-aligned byte offset (offset bits [1:0] = 0), or Oword-aligned byte offset (offset bits [3:0]=0), or Hword-aligned byte offset (offset bits [4:0]=0).						
37	159:0	Reserved						
		Access:	RO					
		Format:	MBZ					



Slot Group 2 Message Descriptor Control Field

N	MDC_SG2 - Slot Group 2 Message Descriptor Control Field							
Size (in b	Size (in bits):							
Default \	/alue	e: 0x00000000						
DWord	Bit		Description					
0	0	SIMD Mode Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present.						
		Value	Value Name Description					
		00h SG8L Use low 8 slots						
		01h	SG8U	Use high 8 slots				



Slot Group 3 Message Descriptor Control Field

N	MDC_SG3 - Slot Group 3 Message Descriptor Control Field					
Size (in b	size (in bits): 2					
Default \	/alue	e: 0x00000000)			
DWord	Bit		Desc	ription		
0	1:0	Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present. Value Name Description				
		00h	Reserved	Ignored		
		01h	SG8L	[] Use low 8 slots		
		02h	SG8U	Use high 8 slots		
		03h	Reserved	Ignored		



Slot Group Select Render Cache Message Descriptor Control Field

	MDC_RT_SGS - Slot Group Select Render Cache Message Descriptor Control Field					
Size (in bi	ts):	1				
Default V	alue	e: 0x0	0000000			
DWord I	Bit	Description				
0	·					



SO_DECL

		SO_I	DECL	
Source:		RenderCS		
Size (in k	oits):	16		
Default \	Value:	0x0000000		
(a) the so	ource a to skip	ECL structures are passed in the 3DSTATE_ and destination of an up-to-4-DWord app o over in the destination SO buffer (i.e., a "	ending write into an SO	buffer, or (b) how many
DWord	Bit		Description	
0	15:14	Reserved		
		Access:	RO	
		Format:	MBZ	
	13:12	Output Buffer Slot		
		Format:		U2
		This field selects the destination output	buffer slot.	
	11	Hole Flag	1	
		Format:	Enable	
		If set, the Component Mask field indirect (leave unmodified in memory) in the sele The only permitted Component Mask val	cted output buffer. The I	•
		0x0 No Dwords are skipped over (SO_DE	ECL performs no operation	on)
		0x1 (X) Skip 1 DWord		
		0x3 (XY) Skip 2 DWords		
		0x7 (XYZ) Skip 3 DWords		
		0xF (XYZW) Skip 4 DWords		
	10	Reserved		
		Access:	RO	
		Format:	MBZ	
	9:4	Register Index		
		Format:		U6
		If Hole Flag is clear, this field specifies the		
		supplies the source data to be written to component destination locations are sel		
		corresponds with the first 128 bits of the		
		corresponding Vertex Read Offset state)		
		There is only enough internal storage fo	r the 128-bit vertex head	ler and 32 128-bit vertex



SO DECL

attributes.

Value	Name
[0,32]	
0h	[Default]

Programming Notes

It is the responsibility of software to map any API-visible source data specifications (e.g., vertex register number) into 128-bit granular URB read offsets.

3:0 | Component Mask

Format: U4

This field is a 4-bit bitmask that selects which contiguous 32-bit component(s) are either written or skipped-over in the destination buffer. If this field is zero the SO_DECL operation is effectively a no-op. No data will be appended to the destination and the destination buffer's write pointer will not be advanced. If the **Hole Flag** is set, this field (if non-zero) indirectly specifies how much the destination buffer's write pointer should be advanced. See **Hole Flag** description above for restrictions on this field. If the **Hole Flag** is clear, this field (if non-zero) selects which source components are to be written to the destination buffer. The components must be contiguous, e.g. YZW is legal, but XZW is not. The selected source components are written to the destination buffer starting at the current write pointer, and then the write pointer is advanced past the written data. E.g., if YZW is specified, the three (YZW) components of the source register will be written to the destination buffer at the current write pointer, and the write pointer will be advanced by 3 DWords.

Value	Name
0h	SO_DECL_COMPMASK_NONE [Default]
xxx1b	SO_DECL_COMPMASK_X
xx1xb	SO_DECL_COMPMASK_Y
x1xxb	SO_DECL_COMPMASK_Z
1xxxb	SO_DECL_COMPMASK_W



SO_DECL_ENTRY

		SO_D	DECL_ENTRY	
Source:	Rende	RenderCS		
Size (in bits):	64			
Default Value:	0x0000	00000, 0x00000000		
DWord	Bit		Description	
01	63:48	Stream 3 Decl		
		Format:	SO_DECL	
		This field contains Stream 3 SO_DECL [n]		
	47:32	Stream 2 Decl		
		Format:	SO_DECL	
		This field contains S	Stream 2 SO_DECL [n]	
	31:16	Stream 1 Decl		
		Format:	SO_DECL	
		This field contains S	Stream 1 SO_DECL [n]	
	15:0	Stream 0 Decl		
		Format:	SO_DECL	
		This field contains S	Stream 0 SO_DECL [n]	



Split_coding_unit_flags

		Split_coding_ur	nit_flags			
Source:		VideoCS				
Size (in bits)	:	21				
Default Valu	e:	0x0000000				
Contains th	e split lev	el flags, level 0 through 2.				
DWord	Bit	D	escription			
0	20	Split_flag_level0				
		Format:	U1			
	19:16	Split_flag_level1				
		Format:	U4			
		[19:16] is in raster order. Bit16 is for partition0 in raster order.				
	15:12	2 Split_flag_level2 level1part3				
		Format:	U4			
		Split flags for bit19 partition.				
		[15:12] is in raster order. Bit12 is for partition0 in raster order.				
	11:8	Split_flag_level2 level1part2				
		Format:	U4			
		Split flags for bit18 partition.				
		[11:8] is in raster order. Bit8 is for partition	on0 in raster order.			
	7:4	Split_flag_level2 level1part1				
		Format:	U4			
		Split flags for bit17 partition.				
		[7:4] is in raster order. Bit4 is for partitio	n0 in raster order.			
	3:0	Split_flag_level2 level1part0				
		Format:	U4			
		Split flags for bit16 partition.				
		[3:0] is in raster order. Bit0 is for partitio	n0 in raster order.			



SplitBaseAddress4KByteAligned

SplitBaseAddress4KByteAligned

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address. GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and MBZ.

	Programming Notes				
Bits 63:48 must be zero.					
DWord Bit Description					
01	63:12	Base Address			
		Format:		VIRTUAL_ADDR[63:12]	
	11:0	Reserved			
		Access:			RO
		Format:			MBZ



${\bf Split Base Address 64 Byte Aligned}$

SplitBaseAddress64ByteAligned					
Size (in bits):	64				
Default Value:	0x0000000	0, 0x0000000			
Specifies a 64-bit	(48-bit canonic	cal) 64-byte aligne	ed memory base ac	ddress.	
		Prog	gramming Notes		
Bits 63:48 must b	e zero.				
DWord	Bit		ι	Description	
01	63:6	Base Address	,		
		Format: VIRTUAL_ADDR[63:6]			
	5:0	Reserved			
		Access:		RO	
		Format:		MBZ	



Stateless Binding Table Index Message Descriptor Control Field

N	MDC_STATELESS - Stateless Binding Table Index Message Descriptor Control Field						
Size (in b	its):	8	3	•			
Default V	alue:	(000000000000000				
DWord	Bit			Description			
0	7:0	Binding	Table Index				
		Specifie	s the message	is Stateless			
		Value	Name	Description			
		0FDh	0FDh A32_A64_NC Specifies a A32 or A64 Stateless access that is non-coherent (coherent				
	within a thread).						
		Others	Reserved	Ignored			



Stateless Block Message Header

		MH_A32_GO - Stat	eless Block Me	ssage Header		
Source:		EuSubFunctionDataPort0				
Size (in l	oits):	256				
Default \	Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description			
01	63:0	Reserved				
		Access:		RO		
		Format:		MBZ		
2	31:0	Global Offset				
		Format:		U32		
		Specifies the global element inde (depending on the message).	x into the buffer, in units	of Owords, Dwords, or Bytes		
			Programming Note	es		
		If the address offset calculated wi PTSS size or the GeneralStateBuff		ss and Global Offset is greater than the Out-of-Bounds.		
3	31:0	Per Thread Scratch Space				
		Format:	MHC_PTSS			
		Specifies amount of scratch space	e used by this thread, for	Stateless bounds checking.		
4	31:0	Reserved				
		Access:		RO		
		Format:		MBZ		
5	31:0	Buffer Base Address				
		Format:	MHC_A32_BBA			
		C 'C' 11 (11 (C				
		Specifies the surface address offset page [31:10] for A32 stateless messages.				
				s, General State Base Address[47:12] + egal for this to be greater or equal		
67	63:0	Reserved				
		Access:		RO		
		Format:		MBZ		



Stateless Surface Message Header

	MH1_A32 - Stateless Surface Message Header					
Source:		EuSubFunctionDataPort1				
Size (in bits	s):	256				
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000						
DWord	Bit		Description			
04	159:0	Reserved				
		Access: RO				
		Format:		MBZ		
5	31:0	Buffer Base Address				
		Format:	MHC_A32_BBA			
		Specifies the surface address offset page [31:10] for A32 stateless messages.				
67	63:0	Reserved				
		Access:		RO		
		Format:		MBZ		



Stateless Surface Pixel Mask Message Header

MH1_A32_PSM - Stateless Surface Pixel Mask Message Header						
Source:		EuSubFunctionDataPort1				
Size (in bits	s):	256				
Default Val	ue:	0x00000000, 0x00000000, 0x00 0x00000000, 0x00000000	000000, 0x00000000, (0x0000000, 0x00000000,		
DWord	Bit		Description			
04	159:0	Reserved				
		Access:		RO		
		Format:		MBZ		
5	31:0	Buffer Base Address				
		Format:	MHC_A32_BBA			
		Specifies the surface address off	Specifies the surface address offset page [31:10] for A32 stateless messages.			
6	31:0	Reserved	Reserved			
		Access:		RO		
		Format:	MBZ			
7	31:0	Reserved				
		Access:		RO		
		Format:		MBZ		



Stencil Message Data Payload Register

MDPR_ST	ENCIL - Stenc	il Message Data P	Payload Register
Size (in bits): 256	5		
	00000000, 0x00000000, 00000000, 0x00000000	0x00000000, 0x00000000, 0x0	00000000, 0x00000000,
DWord	Bit		Description
0	31:24	Stencil3	
		Format:	U8
		Stencil for Slot 3.	·
	23:16	Stencil2	
		Format:	U8
		Stencil for Slot 2.	
	15:8	Stencil1	
		Format:	U8
		Stencil for Slot 1.	
	7:0	Stencil0	
		Format:	U8
		Stencil for Slot 0.	-
1	31:24	Stencil7	
		Format:	U8
		Stencil for Slot 7.	
	23:16	Stencil6	
		Format:	U8
		Stencil for Slot 6.	
	15:8	Stencil5	
		Format:	U8
		Stencil for Slot 5.	
	7:0	Stencil4	
		Format:	U8
		Stencil for Slot 4.	
27	191:0	Reserved	
		Access:	RO
		Format:	MBZ



Subset Atomic Integer Trinary Operation Message Descriptor Control Field

MDC_AOP3S - Subset Atomic Integer Trinary Operation Message						
			Descriptor Co	ontrol Field		
Size (in bits):	:	4				
Default Valu	e:	0x000	0000E			
DWord	Bit			Description		
0	3:0	Atomic I	nteger Operation Type			
		Specifies	the atomic integer trinary ope	eration to be performed		
		Value	Name	Description		
		0Eh	AOP_CMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst		
		Others	Reserved	Ignored		
		Programming Notes				
		When Re	eturn Data Control is set, old_d	st is returned.		



Subset Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_S	MDC_SM2RS - Subset Reversed SIMD Mode 2 Message Descriptor			
			Control Field	
Size (in bits):		1		
Default Value	e:	0x0000001		
DWord	Bit		Description	
0	0	SIMD Mode Specifies the SIM	D mode of the message (number of slots pr	rocessed)
		Value	Name	Description
		0h	Reserved	Not used
		01h	SIMD8 [Default]	SIMD8



Subset SIMD Mode 2 Message Descriptor Control Field

MDC_SM2S - Subset SIMD Mode 2 Message Descriptor Control Field				
Size (in bits): 1				
Default Value:		0x00000000		
DWord	Bit	Description		
0	0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed)		
		Value	Name	Description
		00h	SIMD8	SIMD8
		01h	Reserved	Reserved.



Subset SIMD Mode 3 Message Descriptor Control Field

MDC_SM3S - Subset SIMD Mode 3 Message Descriptor Control							
			Field				
Size (in bits)):	2					
Default Valu	ıe:	0x00000000					
DWord	Bit	Description					
0	1:0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed)					
		Value Name Description					
		00h	Reserved	Ignored			
		01h	Reserved	Ignored			
		02h	SIMD8	SIMD8			
		03h	Reserved	Ignored			



Subspan Render Target Message Header Control

MHC_RT_SUBSPAN - Subspan Render Target Message Header Control							
Size (in bits): Default Value:	32 0x00	000000					
DWord	Bit		Description				
0	31:16	Format: Y coordinate for upper-left pixel of t	U16 his subspan				
	15:0	X Format: X coordinate for upper-left pixel of t	U16 his subspan				



Surface Binding Table Index Message Descriptor Control Field

MDC_BTS - Surface Binding Table Index Message Descriptor Control Field

Size (in bits): 8

Default Value: 0x00000000

DWord Bit Description

0 7:0

7:0 **Binding Table Index**Specifies the Binding Table index for the message, which must be a Surface State Model.

Value	Name	Description
00h- 0EFh	BTS	Index of Binding Table State Surfaces
0F0h- 0FAh	Reserved	Reserved for future use
0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.
0FBh	Reserved	
Others	Reserved	Ignored

Programming Notes

For Render Target Views, the Binding Table index need to be confined to the 00h to 0Fh range if Binding Table is not in the 256B alignment (18:8) mode. In the 256B alignment mode, the Binding Table Index need to be confined to the 00h to 3Fh range

if slice common register 3. state cache perf fix disabled is set to 1, the entire range of BTI is supported.



Surface or Stateless Binding Table Index Message Descriptor Control Field

MDC_BTS_A32 - Surface or Stateless Binding Table Index Message Descriptor Control Field

Size (in bits): 8

Default Value: 0x00000000

DWord Bit Description

0 7:0

Binding Table Index

Specifies the surface for the message, either Surface State Model or Stateless.

Value	Name	Description
00h- 0EFh	BTS	Index of Binding Table State Surfaces
0F0h- 0FAh	Reserved	Reserved for future use
0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.
0FBh	Reserved	
0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)
0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).
Others	Reserved	Ignored

Restriction

When using A32_A64_NC, SW must ensure that 2 threads do not both access the same cache line (64B)



Surface Pixel Mask Message Header

MH1_BTS_PSM - Surface Pixel Mask Message Header

Source: EuSubFunctionDataPort1

Size (in bits): 256

0x00000000, 0x00000000

DWord	Bit	Des	cription			
06	223:0	Reserved				
		Access:	RO			
		Format:	MBZ			
7	31:0	Reserved				
		Access:	RO			
		Format:	MBZ			



SW Generated BINDING_TABLE_STATE

SW Generated BINDING_TABLE_STATE

Size (in bits): 32

Default Value: 0x00000000

Description

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart.

The first element of the binding table is aligned to a 64-byte boundary.

Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.

DWord	Bit	Description					
0	31:6	Surface State Pointer					
		Format:	Format: SurfaceStateOffset[31:6]				
		This 64-byte aligned address points to a surface state block. This pointer is relative to the					
		Surface State Base Address					
	5:0	Reserved					
		Access: RO					
		Format:		MBZ			
1	1	-					



SWSB

					S	WSB	
Size (in	bits):		8				
Default	efault Value: 0x00000000						
DWord	Bit					Description	
0 7		Mode This field specifies the way SWSB information is specified. SingleInfo: (Type, Value) or DualInfo: (Value, Value).					
		Value	Name			Description	
		0	SingleInfo [Default]	_	-	cifies the SWSB information as (Type, Value) pair. Where egDist or SBID information.	
6:4		1	DualInfo	DualInfo. Specifies the SWSB information as (RegDistValue, SBIDValue) pair.			
	6:4	Туре					
		Exists I				ingleInfo')	
		This fie	ld specifies the t	ype of SWS	B info		
			Value			Name	
		000b				RegDist [Default]	
		001b				Reserved	
		010b				SBID.dst	
		011b				SBID.src	
		100b				SBID.set	
		[101b-111b]				Reserved	
	6:4						
		Exists I	f:	([Mod	e]==	'DualInfo')	
			Value			Name	
		0			Rese	erved	
		[1-7]				RegDistInfo	
	3	Reserve	ed				
				=='SingleIr	=='SingleInfo') AND ([Type]=='RegDist')		
		Format: MBZ					
	3:0	SBIDValue					
		Exists If:	([Mode]=='Sir ([Type]=='SBI[_	ND (([Type]=='SBID.dst') OR ([Type]=='SBID.src') OR	



			SV	VSB	
		Value		Name	
	[0-15]			SBIDInfo	
3:0	SBIDValue				
	Exists If: ([Mod		([Mode]=='D	Mode]=='DualInfo')	
	Value			Name	
	[0-15]			SBIDInfo	
2:0	RegDistValue				
	Exists If:			ND ([Type]=='RegDist')	
	Value		Name		
	0		No Dependency		
	[1-7]		RegDistInfo		



SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTW_	ZMA8 - 9	SZ OM SOA SIMD8 Render Target Data Payload				
Size (in bits):	1792					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Source 0 Alpha				
1.0-1.7	255:0	oMask				
		Format: MDPR_OMASK				
		Slots [7:0] oMask. Upper half ignored.				
2.0-2.7	255:0	Red				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Red				
3.0-3.7	255:0	Green				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Green				
4.0-4.7	255:0	Blue				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Blue				
5.0-5.7	255:0	Alpha				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Alpha				
6.0-6.7	255:0	Source Depth				
		Format: MDP_DW_SIMD8				
		Slots [7:0] Source Depth				



SZ OM S0A SIMD16 Render Target Data Payload

MDP_RT	W_ZMA16 ·	- SZ OM SOA	SIMD16 Render Target Data			
		Paylo	ad			
Size (in bits):	3328	_				
Default Value:	0x00000000, 0x0	0000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
			0, 0x0000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	0000000, 0x0000000	0, 0x0000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	0000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	0000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	0000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
	0x00000000, 0x0	00000000, 0x0000000	0, 0x00000000, 0x00000000, 0x00000000,			
			0, 0x00000000, 0x00000000, 0x00000000,			
			0, 0x00000000, 0x00000000, 0x00000000,			
0x00000000, 0x000000000, 0x000000000, 0x00000000						
		0x00000000, 0x00000000, 0x00000000, 0x00000000				
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x00000000, 0x0	0000000				
DWord	Bit		Description			
0.0-1.7	511:0	Source 0 Alpha				
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Source 0 Alpha				
2.0-2.7	255:0	oMask				
2.0-2.1	255.0		MDPR_OMASK			
		Format:				
		Slots [15:0] oMask				
3.0-4.7	511:0	Red				
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Red				
5.0-6.7	511:0	Green				
3.0-0.7	311.0		MDP_DW_SIMD16			
		Format:				
		Slots [15:0] Green				



MDP_RTW_	MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data						
		Payl	oad				
7.0-8.7	511:0	Blue					
		Format:	MDP_DW_SIMD16				
		Slots [15:0] Blue					
9.0-10.7	511:0	Alpha					
		Format:	MDP_DW_SIMD16				
		Slots [15:0] Alph	na				
11.0-12.7	511:0	Source Depth					
		Format:	MDP_DW_SIMD16				
		Slots [15:0] Sou	rce Depth				



SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_F	RTW_Z	M8DS - SZ ON	M SIMD8 Dual Source Render Target			
		D	ata Payload			
Size (in bits): 25		0				
Default Value:		0000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description			
0.0-0.7	255:0	oMask Format: MDPR_OMASK oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.				
1.0-1.7	255:0	Src0 Red	MDD DW CIMDO			
		Format: Slots[7:0] or [15:8] of	MDP_DW_SIMD8 Src0 Red			
2.0-2.7	255:0	Src0 Green				
Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src0 Green						
3.0-3.7	255:0	Src0 Blue				
		Format:	MDP_DW_SIMD8			
Slots[7:0] or [15:8] of Src0 Blue			Src0 Blue			
4.0-4.7	255:0	Src0 Alpha				
		Format:	MDP_DW_SIMD8			
		Slots[7:0] or [15:8] of Src0 Alpha				



MDP_I	MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload							
5.0-5.7	255:0	Src1 Red						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src1 F	Red					
6.0-6.7	255:0	Src1 Green						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src1 Green						
7.0-7.7	255:0	Src1 Blue						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src1 E	Blue					
8.0-8.7	255:0	Src1 Alpha						
		Format:	MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src1 Alpha						
9.0-9.7	255:0	Source Depth						
		Format:	MDP_DW_SIMD8					
		Slots [7:0] or [15:8] of Source Depth						

intel

SZ OM SIMD8 Render Target Data Payload

MDP_R1	rw_zm8	- SZ OM SIMD8 Render Target Data Payload
Size (in bits): Default Value:	0x0000000 0x0000000 0x0000000 0x0000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth



SZ OM SIMD16 Render Target Data Payload

MDP_RTW_	ZM16 - SZ	OM SIMD16 Render Target Data Payload
Size (in bits):	2816	
Default Value:	0x00000000, 0x0000 0x000000000, 0x0000 0x000000000, 0x0000 0x000000000, 0x0000 0x000000000, 0x0000	000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit	Description
0.0-0.7	255:0	OMask Format: MDPR_OMASK Slots [15:0] oMask
1.0-1.7	255:0	Red[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Red[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Red
3.0-3.7	255:0	Green[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Green
4.0-4.7	255:0	Green[15:7] Format: MDP_DW_SIMD8 Slots [15:8] Green

intel

MDP_RTW_	ZM16 - SZ	OM SIMD1	6 Render Target Data Payload			
5.0-5.7	255:0	Blue[7:0]				
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
6.0-6.7	255:0	Blue[15:8]				
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Blue				
7.0-7.7	255:0	Alpha[7:0]				
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
8.0-8.7	255:0	Alpha[15:8]				
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Alpha				
9.0-9.7	255:0	Source Depth[7:	:0]			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Source	e Depth			
10.0-10.7	255:0	Source Depth[1	5:8]			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Source Depth				



SZ S0A SIMD8 Render Target Data Payload

MDP_RTV	N_ZA8 - SZ	Z SOA SIMD8	Render Target Data Payload				
Size (in bits): Default Value:): 1536						
DWord	Bit		Description				
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha					
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red					
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green					
3.0-3.7	255:0	Blue Format: Slots [7:0] Blue	MDP_DW_SIMD8				
4.0-4.7	255:0	Alpha Format: Slots [7:0] Alpha	MDP_DW_SIMD8				
5.0-5.7	255:0	Source Depth Format: Slots [7:0] Source [MDP_DW_SIMD8 Depth				

intel

SZ S0A SIMD16 Render Target Data Payload

MDP_RTW_Z	A16 - SZ 9	SOA SIMD16 Render Target Data Payload					
` '	72						
		000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
	·	000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
	·	000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x000000000, 0x00000000					
		000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit	Description					
0.0-0.7	255:0	Source 0 Alpha[7:0]					
		Format: MDP_DW_SIMD8					
		Slots [7:0] Source 0 Alpha					
1.0-1.7	255:0	Source 0 Alpha[15:8]					
		Format: MDP_DW_SIMD8					
		Slots [15:8] Source 0 Alpha					
2.0-2.7	255:0	Red[7:0]					
		Format: MDP_DW_SIMD8					
		Slots [7:0] Red					
3.0-3.7	255:0	Red[15:8]					
		Format: MDP_DW_SIMD8					
		Slots [15:8] Red					
4.0-4.7	255:0	Green[7:0]					
		Format: MDP_DW_SIMD8					
		Slots [7:0] Green					



MDP_RTW_Z	ZA16 - SZ	SOA SIMD1	6 Render Target Data Payload			
5.0-5.7	5.0-5.7 255:0		Green[15:8]			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Green				
6.0-6.7	255:0	Blue[7:0]				
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Blue				
7.0-7.7	255:0	Blue[15:7]				
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Blue				
8.0-8.7	255:0	Alpha[7:0]				
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Alpha				
9.0-9.7	255:0	Alpha[15:8]				
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Alph	a			
10.0-10.7	255:0	Source Depth[7	:0]			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Sourc	e Depth			
11.0-11.7	255:0	Source Depth[1	5:8]			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Sour	ce Depth			



SZ SIMD8 Dual Source Render Target Data Payload

MDP_RT	W_Z8DS	- SZ SIMD8	Dual Source Render Target Data				
		Pa	yload				
Size (in bits):	2304						
Default Value:	0x00000000	, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
	0x00000000	, 0x00000000, 0x000	000000, 0x000000000, 0x000000000, 0x00000000				
	0x00000000	, 0x00000000, 0x000	000000, 0x000000000, 0x000000000, 0x00000000				
	0x00000000, 0x00000000, 0x00000000, 0x00000000						
			000000, 0x000000000, 0x000000000, 0x00000000				
			000000, 0x000000000, 0x00000000, 0x00000000				
			000000, 0x00000000, 0x00000000, 0x00000000				
			000000, 0x00000000, 0x00000000, 0x00000000				
			000000, 0x00000000, 0x00000000, 0x00000000				
			00000, 0x00000000, 0x00000000, 0x00000000				
			00000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit	, 000000000, 00000	Description				
0.0-0.7	255:0	Src0 Red					
	233.0	Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Red					
		310(3[7.0] 01 [13.0]	, or sico red				
1.0-1.7	255:0	Src0 Green					
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8]	of Src0 Green				
2.0-2.7	255:0	Src0 Blue					
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Blue					
3.0-3.7	255:0	Src0 Alpha					
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src0 Alpha					
4.0-4.7	255:0	Src1 Red					
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8]	Slots[7:0] or [15:8] of Src1 Red				
5.0-5.7	255:0	Src1 Green					
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8]	of Src1 Green				



MDP_RT\	MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data						
		Paylo	ad				
6.0-6.7	6.0-6.7 255:0 Src1 Blue						
		Format:	MDP_DW_SIMD8				
		Slots[7:0] or [15:8] of Src1 Blue					
7.0-7.7	255:0	Src1 Alpha Format: MDP_DW_SIMD8					
		Slots[7:0] or [15:8] of Src1 Alpha					
8.0-8.7	255:0	Source Depth					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] or [15:8] of Source Depth					



SZ SIMD8 Render Target Data Payload

MDP_F	RTW_Z8 - 9	SZ SIMD8 Re	nder Target Data Payload				
Size (in bits):	1280						
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description				
0.0-0.7	255:0	Red					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
1.0-1.7	255:0	Green					
		Format: MDP_DW_SIMD8					
		Slots [7:0] Green					
2.0-2.7	255:0	Blue					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Blue					
3.0-3.7	255:0	Alpha					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Alpha					
4.0-4.7	255:0	Source Depth					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source [Depth				



SZ SIMD16 Render Target Data Payload

MDP_R	RTW_Z16 - S	SZ SIMD16 Rer	nder	Target	Data	Pa	aylo	oad	
Size (in bits):	2560								
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000								
	0x00000000, 0x00000000, 0x00000000, 0x00000000								
	0x00000000, 0x00000000, 0x00000000, 0x00000000								
		0000000, 0x00000000, 0							
		0000000, 0x00000000, 0							
	•	0000000, 0x00000000, 0		•	•			•	
	0x00000000, 0x0	0000000, 0x00000000, 0	x00000	000, 0x0000	0000, 0x	0000	0000),	
		0000000, 0x00000000, 0							
		0000000, 0x00000000, 0							
		0000000, 0x00000000, 0 0000000, 0x00000000, 0							
		0000000, 0x00000000, 0							
	0x00000000, 0x0			,	,			•	
DWord	Bit			Descriptio	n				
0.0-0.7	255:0	Red[7:0]							
		Format:	MDP_	_DW_SIMD8	3				
		Slots [7:0] Red							
1.0-1.7	255:0	Red[15:8]							
		Format:	MDP_	_DW_SIMD8	3				
		Slots [15:8] Red							
2.0-2.7	255:0	Green[7:0]							
		Format:	MDP_	_DW_SIMD8	3				
		Slots [7:0] Green							
3.0-3.7	255:0	Green[15:8]							
		Format:	MDP ₋	_DW_SIMD8	3				
		Slots [15:8] Green							
4.0-4.7	255:0	Blue[7:0]							1
		Format:	MDP_	_DW_SIMD8	3				
		Slots [7:0] Blue							
5.0-5.7	255:0	Blue[15:8]							
		Format:	MDP_	_DW_SIMD8	3				
		Slots [15:8] Blue							

intel

MDP_RT	MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload						
6.0-6.7	255:0	Alpha[7:0]					
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Alpha					
7.0-7.7	255:0	Alpha[15:8]					
		Format: MDP_DW_SIMD8					
		Slots [15:8] Alpha					
8.0-8.7	255:0	Source Depth[7:	:0]				
		Format: MDP_DW_SIMD8					
		Slots [7:0] Source Depth					
9.0-9.7	255:0	Source Depth[15:8]					
		Format: MDP_DW_SIMD8					
		Slots [15:8] Source Depth					



Thread EOT Message Descriptor

TS_EOT - Thread EOT Message Descriptor

Source: RenderCS

Size (in bits): 32

Default Value: 0x02000000

End of Thread message is sent to SFID_TS (07h) to end GPGPU and Media threads. The EU send instruction must also set the EOT control (bit 5) of the extended message descriptor.

This message is sent with single register message payload, which is a copy of the R0 thread payload sent with the thread dispatch.

DWord	Bit		Description	1	
0	31:29	Reserved			
		Access:		RO	
		Format:		MBZ	
	28:25	Message Length			
		Default Value:	11	One GRF	
		Format:	U		
	24:20	Response Length			
		Default Value:	0h Zero GRF		
		Format:	U5	U5	
	19	Header Present			
		Format:		MBZ	
	18:1	Reserved			
		Access:		RO	
		Format:		MBZ	
	0	Message Type			
		Default Value:	0h Er	d Thread	
		Format:	Орсо	de	
		End of Thread message of	opcode		



TILE_RECT

		TILE_RECT		
Source:	Source: RenderCS, PositionCS			
Size (in bits): 64				
Default Va	lue:	0x00000000, 0x00000000		
DWord	Bit	Description		
0	31:16	Tile Rectangle Y Min		
		Format:	U16	
		Specifies Y Min coordinate of (inclusive) Tile Region us	ed for tile rendering test.	
		Value	Name	
		[0,16383]		
	15:0	Tile Rectangle X Min		
		Format: U16		
		Specifies X Min coordinate of (inclusive) Tile Region us	ed for tile rendering test.	
		Value	Name	
		[0,16383]		
1	31:16	Tile Rectangle Y Max		
		Format:	U16	
		Specifies Y Max coordinate of (inclusive) Tile Region us	sed for tile rendering test.	
		Value	Name	
		[0,16383]		
	15:0	Tile Rectangle X Max		
		Format: U16		
		Specifies X Max coordinate of (inclusive) Tile Region u	sed for tile rendering test.	
		Value	Name	
		[0,16383]		



Timeout Data Payload

	MDP_TIMEOUT - Timeout Data Payload				
Source:		EuSubFunctionGateway			
Size (in b	its):	256			
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000					
DWord	Bit	Description			
0	31:10	Reserved			
		Access: RO			
		Format: MBZ			
-	9:0	Timeout Value			
		Format:	U10		
		Description			
		The amount of time GW should wait before sending a writeback message. This value is in terms of 1024 clocks. Thus, with a 1Ghz clock it would be approximately in terms of uS. 0 and 1 are illegal values since the actual timeout time can be short by up to 1 increment of the timeout value.			
17	223:0	Reserved			
		Access:	RO		
		Format:	MBZ		

intel

U24_X8

U24_X8 - U24_X8					
Size (in bits):	Size (in bits): 32				
Default Value: 0x00000000					
32bit packed 24U	norm and 8bit o	f unused format	(named X8)		
DWor	rd	Bit		Description	
0		31:8	MSB_U24		
			Format:	ι	J24
		7:0	LSB_X8		
			Format:		U8



Untyped Write Channel Mask Message Descriptor Control Field

N	MDC_UW_CMASK - Untyped Write Channel Mask Message Descriptor Control Field						
Size (in b	oits):	4					
Default \	/alue	e: 0x0	0000000				
DWord	Bit			Description			
0	3:0		d surface write message to the surface.	s, indicates which channels are included in the message payload			
		Value	Name	Description			
		00h	RGBA [Default]	Red, Green, Blue, and Alpha are included			
		08h RGB Red, Green, and Blue are included					
		0Ch RG Red and Green are included					
		0Eh	0Eh R Red is included				
		Others	Reserved	Ignored			



Upper Oword Block Data Payload

N	MDP_OW1U - Upper Oword Block Data Payload			
Size (in bits):	256			
Default Value:	Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000			
DWord	Bit	Description		
0.0-0.3	127:0	Reserved		
		Access:		RO
		Format:		MBZ
0.4-0.7	127:0	Oword		
		Format:		U128
		Specifies the upper	Oword data element	



URB Channel Mask Payload Control

	MACD_URB_CMASK - URB Channel Mask Payload Control				
Size (in b	ize (in bits): 32				
Default \	Value:	0x00000000			
DWord	Bit	De	escription		
0	31:24	Reserved			
		Access:		RO	
		Format:	Format: MBZ		
	23:16	Channel Mask			
		Format:	Enable[8]		
		For each channel present in the message data payload, the corresponding channel mask bit is ANDed with the slot's execution mask to determine the final channel enable. When final channel enable is 1 it indicates that Dword data will be written to the surface.			
	15:0	Reserved			
		Access:		RO	
		Format:		MBZ	



URB Handle Message Header

МН	_URB_HANDLE - URB Hand	lle M	essage	Header
Size (in bits):	256			
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000				
	DWord	Bit		Description
	0.0	31:0	Handle 0	
This is the URB ha	andle where slot 0 results are written or read.		Format:	MHC_URB_HANDLE
	0.1	31:0	Handle 1	
This is the URB ha	andle where slot 1 results are written or read.		Format:	MHC_URB_HANDLE
	0.2	31:0	Handle 2	
This is the URB ha	andle where slot 2 results are written or read.		Format:	MHC_URB_HANDLE
	0.3	31:0	Handle 3	
This is the URB ha	andle where slot 3 results are written or read.		Format:	MHC_URB_HANDLE
	0.4	31:0	Handle 4	
This is the URB ha	andle where slot 4 results are written or read.		Format:	MHC_URB_HANDLE
	0.5	31:0	Handle 5	
This is the URB ha	andle where slot 5 results are written or read.		Format:	MHC_URB_HANDLE
0.6			Handle 6	
This is the URB ha	andle where slot 6 results are written or read.		Format:	MHC_URB_HANDLE
	0.7	31:0	Handle 7	
This is the URB ha	andle where slot 7 results are written or read.		Format:	MHC_URB_HANDLE



URB Handle Message Header Control

MHC_URB_HA	NDLE - URB	Handle Messag	e Header Control
Size (in bits): 32			
Default Value: 0x00000	000		
DWord	Bit		Description
0	31:25	Reserved	
		Access:	RO
		Format:	MBZ
	24:0	Reserved	
		Access:	RO
		Format:	MBZ



VC1

		VC1		
Source: VideoCS				
Size (in bits): 16				
Default Va	lue:	0x00000000		
DWord	Bit	Description		
0	15:8	Reserved		
		Access:	RO	
		Format:	MBZ	
	7	Syncmarker Error This flag indicates missing sync marker SEs coded in the	bit-stream.	
	6	Mbmode SE Error This flag indicates inconsistent Macroblock SEs coded in	the bit-stream.	
	5	Transformtype SE Error This flag indicates inconsistent transform type SEs coded	d in the bit-stream.	
	4	Coefficient Error This flag indicates inconsistent Coefficient SEs coded in	the bit-stream.	
	3	Motion Vector SE Error This flag indicates inconsistent Motion Vector SEs coded	I in the bit-stream.	
	2	Coded Block Pattern CY SE Error This flag indicates inconsistent CBPCY SEs coded in the bit-stream.		
	1	Mquant Error This flag indicates inconsistent MQUANT SEs coded in the bit-stream.		
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed	d by hardware.	



VCS Hardware-Detected Error Bit Definitions

		VCS Hard	dware-Det	ected Error Bi	t Definitions	
Source:	Source: VideoCS					
Size (in b	oits):	16				
Default Value: 0x00000000						
DWord	Bit			Description		
0	15:12	Reserved				
		Access:			RO	
		Format:			MBZ	
	11	Reserved				
		Access:			RO	
		Format:			MBZ	
	10:3	Reserved				
		Access:			RO	
		Format:			MBZ	
	2	This bit is set if a			ed in a non-privileged batch buffer. vill continue.	
	1	Reserved				
		Access:			RO	
		Format:			MBZ	
	0	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction.Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 				
		Value	Name		Description	
		1		Instruction Error detec	ted	
				Programming Note	es	
		This error indica	tions cannot be cl	eared except by reset (i	i.e., it is a fatal error).	



VD_CONTROL_STATE_BODY

		VD_CONTROL_STATE_BC	DDY			
Size (in b	oits):	64				
Default \	Value:	0x00000000, 0x00000000				
DWord	Bit	Description				
0	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29	Reserved				
	28	Reserved				
	27:1	Reserved				
		Access:	RO			
		Format:	MBZ			
	0	Pipeline Initialization				
		Description				
		This bit, when set, clears internal states for HCP Pipe if Media Instruction Opcode is set for HCP Pipe				
		This bit, when set, clears internal states for AVP Pipe if Me Pipe.	edia Instruction Opcode is set for AVP			
1	31:3	Reserved				
		Access:	RO			
		Format:	MBZ			
	2	Memory Implicit Flush This is used to initiate an implicit flush to memory to make sure all the memory request goes to memory. This should be programmed at the end of each frame after frame completion and before MI_FLUSH.				
1 Scalable Mode Pipe Unlock This is used for decoder/encoder pipe to unlock all the pipes for scalable mode. It s programmed at the end of frame.						
	0 Scalable Mode Pipe Lock This is used for decoder/encoder pipe to lock all the pipes for scalable mode. It should be programmed at the start of frame.					



VDENC_64B_Aligned_Lower_Address

		VDENC_	64B_Aligned_Lower_Ad	ldress	
Source:	Vic	leoCS			
Size (in bits):	32				
Default Value:	0x0	00000000			
DWord	Bit		Description		
0	31:6	Address			
		Format:	GraphicsAddress[31:6]		
		[31:6] This field is for the 26 bits of the lower address.			
	5:0	Reserved			
		Access:		RO	
		Format:		MBZ	



${\bf VDENC_64B_Aligned_Upper_Address}$

	VDENC_64B_Aligned_Upper_Address						
Source: VideoCS							
Size (in l	oits):	32					
Default \	Value:	0x00000000					
DWord	Bit		Description				
0	31:16	Reserved					
		Access:	RO				
		Format:	MBZ				
	15:0	Address Upper DWord Bits [47:32] of the Address. GraphicsAddress is 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost bits [63:48] are ignored and MBZ.					



VDENC_Block_8x8_4

		VDENC_I	Block_8x8_4	
Source:	VideoCS			
Size (in bits):	16			
Default Value:	0x00000000			
DWo	ord	Bit	Des	scription
0		15:12	Block8x8[3]	
			Format:	U4
		11:8	Block8x8[2]	
			Format:	U4
		7:4	Block8x8[1]	
			Format:	U4
		3:0	Block8x8[0]	
			Format:	U4



VDENC_Colocated_MV_Picture

	VDENC_Colocated_MV_Picture						
Source:		VideoCS					
Size (in b	oits):	oits): 96					
Default \	/alue:	0x0000000	0, 0x00000000, 0x00000000				
DWord	Bit		Description				
0	31:0	Lower Address					
		Format:	VDENC_64B_Aligned_Lower_Address				
		64 byte aligned b					
		This field is used to write the DMV data by VDEnc. VDEnc only supports spatial direct prediction and not temporal direct. Hence the HW precomputes the ColZeroFlag per 8x8 block and writes 8-bits per macroblock.HW accumulates a CL worth of data before writing it out. This is a linear buffer, can be considered tobe a frame level row-store. There is no read/write happening to the surface for any given frame.					
		HW only writes to	this surface for P-Frames.				
		HW only reads fro	om this surface for B-Frames.				
		Size = 8-bits/ MB linear buffer.					
1	31:0	Upper Address					
		Format:	format: VDENC_64B_Aligned_Upper_Address				
2	31:0	Picture Fields					
		Format:	VDENC_Surface_Control_Bits				



VDENC_Delta_MV_XY

VDENC_Delta_MV_XY

Source: VideoCS Size (in bits): 128

Default Value: 0x00000000, 0x00000000, 0x000000000

16x16	16x08	08x16		082	608
0	1	3 4		5	6
	2			7	8

Calculates the difference between the actual MV for the Sub Macroblock and the predicted MV based on the availability of the neighbors.

Programming Notes

This is calculated and populated for Inter frames only. In case of an Intra MB in Inter frames, this value should be 0.

DWord	Bit	Descrip	tion
03	127:112	Y3	
		Default Value:	0
		Format:	U16
		Mb_type PartID 8x8 8	
	111:96	хз	
		Default Value:	0
		Format:	U16
		Mb_type PartID 8x8 8	
	95:80	Y2	
		Default Value:	0
		Format:	U16
		Mb_type PartID 8x8 7	
	79:64	X2	
		Default Value:	0
		Format:	U16



VDEN	C_Delta_MV_XY	
	Mb_type PartID 8x8 7	
63:48	Y1	
	Default Value:	0
	Format:	U16
	Mb_type PartID	
	16x8 2	
	8x16 4	
	8x8 6	
47:32	X1	
	Default Value:	0
	Format:	U16
	Mb_type PartID	
	16x8 2	
	8x16 4	
	8x8 6	
31:16	Υ0	
	Default Value:	0
	Format:	U16
	Mb_type PartID	
	16x16 0	
	16x8 1	
	8x16 3	
	8x8 5	
15:0	ХО	
	Default Value:	0
	Format:	U16
	Mb_type PartID	
	16x16 0	
	16x8 1	
	8x16 3	
	8x8 5	
	0,00 3	



VDENC_Down_Scaled_Reference_Picture

		VDEN	C_Down_Scaled_Reference_Picture	
Source:		VideoCS		
Size (in b	oits):	96		
Default \	/alue:	0x0000000	0, 0x00000000, 0x00000000	
DWord	Bit		Description	
0	31:0	Lower Address		
		Format:	VDENC_64B_Aligned_Lower_Address	
	Specifies the 64 byte aligned DownScaled reference frame buffer address.VDEnc supports upto 3 down-scaled reference pictures for HME search. (2 fwd and 1 bwd).			
1	31:0	Upper Address		
		Format: VDENC_64B_Aligned_Upper_Address		
2	31:0	Picture Fields		
		Format:	VDENC_Surface_Control_Bits	



${\bf VDENC_Original_Uncompressed_Picture}$

	VDENC_Original_Uncompressed_Picture						
Source:		VideoCS					
Size (in b	oits):	96					
Default \	/alue:	0x0000000	0, 0x00000000, 0x00000000				
DWord	Bit		Description				
0	31:0	Lower Address					
		Format:	VDENC_64B_Aligned_Lower_Address				
		Specifies the 64 byte aligned frame buffer address for fetching YUV pixel data from the originaluncompressed input picture for encoding. This field is only valid in encoding mode.					
1	31:0	Upper Address					
		Format: VDENC_64B_Aligned_Upper_Address					
2	31:0	Picture Fields					
		Format:	VDENC_Surface_Control_Bits				



VDENC_Reference_Picture

	VDENC_Reference_Picture				
Source:	VideoCS				
Size (in b	oits):	96			
Default \	/alue:	0x0000000	0, 0x00000000, 0x00000000		
DWord	Bit		Description		
0	31:0	Lower Address			
		Format:	VDENC_64B_Aligned_Lower_Address		
	Specifies the 64 byte aligned reference frame buffer addresses corresponding to fwd reference index = 0in the bitstream. VDEnc supports upto 4 reference pictures for IME search. (3 fwd and 1 bwd).				
1	31:0	Upper Address			
		Format:	VDENC_64B_Aligned_Upper_Address		
2	31:0	Picture Fields			
		Format:	VDENC_Surface_Control_Bits		



VDENC_Row_Store_Scratch_Buffer_Picture

	VDENC_Row_Store_Scratch_Buffer_Picture					
Source:		VideoCS				
Size (in b	oits):		96			
Default \	√alue:		0x00000000, 0x00000000, 0x00000000			
Structure	e_VDE	NC_Row_Store_Scr	ratch_Buffer_Picture: true			
DWord	Bit		Description			
0	31:0	Lower Address				
		Format:	VDENC_64B_Aligned_Lower_Address			
		This field provides the base address of the scratch buffer (read/write) used by VDEnc to store MBinformation of the previous row for processing of each macroblock in the current row. The Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Row Store. AVC: Size = 256 bits/MB. 4K wide picture needs 128 CLs.				
1	31:0	Upper Address				
		Format: VDENC_64B_Aligned_Upper_Address				
2	31:0	Buffer Picture Fields				
		Format: VDENC_Surface_Control_Bits				



VDENC_Sub_Mb_Pred_Mode

VDENC_Sub_Mb_Pred_Mode				
Source:	VideoCS			
Size (in bits):	8			
Default Value:	0x0000000			
DWord	Bit	De	escription	
0	7:6	SubMbPredMode[3]		
		Format:	U2	
	5:4	SubMbPredMode[2]		
		Format:	U2	
	3:2	SubMbPredMode[1]		
		Format:	U2	
	1:0	SubMbPredMode[0]		
		Format:	U2	



VDENC_Surface_Control_Bits

			VDENC_S	Surface_Coi	ntrol	_Bits	
Source:		Vide	oCS				
Size (in b	oits):	32					
Default Value: 0x00000000							
DWord	Bit			Descri	otion		
0	31:21	Reserved					
		Format:				MBZ	
	20:16	Reserved					
		Format:				MBZ	
	15	Reserved					
		Format:				MBZ	
	14:13	Tiled Reso	urce Mode				
		Format:				U2	
		For Media Surfaces: This field specifies the tiled resource mode.					
		Only supports 4K tiling for all surfaces.					
		Value		Name		Description	
		0h	TRMODE_NON	TRMODE_NONE No tiled resource.			
		1h	TRMODE_TILEY	/ F	4KB 1	tiled resources	
		2h	TRMODE_TILEY	/S	64KB	B tiled resources	
		3h	Reserved				
		Programming Notes					
		This field should be programmed the same for all these VDEnc surfaces listed below. DS FWD REF0, DS FWD REF1, DS BWD REF0. FWD REF0, FWD REF1, FWD REF2, BWD REF0.					
	12	Cache Sele			-	<u> </u>	
		Exists If:	(Property[Structure	_VDENC_Row_Store	e_Scratch	n_Buffer_Picture] == 'true')	
		Format:	U1				
		Description					
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.					
		When this is programmed to "1" (going to Media Cache), the corresponding base address will be programmed with the starting position in the media cache. The programming table is in "Buffer Size Requirement Page" in HEVC section					
			, , , , ,				



Value	Name	Name Description				
0		Buffer going to LI	_C.	<u>-</u>		
1		Buffer going to In	ternal Media	Storage.		
11 Reserved						
Access:				RO		
Format:				MBZ		
10 Compression	1 Туре					
Value		Name				
0	Media Co	ompression Enabled	[Default]			
1	1 Render Compression Enabled					
9 Memory Cor	npression E	nable				
Format:			Enable	2		
Memory con	•	ill be attempted for	this surface.			
	Value Name			ame		
0h						
1h			Enable			
		Progra	amming Note	es es		
	This field should be programmed the same for all these VDEnc surfaces listed below. DS FV REF0, DS FWD REF1, DS BWD REF0. FWD REF0, FWD REF1, FWD REF2, BWD REF0.					
8:7 Arbitration I	Priority Con	itrol				
Format:	•			U2		
This field cor	ntrols the pr	iority of arbitration	used in the G	AC/GAM pip	eline for this surf	
Value		Name	e		Description	
0.01	Highest					
00b	Second I	Second highest priority				
01b				Third highest priority		
01b 10b	_	· · · · · · · · · · · · · · · · · · ·				
01b 10b 11b	Lowest p	priority				
01b 10b 11b 6:1 Index to Me	Lowest p	· · · · · · · · · · · · · · · · · · ·	OCS) Tables:			
01b 10b 11b	Lowest p	priority	OCS) Tables:	U6		
01b 10b 11b 6:1 Index to Me Format: The index to	Lowest p	priority	e memory pro	perties. The	details of the cor	



VDENC_Surface_State_Fields

		VI	DENC_Su	rface_State_Fields			
Source:		VideoCS					
Size (in b	ize (in bits): 128						
Default \	/alue:	0x00000000, 0	x00000003, 0x	00000000, 0x00000000			
DWord	Bit			Description			
0	31:18	Height		-			
		Format:		U14-1			
		This field specifies the field indicates the he	_	ne Picture in units of pixels. For PLANAR surface formats, this luma) plane.			
		Value	Name	Description			
		[0,16383]		Representing heights [1,16384]			
				Programming Notes			
		AVC specific Note: • When surface	e tiling is TileY,	the Frame Height needs to be programmed as 16-pixel			
		aligned.					
		When surface tiling is Linear (supported only for Source surface), the Frame Height can be programmed 2-pixel aligned.					
	17:4	Width					
		Format:		U14-1			
		•		e Picture in units of pixels/residuals. For PLANAR surface th of the Y (luma) plane.			
		Value	Name	Description			
		[0,16383]		Representing widths [1,16384]			
				Programming Notes			
		·	-	field multiplied by the pixel size in bytes must be less than or specified in bytes via the Surface Pitch field).			
		Width (field v	alue + 1) mus	t be a multiple of 2 for PLANAR_420,			
		VDEnc HW does not use this field, the picture width is read from IMG State instead,					
		because this field may not equal to the actual picture width. This field is used by the					
		KMD to allocate surface in GTT.					
	3	Color space selection	n				
		Format:		U1			
		0 Use BT.601 Space					
		1 Use BT.709 Space	conversion				



			VD	ENC_Su	ırface_Sta	te_Fi	elds		
	2	Reserved							
		Acces	s:				RO		
		Forma	nt:				MBZ		
	1:0	Cr(V)/	Cb(U) Pixel O	ffset V Direc	tion				
		Forma	it:				U0.2		
			y as shown in t		•				
		directi		e to the U/V	values with resp	ect to th	ie even numbe	ered Y channels in the V	
					Programmi	ing Note	es		
		This fi	eld is ignored	for all format	ts except PLANA	R_420_8			
1	31:27	Reserv					T		
		Acces					RO		
		Forma	it:				MBZ		
	26:23	Reserved							
		Access:				RO			
		Format: MBZ							
	22:20	· · · · · · · · · · · · · · · · · · ·							
		Format: U3							
		Value	Left Side Tap	Center Tap	Right Side Tap				
		0	0	64	0				
		1	16	32	16				
		2	15	34	15				
		3	14	36	14				
		4	13	38	13				
		5	12	40	12				
		6	11	42	11				
		7	0	32	32				
		Programming Notes							
		For Til	e V 444 -> 420) Filter settin				inations are invalid. This	
		For Tile Y 444 -> 420, Filter settings on 0 and 7 are valid. All other combinations are invalid. This is true for 10 bit and 8 bit.							
	19:3	Surfac	Surface Pitch						
		Forma	nt:				U17		
		-1 pitch in Bytes							



VDENC Surface State Fields

This field specifies the surface pitch in (#Bytes).

Programming Notes

For tiled surfaces, the pitch must be a multiple of the tile width (i.e.128 bytes aligned). If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. For Y-tiled surfaces: Range = [127,131071] to [128B,128KB] = [1 tile, 1028 tiles].

For TileYF and TileYS surfaces, the range is dependent on the Cu parameter (refer to Memory Data Formats section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 131071] \rightarrow [(2^{Cu})B, 128KB] = [1 \text{ tile, } 128KB/(2^{Cu)} \text{ tiles}]$ The field specifies the surface pitch in (#Bytes - 1)

2 Half Pitch for Chroma

Format: Enable

(This field must be set to Disable.) This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats. This field is ignored by VDEnc (unless we support YV12).

Value	Name	Description
0	Disable [Default]	
1	Enable	

1 Tiled Surface

Format: Boolean

(This field must be set to TRUE: Tiled.) This field specifies whether the surface is tiled. This field is ignored by VDEnc usage.

Value	Name	Description
0	False	Linear
1	True [Default]	Tiled

Programming Notes

Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.

0 Tile Walk

Format: Boolean

(This field must be set to 1: TILEWALK_YMAJOR.) This field specifies the type of memory tiling(XMajor or YMajor) employed to tile this surface. See Memory Interface Functions for detailson memory tiling and restrictions. This field is ignored when the surface is linear. Internally H/W always treats this as set to 1 for all VDEnc usage.

Value	Name	Description		
0h	XMAJOR	TILEWALK_XMAJOR		



			VDENC_Surface	_State_Fi	elds		
		1h	YMAJOR [Default]	TIL	_EWALK_YMAJOR		
				ramming Note			
		-	nding cache(s) must be invali inwith an altered state of this		previously accessed surface is		
2	31	Reserved					
		Access:			RO		
		Format:			MBZ		
	30:16	X Offset for U	J(Cb)				
		Format:			U15		
		Pixel Offset					
		This field specifies the horizontal offset in pixels from the Surface Base Address to the start(origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This fieldis only used for PLANAR surface formats. This field must be set to zero. X Offset for U(Cb) in pixel.(This field must be zero for NV12 and IMC 1 and 3).					
		Programming Notes					
		For PLANAR_420 and PLANAR_422 surface formats, this field must be zero.					
	15	Reserved					
		Access:			RO		
		Format:			MBZ		
	14:0	Y Offset for U	J(Cb)				
		Format:			U15		
		Pixel Row Off	fset				
		This field specifies the vertical offset in rows from the Surface Base Address to the start(origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field only used for PLANAR surface formats.					
		Programming Notes					
		For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 8 pixels - i.e. multiple MBs.					
3	31:29	Reserved					
		Access:			RO		
		Format:			MBZ		
	28:16	X Offset for \	/(Cr)				
		Format:			U13		



VDENC Surface State Fields

Offset in Pixels

This field must be zero for NV12 and IMC 1 and 3.

This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin)of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled.

Programming Notes

For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.

15:0 Y Offset for V(Cr)

Format:

U16

Row Offset in Pixels

This field specifies the vertical offset in rows from the Surface Base Address to the start (origin)of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled. This field is ignored by all video codec, only used by JPEG.

Programming Notes

For PLANAR_420 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs.



VEBOX_ACE_LACE_STATE

			VEBC	DX_ACE_LACE_STATE			
Source:		Vic	deoEnhancementCS	S			
Size (in b	its):	99	2				
Default V	alue:	0x0 0x0 0x0 0x0	0000D8C4, 0x04000 00000400, 0x00000 00000000, 0x00000	2410, 0x9C887460, 0xEBD8C4B0, 0x604C3824, 0xB09C8874, 0400, 0x04000400, 0x04000400, 0x04000400, 0x04000400, 0x040000000, 0x000000000, 0x000000000, 0x00000000			
This state	e struct	ure cont	ains the IECP State	Table Contents for ACE state.			
DWord	Bit			Description			
0	31:16	Min_A0	CE_luma				
		Format	t:	U16			
	15:14	This bit	LACE Single Histogram Set This bit tells LACE which frames will be included in the histogram when the Deinterlacer is enabled.				
		Value	Name	Description			
		00b	Current	The histogram includes only the current frame.			
		01b	Previous	The histogram includes only the previous frame.			
		10b	Current + Previous	The histogram includes pixels from both the current and previous frame.			
		11b	Previous + Current	The histogram includes the previous frame followed by the current frame.			
				Programming Notes			
		output	a single field then	disabled, this field must be 00b.If DI Output Frames is set to only the histogram can not be collected on the disabled field.This Field DN/DI First Frame is set to 1			
	13	LACE H	istogram Size				
			Value	Name			
		0		128-bin histogram			
		1		256-bin histogram			
	12	LACE H	istogram Enable				
			t Value:	0			
			t enables the collecter am will be collected	ction of LACE histogram data. If this bit is 0 then only the ACE			



		VEBOX_AC	E_LACE_STA	TE			
	11:7	Reserved					
		Access:		RO			
		Format:		MBZ			
	6:2	Skin Threshold					
		Format:		U5			
		Used for Y analysis (min/max) for pix	cels which are highe	r than skin thresho	old.		
		Value		Name			
		[1,31]					
		26	[Default]				
	1	Reserved		T			
		Access:		RO			
		Format:		MBZ			
	0	ACE Enable					
		Format:					
1	31:24	Y3					
		Default Value:	76				
		Format:	U8				
		The value of the y_pixel for point 3 in PWL.					
	23:16	Y2					
		Default Value:	56				
		Format:	U8				
		The value of the y_pixel for point 2 in PWL.					
	15:8	<u>Y</u> 1					
		Default Value:	36				
		Format:	U8				
		The value of the y_pixel for point 1 in	n PWL.				
_	7:0	Ymin					
		Default Value:	16				
		Format:			U8		
		The value of the y_pixel for point 0 in	n PWL.				
2	31:24	Y7					
		Default Value:		1	56		
		Format:		U	18		
		The value of the y_pixel for point 7 in	n PWL.	,			



23:16 V6 Default Value: Format: U8 U8 U8 U8 U8 U8 U8 U			VEBOX_ACE_LACE_STAT	ΓΕ			
Format:		23:16	Y6				
The value of the y_pixel for point 6 in PWL. 15:8 Y5 Default Value: 116 Format: U8 The value of the y_pixel for point 5 in PWL. 7:0 Y4 Default Value: 96 Format: U8 The value of the y_pixel for point 4 in PWL. 3 31:24 Ymax Default Value: 235 Format: U8 The value of the y_pixel for point 11 in PWL. 23:16 Y10 Default Value: 216 Format: U8 The value of the y_pixel for point 10 in PWL. 15:8 Y9 Default Value: 196 Format: U8 The value of the y_pixel for point 9 in PWL. 7:0 Y8 Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8 Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL.			Default Value:	13	36		
15:8 Y5			Format:	U	3		
Default Value: 116 116			The value of the y_pixel for point 6 in PWL.				
Format: The value of the y_pixel for point 5 in PWL. 7:0 74		15:8	Y5				
The value of the y_pixel for point 5 in PWL. 7:0 7:0 74 Default Value: Format: The value of the y_pixel for point 4 in PWL. 3 31:24 7:0 7:0 7:0 7:0 7:0 7:0 7:0 7:			Default Value:	11	6		
7:0 Y4			Format:	U	3		
Default Value: 96			The value of the y_pixel for point 5 in PWL.				
Format: The value of the y_pixel for point 4 in PWL. The value of the y_pixel for point 4 in PWL.		7:0					
The value of the y_pixel for point 4 in PWL.			Default Value:		96		
3 31:24			Format:		U8		
Default Value: 235			The value of the y_pixel for point 4 in PWL.				
Format: The value of the y_pixel for point 11 in PWL.	3	31:24	Ymax				
The value of the y_pixel for point 11 in PWL.			Default Value:	23	85		
23:16 Y10 Default Value: 216 Format: U8 The value of the y_pixel for point 10 in PWL. 196 Format: U8 The value of the y_pixel for point 9 in PWL. 7:0 Y8 Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL. 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8 100							
Default Value: 216			The value of the y_pixel for point 11 in PWL.				
Format:		23:16	Y10				
The value of the y_pixel for point 10 in PWL. 15:8 Y9 Default Value: Format: U8 The value of the y_pixel for point 9 in PWL. 7:0 Y8 Default Value: Format: U8 The value of the y_pixel for point 9 in PWL. 4 31:24 B4 Default Value: Format: U8 The value of the y_pixel for point 8 in PWL.			Default Value:	21	6		
15:8 Y9 Default Value: 196 Format: U8 The value of the y_pixel for point 9 in PWL. 176 Format: U8 The value of the y_pixel for point 8 in PWL. 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8			Format:	U	3		
Default Value: 196 Format: U8 The value of the y_pixel for point 9 in PWL. 7:0 Y8 Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8 Default Value: 96 Format: U8			The value of the y_pixel for point 10 in PWL.				
Format:		15:8	Y9				
The value of the y_pixel for point 9 in PWL. 7:0 Y8 Default Value: Format: The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: Format: U8 Default Value: 96 Format: U8			Default Value:	19	96		
7:0 Y8 Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8				U	3		
Default Value: 176 Format: U8 The value of the y_pixel for point 8 in PWL. 4 31:24 B4 Default Value: 96 Format: U8			The value of the y_pixel for point 9 in PWL.				
Format:		7:0					
The value of the y_pixel for point 8 in PWL. 4							
4 31:24 B4 Default Value: 96 Format: U8				U	3		
Default Value: 96 Format: U8			The value of the y_pixer for point o in 1 WE.				
Format: U8	4	31:24			1		
					U8		



		VEBOX_ACE_LAC	E_STATE				
	23:16	B3					
		Default Value:		76			
		Format:			U8		
		The value of the bias for point 3 in PWL.					
	15:8	B2					
		Default Value:			56		
		Format:			U8		
		The value of the bias for point 2 in PWL.					
	7:0	B1					
		Default Value:			36		
		Format:			U8		
		The value of the bias for point 1 in PWL.					
5	31:24	B8					
		Default Value:			176		
		Format:	U8	}			
		The value of the bias for point 8 in PWL.					
	23:16	B7					
		Default Value:		15	6		
		Format:	U8	3			
		The value of the bias for point 7 in PWL.					
	15:8	B6					
		Default Value:		13			
		Format:		U8	3		
		The value of the bias for point 6 in PWL.					
	7:0	B5					
		Default Value:			116		
		Format:		U8	3		
		The value of the bias for point 5 in PWL.					
6	31:16	Reserved					
		Access:	RO				
		Format:	MBZ				



		VEBOX_ACE	LACE_STATE				
	15:8	B10					
		Default Value:		216			
		Format:		U8			
		The value of the bias for point 10 in I	PWL.				
	7:0	В9					
		Default Value:		196			
		Format:		U8			
		The value of the bias for point 9 in P\	WL.				
7	31:27	Reserved					
		Access:	RO				
		Format:	MBZ				
	26:16	<u>\$1</u>					
		Default Value:		1024			
		Format: U1.10		U1.10			
		The value of the slope for point 1 in PWL					
		The default is 1024/1024					
	15:11	1 Reserved					
		Access:	RO				
		Format:	MBZ				
	10:0	S0					
		Default Value:		1024			
		Format:		U1.10			
		The value of the slope for point 0 in	PWL				
		The default is 1024/1024					
8	31:27	Reserved					
		Access:	RO				
		Format: MBZ					
	26:16	S3					
		Default Value:		1024			
		Format:		U1.10			
		The value of the slope for point 3 in	PWL				
		The default is 1024/1024					



	15:11	VEBOX_AC					
		Access:	RO				
		Format:	MBZ				
	10:0	S2	<u> </u>				
		Default Value:		1024			
		Format:		U1.10			
		The value of the slope for point 2 in	ı PWL				
		The default is 1024/1024					
9	31:27	Reserved					
		Access:	RO				
		Format:	MBZ				
	26:16	S5					
		Default Value:	1024				
		Format:	U1.10				
		The value of the slope for point 5 in PWL					
		The default is 1024/1024					
	15:11	1 Reserved					
		Access:	RO				
		Format:	MBZ				
	10:0	S4					
		Default Value:		1024			
		Format:		U1.10			
		The value of the slope for point 4 in	ı PWL				
		The default is 1024/1024					
10	31:27	Reserved					
		Access:	RO				
		Format:	MBZ	_			
	26:16	S7	<u> </u>				
		Default Value:		1024			
		Format:		U1.10			
		The value of the slope for point 7 in	ı PWL				
		The default is 1024/1024					



	15.11	Reserved	CE_LACE_STATE	
		Access:	RO	
		Format:	MBZ	
	10:0	<u>S6</u>		
		Default Value:	1024	
		Format:	U1.10	
		The default is 1024/1024		
11	21.27			
ı	31:27	Reserved Access:	RO	
		Format:	MBZ	
	26:16		IVIDE	
	20.10	Default Value:	1024	
		Format:	U1.10	
		The value of the slope for point 9 in PWL		
		The default is 1024/1024		
	45.44			
	15:11		RO	
		Access: Format:	MBZ	
	10.0		IVIDZ	
	10:0	Default Value:	1024	
		Format:	U1.10	
		Torriat.	01.10	
		The value of the slope for point 8 i	n PWL	
		The default is 1024/1024		
12	31:16	Max_ACE_luma		
		Format: U16		
		The maximum luma for which ACE correction will be used.		
	15:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:0	S10		
		Default Value:	1024	
		Format:	U1.10	



		VEBOX_ACE	LACE_STATE		
13	31	LACE Color Correction Enable Enables LACE Color Correction			
	30:16				
		Access:	RO		
		Format:	MBZ		
	15:0	LACE Y Offset			
		Format:	U16		
		Y offset for LACE Color Correction			
14	31:16	LACE V Offset			
		Format:	U16		
		V offset for LACE Color Correction			
	15:0	LACE U Offset			
		Format:	U16		
		U offset for LACE Color Correction			
15	31:21	LACE gamma curve slope 0			
		Format:	U1.10		
		Slope value for segment 0			
	20:8	LACE gamma curve bias 0			
		Format:	U5.8		
		Bias value for segment 0			
	7:0	LACE gamma curve point 0			
		Format:	U5.3		
		Point value for segment 0			
		Pr	ogramming Notes		
		This value must be 0			
16	31:21	LACE gamma curve slope 1			
		Format:	U1.10		
		Slope value for segment 1			
	20:8	LACE gamma curve bias 1			
		Format:	U5.8		
		Bias value for segment 1			
	7:0	LACE gamma curve point 1			
		Format:	U5.3		
		Point value for segment 1			



		VEBOX_ACE_L	ACE_STATE	
17	31:21	LACE gamma curve slope 2		
		Format:	U1.10	
		Slope value for segment 2		
	20:8	LACE gamma curve bias 2		
		Format:	U5.8	
		Bias value for segment 2		
	7:0	LACE gamma curve point 2		
		Format:	U5.3	
		Point value for segment 2		
18 31	31:21	LACE gamma curve slope 3		
		Format:	U1.10	
		Slope value for segment 3		
	20:8	LACE gamma curve bias 3		
		Format:	U5.8	
		Bias value for segment 3		
	7:0	LACE gamma curve point 3	Ī	
		Format:	U5.3	
		Point value for segment 3		
19	31:21	LACE gamma curve slope 4		
		Format:	U1.10	
		Slope value for segment 4		
	20:8	LACE gamma curve bias 4		
		Format:	U5.8	
		Bias value for segment 4		
	7:0	LACE gamma curve point 4		
		Format: U5.3		
		Point value for segment 4		
20	31:21	LACE gamma curve slope 5		
		Format:	U1.10	
		Slope value for segment 5		



LACE gamma curve bias 5 Format: U5.8			VEBOX_ACE_	LACE_STATE	
Bias value for segment 5 7:0 LACE gamma curve point 5 Format: Point value for segment 5 21 31:21 LACE gamma curve slope 6 Format: Slope value for segment 6 LACE gamma curve bias 6 Format: Bias value for segment 6 CACE gamma curve point 6 Format: DU5.8 Bias value for segment 6 LACE gamma curve point 6 Format: Point value for segment 6 LACE gamma curve slope 7 Format: Slope value for segment 7 LACE gamma curve bias 7 Format: Bias value for segment 7 LACE gamma curve bias 7 Format: Bias value for segment 7 LACE gamma curve bias 7 Format: Bias value for segment 7 LACE gamma curve slope 8 Format: Slope value for segment 8 LACE gamma curve slope 8 Format: Slope value for segment 8 LACE gamma curve bias 8 Format: UU1.10		20:8	LACE gamma curve bias 5		
7:0			Format:	U5.8	
Format:			Bias value for segment 5		
Point value for segment 5		7:0	LACE gamma curve point 5		
21 31:21 LACE gamma curve slope 6 Format:			Format:	U5.3	
Format: U1.10 20:8 LACE gamma curve bias 6 Format: U5.8 Bias value for segment 6 7:0 LACE gamma curve point 6 Format: U5.3 Point value for segment 6 22 31:21 LACE gamma curve slope 7 Format: U1.10 Slope value for segment 7 20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 23 31:21 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 LACE gamma curve point 7 Format: U5.3 Point value for segment 8 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve bias 8 Format: U5.8			Point value for segment 5		
Slope value for segment 6 20:8 LACE gamma curve bias 6 Format: U5.8 Bias value for segment 6 7:0 LACE gamma curve point 6 Format: U5.3 Point value for segment 6 22 31:21 LACE gamma curve slope 7 Format: U1.10 Slope value for segment 7 20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U1.10	21	31:21	LACE gamma curve slope 6		1
20.8 LACE gamma curve bias 6 Format: U5.8 Bias value for segment 6			Format:	U1.10	
Format: U5.8			Slope value for segment 6		
Bias value for segment 6 7:0 LACE gamma curve point 6 Format: U5.3 Point value for segment 6 22 31:21 LACE gamma curve slope 7 Format: U1.10 Slope value for segment 7 20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve slope 8 Format: U1.10 LACE gamma curve bias 8 Format: U5.8		20:8			1
7:0				U5.8	
Format:			Bias value for segment 6		
Format:		7:0	LACE gamma curve point 6		
22 31:21 LACE gamma curve slope 7 Format:				U5.3	
Format: U1.10 20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8			Point value for segment 6		
Slope value for segment 7 20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8	22	31:21	LACE gamma curve slope 7		Ī
20:8 LACE gamma curve bias 7 Format: U5.8 Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8			Format:	U1.10	
Format: Bias value for segment 7 7:0 LACE gamma curve point 7 Format: Point value for segment 7 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 LACE gamma curve bias 8 Format: U5.8			Slope value for segment 7		
Bias value for segment 7 7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8		20:8	LACE gamma curve bias 7		
7:0 LACE gamma curve point 7 Format: U5.3 Point value for segment 7 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 LACE gamma curve bias 8 Format: U5.8			Format:	U5.8	
Format: Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.3 U1.10 U1.10			Bias value for segment 7		
Point value for segment 7 23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8		7:0			
23 31:21 LACE gamma curve slope 8 Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8			Format:	U5.3	
Format: U1.10 Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8			Point value for segment 7		
Slope value for segment 8 20:8 LACE gamma curve bias 8 Format: U5.8	23	31:21			
20:8 LACE gamma curve bias 8 Format: U5.8				U1.10	
Format: U5.8			Slope value for segment 8		
		20:8			
Bias value for segment 8				U5.8	
			Bias value for segment 8		



		VEBOX_ACE_I	LACE_STATE	
	7:0	LACE gamma curve point 8		
		Format:	U5.3	
		Point value for segment 8	·	
24	31:21	LACE gamma curve slope 9		
		Format:	U1.10	
		Slope value for segment 9		
	20:8	LACE gamma curve bias 9		
		Format:	U5.8	
		Bias value for segment 9		
	7:0	LACE gamma curve point 9		
		Format:	U5.3	
		Point value for segment 9		
25	31:21	LACE gamma curve slope 10		
		Format:	U1.10	
		Slope value for segment 10		
	20:8	LACE gamma curve bias 10		
		Format:	U5.8	
		Bias value for segment 10		
	7:0	LACE gamma curve point 10		
		Format:	U5.3	
		Point value for segment 10	·	
26	31:21	LACE gamma curve slope 11		
		Format:	U1.10	
		Slope value for segment 11		
	20:8	LACE gamma curve bias 11		
		Format:	U5.8	
		Bias value for segment 11		
	7:0	LACE gamma curve point 11		
		Format:	U5.3	
		Point value for segment 11		



	_	VEBOX_ACE_L	ACE_STATE	
27	31:21	LACE gamma curve slope 12		
		Format:	U1.10	
		Slope value for segment 12		
	20:8	LACE gamma curve bias 12		
		Format:	U5.8	
		Bias value for segment 12		
	7:0	LACE gamma curve point 12		
		Format:	U5.3	
		Point value for segment 12		
28	31:21	LACE gamma curve slope 13		
		Format:	U1.10	
		Slope value for segment 13		
	20:8	LACE gamma curve bias 13		
		Format:	U5.8	
		Bias value for segment 13		
	7:0	LACE gamma curve point 13		
		Format:	U5.3	
		Point value for segment 13		
29	31:21	LACE gamma curve slope 14		
		Format:	U1.10	
		Slope value for segment 14		
	20:8	LACE gamma curve bias 14		
		Format:	U5.8	
		Bias value for segment 14		
	7:0	LACE gamma curve point 14		
		Format:	U5.3	
		Point value for segment 14		
30	31:21	LACE gamma curve slope 15		
		Format:	U1.10	
		Slope value for segment 15		



	VEBOX_ACE_LACE_STATE				
20:8	LACE gamma curve bias 15				
	Format:	U5.8			
	Bias value for segment 15				
7:0	LACE gamma curve point 15				
	Format:	U5.3			
	Point value for segment 15				
	Pr	ogramming Notes			
	This value must be 0xff				



VEBOX_ALPHA_AOI_STATE

	VEBOX_ALPHA_AOI_STATE						
Source:		VideoEnhanc	ementCS				
Size (in b	oits):	96					
Default \	Default Value: 0x00000000, 0x000000000						
This sta	This state structure contains the IECP State Table Contents for Fixed Alpha State and Area of Interest State.						
DWord	Bit	Description					
0	31:18	Reserved					
		Access:		RO			
		Format:		MBZ			
	17	Full Image Histog	ram				
		Default Value:		0			
		Format:		Enable			
		-	area of interest for a histogram across fected by AOI (Area of Interest).	the full image	e. This applies to all		
	16	Alpha from State	Select				
		Format:		U1			
		Value	Na	me			
		0	alpha is taken from message				
		1	alpha is taken from state				
			Programming Note	es			
		-	does not have alpha available and the This should be 0 when Alpha Plane Ena	output forma	t provides alpha, this bit		
	15:0	Color Pipe Alpha	•				
		Format:		U16			
			Programming Note				
		The 8 MSB of this	field will be used for output formats tha	nt have 8-bits	of alpha.		
1	31:30	Reserved					
		Access:		RO			
		Format:		MBZ			
	29:16	AOI Max X					
		Default Value:			0		
		Format:			U14		



		VEBOX_ALPHA_AOI_STA	ATE			
		Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering will occur within the MinX/MinY to MaxX/MaxY area (inclusive). AOI must intersect the frame such that at least 1 pixel is in the AOI.				
		The Area of Interest applies to the RGB Histogram and th	e White/Gray	point sums as well.		
		Programming Note	ac .			
		This value must be a multiple of 4 minus 1.				
	15:14	Reserved				
		Access:	RO			
		Format:	MBZ			
	13:0	AOI Min X				
		Default Value:		0		
		Format:		U14		
		Drogramming Note				
		Programming Note This value must be a multiple of 4.	:5			
2	31:30	Reserved				
۷	31.30	Access:	RO			
		Format:	MBZ			
	29:16	AOI Max Y				
		Default Value:		0		
		Format:		U14		
		Programming Notes				
	45.44	This value must be a multiple of 4 minus 1.				
	15:14	Reserved Access:	RO	=		
		Format:	MBZ			
	13:0	AOI Min Y	INIDE			
	13.0	Default Value:		0		
		Format:		U14		
		Programming Note	es			
		This value must be a multiple of 4.				



VEBOX_CAPTURE_PIPE_STATE

		VEBOX_CAPTURE_PIPE_ST	ГАТЕ			
Source:		VideoEnhancementCS				
Size (in bits): 224						
Default \	/alue:	0x8511FF23, 0xAA64AFAA, 0xE6FD4000, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
This cor	nmand	contains variables for controlling Demosaic and the White	Balance Statisti	CS.		
DWord	Bit	Description				
0	31:30	DirMap_Scale				
		Default Value:		2		
		Format:		U2		
	29:24	Good Pixel Threshold				
		Default Value:		5h		
		Format:		U6		
		The difference threshold between adjacent pixels for a pix	el to be conside	ered "good".		
	23	Reserved				
		Access:	RO			
		Format:	MBZ			
	22:20	Shift Min Cost				
		Default Value:		1h		
		Format:		U3		
		The amount to shift the H2/V2 versions of min_cost.				
	19:16	Green Imbalance Threshold				
		Default Value:		1h		
		Format:		U4		
	15:8	Average Color Threshold				
		Default Value:		FFh		
		Format:		U8		
		The threshold between two colors in a pixel for the Avg interpolation to be considered.				
		Programming Notes				
		Must be set to 255.				
	7:6	Reserved	_			
		Access:	RO			
		Format:	MBZ			



	5:0	Good Pixel Neighbor Threshold						
		Default Value: 2.		23h				
		Format:		U6				
		Number of comparisons with neighbor pixels which pass before a pixel is considered good.						
	31:28	Scale For Min Cost						
		Default Value:	efault Value:					
		The amount to scale the min_cost difference during the confidence check.						
	27:24	Good Intesity Threshold						
		Default Value:		Ah				
		Format:		U4				
	23:16	Bad Color Threshold 1						
		Default Value:		64h				
		Format:		U8				
		Color value threshold used during the bad pixel check.						
	15:8	Bad Color Threshold 2						
		Default Value:		AFh				
		Format:		U8				
		Color value threshold used during the bad pi	xel check.					
	7:4	Number Big Pixel Threshold						
		Default Value:		Ah				
		Format:		U4				
		Number of comparisons with neighbor pixels	considered good.					
	3:0	Bad Color Threshold 3						
		Default Value:		Ah				
		Format:		U4				
		Color value threshold used during the bad pixel check.						
2	31:24	Y Bright Value						
		Default Value:	E6h					
		The whitepoint threshold percentile in the Y histogram. Any pixel with Y value above this could be a whitepoint. This is the larger of the calculated Ybright value and the Ythreshold value, whis the minimum Y required to be considered a white point.						
		'	mming Notes					



2.	2.16	Y Outlier Va	VEBOX_CA					
23	3.16	Default Valu				FDh		
		The outlier threshold percentile in the Y histogram. Any pixel with Y value above this eithe						
		clipped or an outlier in the image. These points will not be included in the white patch calculation. Programming Notes						
		"00000000" is appended to the LSBs before comparing with Y.						
1	15:8	UV Threshold Value The value denotes the maximum threshold of the ratio between U+V to Y can have to be considered a gray point.						
		Value	Name	Description				
		[255,0]		Encode a value from 255/256 to 0/256				
		64 [Default] 0.25 * 255 = 64						
	7	Black Point Offset Red MSB						
	6	Black Point Offset Green Top MSB						
	5	Black Point Offset Blue MSB						
	4	Black Point Offset Green Bottom MSB						
	3	RGB Histogram Enable Enables the collection of RGB Histograms for Auto-white balance correction and other uses. Programming Notes This bit can be set without White Balance enable being set.						
	2	Vignette Correction Format Defines what shift should be assumed for the Vignette Correction input values:						
			Value			Name		
		0			U8.8			
		1 U4.12						
	1		Correction Enable		1			
		Format: Enable						
	0		ce Correction Enal	ble	1			
		Format:			Enable			
		Programming Notes						
		RGB Histogram enable must be set if this bit is set.						
3 3	1.16	Black Point Offset Red						
) 3	1.10	Default Valu				0		
		Format:	ic.			U16		
		Value subtracted from Red pixels of Bayer pattern - combined with MSB to form a 2's complement signed number.						



			TURE_PIPE_STATE				
	15:0	Black Point Offset Green Top					
		Default Value:	0				
		Format:		U16			
		Value subtracted from the top Gree combined with MSB to form a 2's co		Y=0 for Bayer Pattern #1)) -		
4	31:16	Black Point Offset Blue					
		Default Value:		0			
		Format:		U16			
		Value subtracted from Blue pixels o complement signed number.	f Bayer pattern - Combine witl	n MSB to form a 2's			
	15:0	Black Point Offset Green Bottom					
		Default Value:	0				
		Format:		U16			
		Value subtracted from the bottom 0 - combined with MSB to form a 2's 0		X=0, Y=1 for Bayer Pattern	า #1		
5	31:16	White Balance Red Correction					
		Format:	U4.12				
		The correction factor multiplied by the Red pixels of the Bayer pattern.					
	15:0	White Balance Green Top Correcti	on				
		Format:	U4.12				
		The correction factor multiplied by Pattern #1).	the top Green pixels of the Bay	ver pattern(X=1, Y=0 for B	ayeı		
6	31:16	White Balance Blue Correction					
		Format:	U4.12				
		The correction factor multiplied by the Blue pixels of the Bayer pattern.					
	15:0	White Balance Green Bottom Corr	rection				
		Format:	U4.12				
		The correction factor multiplied by the bottom Green pixels of the Bayer pattern (X=0, Y=1 for Bayer Pattern #1)					



VEBOX_CCM_STATE

		VEBOX	CCM_STATE			
Source:		VideoEnhancementCS				
Size (in bits):		480				
Default V	/alue:	0x00004750, 0x0000AE80, 0x 0x00000A80, 0x01FFFF40, 0x 0x00000000, 0x00000000, 0x	0000D6A0, 0x00000000			
This stat	e struc	ture contains the IECP State Table (Contents for the Color (Correction Matrix State.		
DWord	Bit		Description			
0	31	Color Correction Matrix Enable				
		Format:	Enable	e		
		This bit enables the Color Correction	on Matrix.			
			Programming Note	es		
		Single Pipe IECP Enable must also	be set if this bit is enab	oled.		
	30:27	Reserved				
		Access:	RO			
		Format:	MBZ			
	26:0	C1				
		Default Value:	0004750h = 18256/65	536		
		Format:	S4.22			
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.				
1	31:27	Reserved				
		Access:		RO		
		Format:		MBZ		
	26:0	СО				
		Default Value:	000AE80h = 44672/65	536		
		Format:	S4.22			
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.				
2	31:27	Reserved				
		Access:		RO		
		Format:		MBZ		
		Format:		MBZ		



		VEBOX	CCM_STATE			
	26:0	С3				
		Default Value:	5536			
		Format:	S4.22			
		Coefficient of 3x3 Transform matri:	x. In HDR mode, bits [2	26:22] form the signed integer portion		
		and bits [21:0] form the fraction po the signed integer portion and bits		. In non-HDR mode, bits [26:22] form n portion of the coefficient.		
3	31:27	Reserved				
		Access:		RO		
		Format:		MBZ		
	26:0	C2				
		Default Value:	0000220h = 544/65	536		
		Format:	S4.22			
				26:22] form the signed integer portion		
			rtion of the coefficient	. In non-HDR mode, bits [26:22] form		
4	31:27	Reserved				
		Access:		RO		
		Format:		MBZ		
	26:0	C5	-			
		Default Value:	1FFFCC0h = -832/65	5536		
		Format:	S4.22			
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.				
		and bits [21:0] form the fraction po	rtion of the coefficient	. In non-HDR mode, bits [26:22] form		
5	31:27	and bits [21:0] form the fraction po the signed integer portion and bits	rtion of the coefficient	. In non-HDR mode, bits [26:22] form		
5	31:27	and bits [21:0] form the fraction po the signed integer portion and bits	rtion of the coefficient	. In non-HDR mode, bits [26:22] form		
5	31:27	and bits [21:0] form the fraction po the signed integer portion and bits	rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient.		
5		and bits [21:0] form the fraction po the signed integer portion and bits Reserved Access: Format:	rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient.		
5	31:27	and bits [21:0] form the fraction po the signed integer portion and bits Reserved Access:	rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient. RO MBZ		
5		and bits [21:0] form the fraction po the signed integer portion and bits Reserved Access: Format:	rtion of the coefficient [21:6] form the fractio	. In non-HDR mode, bits [26:22] form n portion of the coefficient. RO MBZ		
5		and bits [21:0] form the fraction pothe signed integer portion and bits Reserved Access: Format: C4 Default Value: Format: Coefficient of 3x3 Transform matrix	rtion of the coefficient [21:6] form the fractio 000D230h = 53808/65 S4.22 x. In HDR mode, bits [2] rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient. RO MBZ 26:22] form the signed integer portion . In non-HDR mode, bits [26:22] form		
5		and bits [21:0] form the fraction pothe signed integer portion and bits Reserved Access: Format: C4 Default Value: Format: Coefficient of 3x3 Transform matricand bits [21:0] form the fraction pothe signed integer portion and bits	rtion of the coefficient [21:6] form the fractio 000D230h = 53808/65 S4.22 x. In HDR mode, bits [2] rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient. RO MBZ 26:22] form the signed integer portion . In non-HDR mode, bits [26:22] form		
	26:0	and bits [21:0] form the fraction pothe signed integer portion and bits Reserved Access: Format: C4 Default Value: Format: Coefficient of 3x3 Transform matricand bits [21:0] form the fraction pothe signed integer portion and bits	rtion of the coefficient [21:6] form the fractio 000D230h = 53808/65 S4.22 x. In HDR mode, bits [2] rtion of the coefficient	. In non-HDR mode, bits [26:22] form n portion of the coefficient. RO MBZ 26:22] form the signed integer portion . In non-HDR mode, bits [26:22] form		



	26:0	C 7	•	_CCM_STATI			
	20.0	Default Value:		0000A80h = 2688/6	 5536		
		Format:		S4.22	JJJ0		
		Coefficient of 3x3 Transform	m matrix		26:221 form the	signed integer portion	
		and bits [21:0] form the frac	ction por	tion of the coefficien	t. In non-HDR r	mode, bits [26:22] form	
		the signed integer portion a	and bits [[21:6] form the fraction	on portion of th	ne coefficient.	
7	31:27	Reserved					
		Access:			RO		
		Format:			MBZ		
	26:0	C6					
		Default Value:		1FFFF40h = -192/6	5536		
		Format:		S4.22			
		Coefficient of 3x3 Transform and bits [21:0] form the fract the signed integer portion a	ction por	tion of the coefficien	t. In non-HDR r	mode, bits [26:22] form	
8	31:27	Reserved					
		Access:			RO		
		Format:			MBZ		
	26:0	C8					
		Default Value:	C	000D6A0h = 54944/6	5536		
		Format:	S	54.22			
		Coefficient of 3x3 Transform and bits [21:0] form the fract the signed integer portion a	ction por	tion of the coefficien	t. In non-HDR r	mode, bits [26:22] form	
9	31:0	Offset_in_R					
		Default Value:				0	
		Format:				S31	
		The input offset for red component.In HDR mode, the range of the value is -2^{31} to 2^{31} -1. In non-HDR mode, the range of the value is -2^{16} to 2^{16} -1					
10	31:0	Offset_in_G					
		Default Value:				0	
		Format:				S31	
		The input offset for green component.In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1					



		VEBOX_CCM_STATE	
11	31:0	Offset_in_B	
		Default Value:	0
		Format:	S31
		The input offset for blue component.In HDR mode, the range of the value is -216to 216-1	ange of the value is -2 ³¹ to 2 ³¹ -1. In non-
12	31:0	Offset_out_R	
		Default Value:	0
		Format:	S31
		The output offset for red component.In HDR mode, the r HDR mode, the range of the value is -216 to 216-1	range of the value is -2 ³¹ to 2 ³¹ -1. In non-
13	31:0	Offset_out_G	
		Default Value:	0
		Format:	S31
		The output offset for green component.In HDR mode, th non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1	ne range of the value is -2 ³¹ to 2 ³¹ -1. In
14	31:0	Offset_out_B	
		Default Value:	0
		Format:	S31
		The output offset for blue component.In HDR mode, the non-HDR mode, the range of the value is -216 to 216-1	range of the value is -2 ³¹ to 2 ³¹ -1. In

intel

VEBOX_Ch_Dir_Filter_Coefficient

	VEBOX_Ch_	Dir_Filter_Coefficie	nt			
Size (in bits): 64	00000 0-0000000					
Default Value: 0x000 DWord	0x00000000, 0x00000000 Bit Description					
	Bit		scription			
01	63:56	Filter Coefficient[7] Format:	S1.6			
		Range: [-2, +2)	31.0			
	55:48	Filter Coefficient[6]				
		Format:	S1.6			
		Range: [-2, +2)	,			
	47:40	Filter Coefficient[5]				
		Format: S1.6				
		Range: [-2, +2)				
	39:32	Filter Coefficient[4]				
		Format: S1.6				
		Range: [-2, +2)				
	31:24	Filter Coefficient[3]				
		Format:	S1.6			
		Range: [-2, +2)				
	23:16	Filter Coefficient[2]				
		Format:	S1.6			
		Range: [-2, +2)				
	15:8	Filter Coefficient[1]				
		Format:	S1.6			
		Range: [-2, +2)				
	7:0	Filter Coefficient[0]				
		Format:	S1.6			
		Range: [-2, +2)				



VEBOX_CSC_STATE

		VEBOX_CSC_STA	ATE					
Source:		VideoEnhancementCS						
Size (in bits):		384	384					
Default Valu	ue:	0x00010000, 0x00000000, 0x00000000, 0x000 0x0000000, 0x00000000, 0x00010000, 0x000	•		·			
This state s	tructure (contains the IECP State Table Contents for CSC	state.					
DWord	Bit	Descri	iption					
0	31	Transform Enable						
		Format:	Enabl	e				
	30:19	Reserved						
		Access:		RO				
		Format:		MBZ				
	18:0	СО						
		Default Value:	10000h	or 1.0				
		Format:	S2.16					
		Transform coefficient.						
1	31:19	Reserved						
		Access:						
		Format:	MBZ					
	18:0	C1						
		Default Value:			0			
		Format:			S2.16			
		Transform coefficient.						
2	31:19	Reserved		Γ				
		Access:		RO				
		Format:		MBZ				
	18:0	C2			1			
		Default Value:			0			
		Format: S2.16						
		Transform coefficient.						
3	31:19	Reserved						
		Access:		RO				
		Format:		MBZ				



		VEBOX	_CSC_STAT	Έ		
	18:0	C3				
		Default Value:			0	
		Format:			S2.16	
		Transform coefficient.				
4	31:19	Reserved				
•		Access:		RO		
		Format:		MBZ		
	18:0	C4				
	10.0	Default Value: 10000h or 1.0		000h or 1.0		
		Format: S2.16				
		Transform coefficient.				
5	31:19	Reserved				
J		Access: RO				
		Format: MBZ				
	18:0	C5				
		Default Value:			0	
		Format:			S2.16	
		Transform coefficient.				
6	31:19	Reserved				
	31.13	Access: RO				
		Format: MBZ				
	18:0	C6		ı		
		Default Value:			0	
		Format:			S2.16	
		Transform coefficient.				
7	31:19	Reserved				
		Access:		RO		
				MBZ		
	18:0	C 7				
		Default Value:			0	
		Format:			S2.16	
		Transform coefficient.			•	



8	31:19	Reserved							
		Access:		RO					
		Format:		MBZ					
	18:0	C8							
		Default Value:		10000h or 1.0					
		Format:		S2.16					
		Transform coefficient. The of	fset value is multi	plied by 2 before	being added to the ou				
9	31:16	Offset Out 1							
		Default Value:			0				
		Format:			S15				
		Offset in for Y/R. The offset v	Y/R. The offset value is multiplied by 2 before being added to the output.						
	15:0	Offset in 1							
		Default Value:			0				
		Format:			S15				
		Offset in for Y/R. The offset v	alue is multiplied	by 2 before being	g added to the output.				
10	31:16	Offset Out 2							
		Default Value:			0				
		Format:			S15				
		Offset out for U/G. The offset value is multiplied by 2 before being adde							
	15:0	Offset in 2							
		Default Value:			0				
		Format:			S15				
		Offset out for U/G. The offset value is multiplied by 2 before being added to the outp							
11	31:16	Offset Out 3							
		Default Value:			0				
		Format:			S15				
		Offset out for V/B. The offset value is multiplied by 2 before being added to the output							
	15:0	Offset in 3							
		Default Value:			0				
		Format:			S15				



VEBOX_DNDI_STATE

			VEBOX_DNDI_S	TATE			
Source:		VideoEnhancementCS					
Size (in bits):		1568					
Default Value:		0x00000000, 0x80000000, 0x00000400, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
This state	table is ι	used by the <i>Denois</i>	e and Deinterlacer functions				
DWord	Bit		Desc	ription			
0	31:17	Denoise STAD Threshold					
		Format: U15					
		Threshold for denoise sum of temporal absolute differences.					
	16:8	Reserved					
		Access:		RO			
		Format:			MBZ		
	7:0	Denoise Maximu	m History				
		Format:			U8		
		Maximum allowe	d value for denoise history.				
			Value		Name		
		[128,240]					
1	31:28	Denoise History Amount that den	increase oise_history is increased by.	MAX:15			
		Value	Name		Description		
		8h	[Default]		-		
		15		Maximu	m Allowed		
	27:23	Denoise Moving	Pixel Threshold	<u>I</u>			
	_,,	Format:			U5		
			Value		Name		
		[0,16]					



		VEBOX_DNDI_STA1	Έ				
	22:12	Reserved					
		Access: RO					
		Format:	MBZ				
	11:0	Denoise ASD Threshold					
		Format:	U12				
		Threshold for denoise absolute sum of differences.	·				
		Value	Na	me			
		[0,1023]					
2	31:20	Temporal Difference Threshold					
		Format:	U12				
		Programming I					
		0 < (Temporal Difference Threshold - Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0.					
	19:11	Reserved					
		Access:					
		Format:					
	10:5	Initial Denoise History					
		Default Value:	32				
		Format:	U6				
		Dura managaria di Madala					
		Programming Notes					
		Initial value for Denoise history for both Luma and Chroma					
	4:0	Reserved	1				
		Access:	RO				
		Format:	MBZ				
3	31:20	Low Temporal Difference Threshold					
		Format: U12					
		0 < (Temporal Difference Threshold - Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0.					
	19:12	Reserved					
		Access:	RO				
		Format:	MBZ				
	11	Reserved					
		Access:	RO				
		Format:	MBZ				



	10	D		VEBOX_DNDI	JIA	-	
	10	Progres Format			F.	nable	
		L		e denoise algorithm shoul			sive input when filtering
				els. This bit must be set if			
			Name			scriptio	
		0		DN assumes interlaced vid	deo and t	ilters alt	ernate lines together
		1		DN assumes progressive	video and	l filters n	eighboring lines together
				Progra	mming	Notes	
		DI Enal	ole must	be disabled when this field			
	9:2	Hot Pix	el Count	Luma			
		Format					U8
		Numbe consider	_	hboring pixels different mo	ore than I	Hot Pixe	el Threshold before a pixel is
				Value			Name
		[0,8]					
					•	<u> </u>	
		Programming Notes 0 will cause all pixels to be considered hot and will perform a median filter on the entire					
		image.	ause ali p	dixeis to be considered not	and will	periorm	a median filter on the entire
	1:0	Reserve	d				
		Access:				RO	
		Format				MB	Z
4	31:20	Denoise Threshold for Sum of Complexity Measure Luma					
		Format	,			ι	J12
	19:12	Hot Pix	el Thres	hold Luma			
		Format					U8
		Thresho before o			of a neigh	boring p	oixel. Is shifted up to 16-bits
	11:0	Block N	oise Est	imate Noise Threshold			
		Format				l	J12
		Thresho	old for no	oise maximum/minimum.	-		
				Value			Name
		[0,4095					
5	31:17	Chroma	Denois	e STAD Threshold		ŀ	
	1	Format					J15



		,	VEBOX_DNDI_STATE				
	16	Reserved					
		Access:		RO			
		Format:		MBZ			
	15:8	Hot Pixel Threshold Chroma U					
		Format: U8					
	Threshold for a difference from the value of a neighboring pixel. Is shifted up to 16-before compare.						
	7:0	Hot Pixel Count Ch	roma U				
		Format:		U8			
	Number of neighboring pixels different more than Hot Pixel Threshold before a pixels different more than Hot Pixel Threshold before a pixels different more than Hot Pixel Threshold before a pixel to the considered hot						
6	31:20	Chroma Temporal I	Difference Threshold				
		Format:		U12			
		0 < (Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold) <=256 except when both thresholds are set to 0					
		1=230 except when	both thresholds are set to o				
	19:12	Reserved					
		Access:		RO			
		Format:		MBZ			
	11:1	Block Noise Estima	te Edge Threshold	,			
		Default Value:		80			
		Threshold for detect	ing an edge in block noise estimate				
	0	Chroma Denoise En	able				
		Format:	Enabl	e			
		Value Name	Descri	otion			
			· · · · · · · · · · · · · · · · · · ·	the next stage after DN unchanged.			
		1 The U and V chroma channels will be denoise filtered.					
7	31:20	Chroma Low Tempo	oral Difference Threshold				
		Format: U12					
		0 < (Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0					
	19:16	Reserved					
		Access:		RO			
		Format:		MBZ			



		VEBOX_DNDI_STATE				
	15:8	Hot Pixel Threshold Chroma V				
		Format:	U8			
		Threshold for a difference from the value of a neighboring pixel. Is shifted up to 16-bits before compare.				
	7:0	Hot Pixel Count Chroma V Format:	U8			
		Number of neighboring pixels different more than Hot considered hot				
8	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:24	Chroma Denoise Moving Pixel Threshold				
		Format:	U5			
	23:12	Chroma Denoise ASD Threshold				
		Format: U12				
		Threshold for denoise absolute sum of differences.				
	11:0	Chroma Denoise Threshold for Sum of Complexity M	leasure			
9	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:25	DnY_Wr5[4:0] Weight to be applied when: th4 <= (difference in luma, Bayer or RGB value)				
	24:20	DnY_Wr4[4:0] Weight to be applied when: th3 <= (difference in luma, Bayer or RGB value) < th4				
	19:15	DnY_Wr3[4:0] Weight to be applied when: th2 <= (difference in luma, Bayer or RGB value) < th3				
	14:10	DnY_Wr2[4:0] Weight to be applied when: th1 <= (difference in luma, Bayer or RGBvalue) < th2				
	9:5	DnY_Wr1[4:0] Weight to be applied when: th0 <= (difference in luma, Bayer or RGB value) < th1				
	4:0	DnY_Wr0[4:0] Weight to be applied when: (difference in luma, Bayer of	or RGB value) < th0			
	31:29	Reserved				
10						
10	31.29	Access:	RO			



		VEBOX DI	NDI_STATE				
	28:16						
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnY_thmin[12:0] Minimum threshold value					
11	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnY_prt5[12:0]					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnY_dyn_thmin[12:0] Minimum Dynamic threshold value					
12	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnY_prt4[12:0] Multiplied by thrscale and then used as the threshold for comparing the luma or RGB differences.					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnY_prt3[12:0]					
13	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnY_prt2[12:0]					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnY_prt1[12:0]					
14	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				



		VEBOX_DNDI_STATE					
	28:16	DnY_prt0[12:0]					
	15	Reserved					
		Access:	RO				
		Format:	MBZ				
	14:10	DnY_wd22[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels	s that are at X2 and Y2				
	9:5	DnY_wd21[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels	s that are at X1 and Y2				
	4:0	DnY_wd20[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels	s that are at X and Y2				
15	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:25	DnY_wd12[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels	s that are at X2 and Y1				
	24:20	DnY_wd11[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels that are at X1 and Y1					
	19:15	DnY_wd10[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X and Y1					
	14:10	DnY_wd02[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X2 and Y					
	9:5	DnY_wd01[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X1 and Y					
	4:0	DnY_wd00[4:0] Weight to be applied to the 1 luma, Bayer or RGB pixels that are at X and Y					
16	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:25	DnU_Wr5[4:0] Weight to be applied when: th4 <= (difference in chroma U value)					
	24:20	DnU_Wr4[4:0] Weight to be applied when: th3 <= (difference in chroma U value) < th4					
	19:15	DnU_Wr3[4:0] Weight to be applied when: th2 <= (difference in chroma U value) < th3					
	14:10	DnU_Wr2[4:0] Weight to be applied when: th1 <= (difference in chron	na Uvalue) < th2				
	9:5	DnU_Wr1[4:0] Weight to be applied when: th0 <= (difference in chron	na U value) < th1				
	4:0	DnU_Wr0[4:0] Weight to be applied when: (difference in chroma U val	ue) < th0				



		VEBOX_DND	OI STATE				
17	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnU_thmax[12:0] Maximum threshold value for chroma U					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnU_thmin[12:0] Minimum threshold value					
18	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnU_prt5[12:0]					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnU_dyn_thmin[12:0] Minimum Dynamic threshold value.					
19	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnU_prt4[12:0] Multiplied by thrscale and then used as the threshold for comparing chroma U differences.					
	15:13	Reserved	-				
		Access:	RO				
		Format:	MBZ				
	12:0	DnU_prt3[12:0]					
20	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnU_prt2[12:0]					
	15:13	Reserved					
		Access:	RO				
		Format:	MBZ				
	12:0	DnU_prt1[12:0]					



		VEBOX_DNDI_STATE					
21	31:29	Reserved					
		Access:	RO				
		Format:	MBZ				
	28:16	DnU_prt0[12:0]					
	15	Reserved					
		Access:	RO				
		Format:	MBZ				
	14:10	DnU_wd22[4:0] Weight to be applied to the 4 chroma U pixels that are	at X2 and Y2				
	9:5	DnU_wd21[4:0] Weight to be applied to the 4 chroma U pixels that are	at X1 and Y2				
	4:0	DnU_wd20[4:0] Weight to be applied to the 2 chroma U pixels that are	at X and Y2				
22	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:25	DnU_wd12[4:0] Weight to be applied to the 4 chroma U pixels that are at X2 and Y1					
	24:20	DnU_wd11[4:0] Weight to be applied to the 4 chroma U pixels that are at X1 and Y1					
	19:15	DnU_wd10[4:0] Weight to be applied to the 2 chroma U pixels that are at X and Y1					
	14:10	DnU_wd02[4:0] Weight to be applied to the 2 chroma U pixels that are at X2 and Y					
	9:5	DnU_wd01[4:0] Weight to be applied to the 2 chroma U pixels that are at X1 and Y					
	4:0	DnU_wd00[4:0] Weight to be applied to the 1 chroma U pixels that are at X and Y					
23	31:30	Reserved					
		Access:	RO				
		Format:	MBZ				
	29:25	DnV_Wr5[4:0] Weight to be applied when: th4 <= (difference in chroma V value)					
	24:20	DnV_Wr4[4:0] Weight to be applied when: th3 <= (difference in chroma V value) < th4					
	19:15	DnV_Wr3[4:0] Weight to be applied when: th2 <= (difference in chro	ma V value) < th3				
	14:10	DnV_Wr2[4:0] Weight to be applied when: th1 <= (difference in chro	ma V value) < th2				



		VEBOX DI	NDI_STATE			
	9:5	DnV_Wr51[4:0] Weight to be applied when: th0 <= (
	4:0	DnV_Wr0[4:0] Weight to be applied when: (differen	ce in chroma V value) < th0			
24	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:16	DnV_thmax[12:0] Maximum threshold value for chromatic c	a V			
	15:13	Reserved				
		Access:	RO			
		Format:	MBZ			
	12:0	DnV_thmin[12:0] Minimum threshold value				
25	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:16	DnV_prt5[12:0]				
	15:13	Reserved				
		Access:	RO			
		Format:	MBZ			
	12:0	DnV_dyn_thmin[12:0] Minimum Dynamic threshold value.				
26	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:16	DnV_prt4[12:0] Multiplied by thrscale and then used as the threshold for comparing chroma V differences.				
	15:13	Reserved				
		Access:	RO			
		Format:	MBZ			
	12:0	DnV_prt3[12:0]				
27	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:16	DnV_prt2[12:0]				
	15:13	Reserved				



		VEBOX_DNDI_STATE				
		Access: RO				
		Format: ME	3Z			
	12:0	DnV_prt1[12:0]				
28	31:29	Reserved				
		Access: RO				
		Format: ME	3Z			
	28:16	DnV_prt0[12:0]				
	15	Reserved				
		Access: RO				
		Format: ME	3Z			
	14:10	DnV_wd22[4:0] Weight to be applied to the 4 chroma V pixels that are at X	2 and Y2			
	9:5	DnV_wd21[4:0] Weight to be applied to the 4 chroma V pixels that are at X1 and Y2				
	4:0	DnV_wd20[4:0] Weight to be applied to the 2 chroma V pixels that are at X	and Y2			
29	31:30	Reserved				
		Access: RO				
		Format: MBZ				
	29:25	DnV_wd12[4:0] Weight to be applied to the 4 chroma V pixels that are at X2 and Y1				
	24:20	DnV_wd11[4:0] Weight to be applied to the 4 chroma V pixels that are at X1 and Y1				
	19:15	DnV_wd10[4:0] Weight to be applied to the 2 chroma V pixels that are at X and Y1				
	14:10	DnV_wd02[4:0] Weight to be applied to the 2 chroma V pixels that are at X2 and Y				
	9:5	DnV_wd01[4:0] Weight to be applied to the 2 chroma V pixels that are at X1 and Y				
	4:0	DnV_wd00[4:0] Weight to be applied to the 1 chroma V pixels that are at X	and Y			
30	31:17	Eight Direction Edge Threshold				
		Default Value:	1024			
		Format:	U15			
		Threshold to determine an edge in eight directional edge detector				
	16:7	Valid Pixel Threshold				
		Default Value:	480			
		Format:	U10			



		VEBOX_DNDI_STAT	ΓE			
	6:0	Reserved				
		Access:	RO			
		Format:				
31	31:19	Small Sobel Threshold	<u> </u>			
		Default Value:		480		
		Format:		U13		
		Threshold for weak Sobel response				
	18:6	Large Sobel Threshold				
		Default Value:		2400		
		Format:		U13		
		Threshold for strong Sobel response				
		Programming N	Notes			
		Large Sobel Threshold > Small Sobel Threshold				
	5:0	Small Sobel Count Threshold				
		Format:	j			
		Threshold for number of pixels in a block that have	weak Sobel res	ponse (Default: 6)		
32	31:26	Median Sobel Count Threshold				
		Format:	5			
		Threshold for number of pixels in a block that have regular Sobel response (Default: 40)				
	25:20	Large Sobel Count Threshold				
		Format:	U	5		
		Threshold for number of pixels in a block that have strong Sobel response (Default: 6)				
	19:6	Block Sigma Diff Threshold				
		Default Value:		480		
		Format:	Format:			
		Threshold for the difference between maximum and minimum sigma within a block				
	5:0	Reserved				
		Access:				
		Format:	MBZ			
33	31:19	Max Sobel Threshold				
		Default Value:		1440		
		Format:		U13		
	18:0	Reserved				



				VEBOX_I	DNDI	STATE		
		Access:					RO	
		Format:					MBZ	
34	31:16	Reserved	Reserved					
		Access:					RO	
		Format:					MBZ	
	15:13	Reserved	ł					
		Access:					RO	
		Format:					MBZ	
	12:10	STMM C	2					
		Format:					U3	
		Bias for o	divisor i	n STMM equation				1
		Val	ue	Name			Description	
		[0,7]			Represe	enting values [1,8]	
	9:6	Content	Adapti	ve Threshold Slo	pe			
		Format: U4						
		Determines the slope of the Content Adaptive Thresho			otive Threshold			
		Val	ue	Name		Description		
		9	9 [Default] CAT_slope value = 10					
		Programming Notes						
		+1 added internally to get CAT_slope.						
	5:2	SAD Tight Threshold						
		Default \	Value:					5
		Format:						U4
	1:0	Smooth	MV Thr	eshold				
		Format:					U2	
35	31	STMM B	lending	Constant Select	1			
		Format:					U1	
								1
			Name			Descrip		
		0		Use the blending constant for small va				
		1		Use the blending				stmm_md_th
	30:24		j consta	nt across time for	or large	values of STM		1
		Format:					U7	
	23:16		consta	nnt across time for	or small	values of STN		1
		Format:					U8	
	15:14	Reserved	k					



		VEBOX_DN	NDI_S	STATE				
		Access:		RO				
		Format:		MBZ				
	13:8	Multiplier for VECM						
		Format:		U6				
		Determines the strength of the vertice	al edge	complexity measure.				
	7:0	Maximum STMM						
		Format:		U8				
		Largest allowed STMM in blending e	quations	5.				
36	31:24	Minimum STMM						
		Format:		U8				
		Smallest allowed STMM in blending	equation	ns				
	23:22	STMM Shift Down						
		Format:	U2					
		Amount to shift STMM down (quantize to fewer bits)						
		Value	Name					
		0	Shift by 4					
		1	Shift by 5					
		2 Shift by 6						
		3 Reserved						
	21:20	STMM Shift Up						
		Format:		U2				
		Amount to shift STMM up (set range).					
		Value		Name				
		0	Shift by	y 6				
		1	Shift by	y 7				
		2	Shift by	y 8				
		3 Reserved						
	19:16	STMM Output Shift						
		Format: U4						
		Value		Name				
		[0,15]		Italie				
		[[0,10]						
		P	rogram	ming Notes				
		The value of this field must satisfy th	e followi	ing equation: stmm_max - stmm_min = 2 ^				



		VEBOX_D	NDI_STATE					
		stmm_output_shift						
	15:12							
		Default Value:			0			
		Format:			U	J2.2		
	11:8	LumaTDM_WT						
		Default Value:			4			
		Format:			U	12.2		
	7:0	FMD Temporal Difference Thresho	old					
		Format:			U8			
37	31:28	Reserved						
		Access:		RO				
		Format:		MBZ				
	27:24	Deltabit value for SHCM						
		Format:	U4					
			1					
		Value Nam 5 [Default]			lame			
		5						
		[0,8] Range						
	23:16	Coring Threshold for SHCM						
		Default Value:		255				
		Format:		U8				
	15:12	Reserved						
		Access: RO						
		Format: MBZ						
	11:8	Deltabit value for SVCM			1114			
		Format:			U4			
		Value		N	lame			
		5	[Default]					
		[0,8]	Range					
	7:0							
	7.0	Default Value:	Coring Threshold for SVCM					
		Format:				255 U8		
38	31:24	FMD #1 Vertical Difference Thresh	nold					
30	31.27	Format:	-519		U8			
	23:16	FMD #2 Vertical Difference Thresh	nold		1			
	25.10	"E vertical Difference fillesi						



			VEB	OX_DNDI_STATE			
		Format: U8					
	15:14	CAT Thresho	old		·		
		Default Value:			0		
		Format:				U2	
	13:8	FMD Tear Threshold					
		Format:			U6		
	7	MCDI Enable		l Deinterlace algorithm.			
				Programming Not	es		
		This bit is Ig	nored if DI En	able is off.			
	6:4	Reserved					
		Access:			RO		
		Format:			MBZ		
	3	DN/DI Top F	irst				
		Format: Enable					
		Indicates the top field is first in sequence, otherwise bottom is first.					
		Value	Name	Description			
		0	Bottom field occurs first in sequence				
		1 Top field occurs first in sequence					
	2:0	Reserved Access:			RO		
		Format:			MBZ		
39	31:26				IVIDZ		
39	31.20	Reserved Access: RO			RO		
		Format:			MBZ		
	25	FasterCover	nence		12		
	23	Default Valu	-			0	
		Format:				U1	
		For synthetic content faster convergence to current STMM value is preferred.					
	24	Luma Smaller Window for TDM					
		Format: U1					
	23		aller Window	for TDM			
		Format:			U1		
	22:19		xel Threshold	d		T	
		Default Valu	e:			10	
		Format:				U4	



Reserved RC RO MBZ				V	BOX_DNDI_STATE				
Format: MBZ		18	Reserve	d					
17:16 Progressive Cadence Reconstruction For 2nd Field Of Previous Frame Format: U2			Access: RO			RO			
Format: U2 Value Name Description			Format:			MBZ			
Value Name Description		17:16	Progressive Cadence Reconstruction For 2nd Field Of Previous Frame						
Deinterlace 1			Format: U2						
Deinterlace 1			Value		Name		Description		
Put together with previous field in sequence 1st field of previous frame 2 Put together with next field in sequence 1st field of current frame Programming Notes				Dointorlaco	Name		Description		
Programming Notes Deflicker can be enabled only in De-interlace mode and not in Cadence construction mode. 15:10 MC Pixel Consistency Threshold Default Value: Format: Deformat: Value Name Description Deinterlace 1 Put together with previous field in sequence Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadence construction mode. 7:4 SAD THB Default Value: Format: 10 Programming Notes Default Value: Format: 10 SAD THA Default Value: Format: 10 SAD THA Default Value: Format: 10 SAD WT[3] Format: U8			1		vith previous field in sequence	1st field o	f previous frame		
Programming Notes Deflicker can be enabled only in De-interlace mode and not in Cadence construction mode. 15:10 MC Pixel Consistency Threshold Default Value: Format: Progressive Cadence Reconstruction for 1st Field of Current Frame Format: U2 Value Name Description Deinterlace 1 Put together with previous field in sequence 2 Put together with next field in sequence 2 Put together with next field in sequence 3 field of current frame Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadenconstruction mode. 7:4 SAD THB Default Value: Format: 10 SAD THA Default Value: Format: U4 40 31:24 SAD_WT[3] Format: U8			2	_			<u> </u>		
Deflicker can be enabled only in De-interlace mode and not in Cadence construction media. 15:10 MC Pixel Consistency Threshold Default Value: Format: U2 Progressive Cadence Reconstruction for 1st Field of Current Frame Format: U2 Value Name Description Description Description Description Description Description Put together with previous field in sequence Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadenconstruction mode. 7:4 SAD THB Default Value: Format: U4 3:0 SAD THA Default Value: Format: U4 40 31:24 SAD_WT[3] Format: U8				i at together v	vicii riexe nela ili sequence	1 Held 0	r carrette traffic		
15:10 MC Pixel Consistency Threshold Default Value: Format: 9:8 Progressive Cadence Reconstruction for 1st Field of Current Frame Format: U2 Value Name Description Deinterlace 1 Put together with previous field in sequence 2 Put together with next field in sequence 2 Put together with next field in sequence Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadenconstruction mode. 7:4 SAD THB Default Value: Format: U4 3:0 SAD THA Default Value: Format: U4 40 31:24 SAD_WT[3] Format: U8					Programming Note	S			
Default Value: Format: U6			Deflicke	r can be enable	ed only in De-interlace mode and	not in Cadence	construction mode.		
Format: U6 9:8 Progressive Cadence Reconstruction for 1st Field of Current Frame Format: U2 Value		15:10	MC Pixe	l Consistency	Threshold				
Progressive Cadence Reconstruction for 1st Field of Current Frame Format: U2			Default	Value:			25		
Format: U2 Value Name Description			Format:				U6		
Value Name Description 0 Deinterlace 1 Put together with previous field in sequence 2nd field of previous frame 2 Put together with next field in sequence 2nd field of current frame Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadenic construction mode. 7:4 SAD THB 10 Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8		9:8	Progressive Cadence Reconstruction for 1st Field of Current Frame						
0 Deinterlace 1 Put together with previous field in sequence 2nd field of previous frame 2 Put together with next field in sequence 2nd field of current frame Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadena construction mode. 7:4 SAD THB Default Value: 10 Format: 10 Format: 5 Format: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8			Format: U2						
0 Deinterlace 1 Put together with previous field in sequence 2nd field of previous frame 2 Put together with next field in sequence 2nd field of current frame Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadena construction mode. 7:4 SAD THB Default Value: 10 Format: 10 Format: 14 3:0 SAD THA Default Value: 5 Format: 14 40 31:24 SAD_WT[3] Format: 18			Value		Nama		Doscription		
1 Put together with previous field in sequence 2nd field of previous frame 2 Put together with next field in sequence 2nd field of current frame Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadend construction mode. 7:4 SAD THB Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8				Deinterlace	Name		Description		
Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadenic construction mode. 7:4 SAD THB Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8					vith previous field in sequence	2nd field o	f previous frame		
Programming Notes Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadena construction mode. 7:4 SAD THB Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8			-				•		
Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadend construction mode. 7:4 SAD THB Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8				i at together i					
construction mode. 7:4 SAD THB Default Value: 10 Format: U4 U4 3:0 SAD THA Default Value: 5 Format: U4 U4 40 31:24 SAD_WT[3] Format: U8 U8 U8 U8 Construction mode.				Programming Notes					
7:4 SAD THB Default Value: 10 Format: U4 3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8				· · · · · · · · · · · · · · · · · · ·					
Default Value: 10			L						
Format: U4		7:4							
3:0 SAD THA Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8									
Default Value: 5 Format: U4 40 31:24 SAD_WT[3] Format: U8			<u> </u>				04		
Format: U4 40 31:24 SAD_WT[3] Format: U8		3:0							
40 31:24 SAD_WT[3] Format: U8									
Format: U8	40	21.24	L				04		
	40	31:24							
			I Officat.			00			
Value Name				Value	N	lame			
192 Default for Natural			192		Default for Natural				



			VE	BOX_DNDI_STATE		
		38		Default for Synthetic		
	23:16	SAD_WT[2]			_	
		Format: U8				
		Value		Name		
		179		Default for Natural		
		25		Default for Synthetic		
	15:8	SAD_WT[1]				
		Format:			U8	
					•	
		Value		Name		
		166		Default for Natural		
	7.0	12		Default for Synthetic		
	7:0	SAD_WT[0] Format:			U8	
		Tolliat.				
		Value		Name		
		0	Defau	lt for Natural and Synthetic		
41	31:24	Coring Threshold for Chroma SAD calculation				
		Default Value:				0
	22.16	Format: U8				
	23:16	Coring Threshold for Luma SAD calculation Default Value:				0
		Format:				U8
						100
	15:8					00
	15:8	SAD_WT[6] Format:			U8	
	15:8	SAD_WT[6] Format:			U8	
	15:8	SAD_WT[6] Format: Value		Name	U8	
	15:8	SAD_WT[6] Format: Value 217		Default for Natural	U8	
		SAD_WT[6] Format: Value 217 64			U8	
	7:0	SAD_WT[6] Format: Value 217 64 SAD_WT[4]		Default for Natural		
		SAD_WT[6] Format: Value 217 64		Default for Natural	U8 U8	
		SAD_WT[6] Format: Value 217 64 SAD_WT[4] Format: Value		Default for Natural Default for Synthetic Name		
		SAD_WT[6] Format: Value 217 64 SAD_WT[4] Format: Value 218		Default for Natural Default for Synthetic Name Default for Natural		
42		SAD_WT[6] Format: Value 217 64 SAD_WT[4] Format: Value		Default for Natural Default for Synthetic Name		



		VEBOX_DN	IDI_STATE	
		Access:	RO	
		Format:	MBZ	
	30	Bypass Deflicker		
		Format:	U1	
	29	PAR_UseSyntheticContentMedian	·	
		Default Value:		0
		Format:		U1
	28	PAR_LocalCheck		
		Default Value:		1
		Format:		U1
	27	PAR_SyntheticContentCheck		
		Default Value:		0
		Format:		U1
	26:24	PAR_DirectionCheckTh		
		Default Value:		3
		Format:		U3
	23:16	PAR_TearingLowThreshold		
		Default Value:		20
		Format:		U8
	15:8	PAR_TearingHighThreshold		
		Default Value:		00
		Format:	U	8
	7:0	PAR_DiffCheckSlackThreshold		1
		Default Value:		15
		Format:		U8
43	31:24	LPFWtLUT[3]		1
		Default Value:		0
		Format:		U8
	23:16	LPFWtLUT[2]		1
		Default Value:		0
		Format:		U8
	15:8	LPFWtLUT[1]		T_ 1
		Default Value:		0
		Format:		U8
	7:0	LPFWtLUT[0]		
		Default Value:		0



		VEBOX_DNDI_STATE				
		Format:			U8	
44	31:24	LPFWtLUT[7]				
		Default Value:		25	5	
		Format:			3	
	23:16	LPFWtLUT[6]		•		
					8	
		Format:		U8	J8	
	15:8	LPFWtLUT[5]				
		Default Value:			64	
		Format:			U8	
	7:0	LPFWtLUT[4]				
		Default Value:			32	
		Format:			U8	
45	31:20	Synthetic Content Threshold				
		Default Value:		1500		
		Format:		U12		
	19	Synthtic frame				
		Default Value:	0			
		Format:	enab	le		
	18:16	TDM Harmonic Factor Natural			1	
		Default Value:			4	
		Format:			U3	
	15:13	TDM Harmonic Factor Synthetic			1	
		Default Value:			4	
		Format:			U3	
	12:7	HV UV threshold			ı	
		Default Value:			30	
		Format:			U6	
	6:0	TDM UV Threshold		1		
		Default Value:		10		
		Format: U7				
46	31:29	Reserved			1	
			RO			
		Format:	MBZ			
	28:21	Natural Content Threshold			1	
		Default Value:		20	0	



		VEBOX_DNDI_STAT	E			
		Format:		U8		
	20:16	Max Harmonic Counter Threshold	<u> </u>			
		Default Value:		15		
		Format:		U5		
		Restriction				
		The maximum value that can be programmed is15.				
	15:12					
		Default Value:		8		
		Format:		U4		
	11:9	SHCM Harmonic Factor Natural				
		Default Value:		6		
		Format:	U3			
	8:6	SVCM Harmonic Factor Natural				
		Default Value:		6		
		Format: U3				
	5:3	SHCM Harmonic Factor Synthetic Default Value:		4		
			4 U3			
	2.0					
	2:0	SVCM Harmonic Factor Synthetic Default Value:		4		
		Format:		U3		
47	31:0	Maximum Value		03		
47	31:0	Default Value:	0x3FFFFFF			
		Format:	U32			
48	31:20	Reserved	1002			
40	31.20	Access:	RO			
		Format:	MBZ			
	19:16					
	13.10	Default Value:	4			
		Format:	U4			
	15:12	Num Inliner Numerator Threshold				
		Default Value:		3		
		Format:		U4		
	11:6	HV_Y Threshold		1		
		Default Value:		50		



VEBOX_DNDI_STATE							
		Format:	U6				
		Default Value:	32				
		Format:	U6				



VEBOX_Filter_Coefficient

VEBOX_Filter_Coefficient						
Size (in bits):	8					
Default Value:	Default Value: 0x00000000					
DWord	d Bit Description					
0	7:0	2's Complement Filter Coefficient				
Format: S1.6						
Range: [-2, +2)						



VEBOX_FORWARD_GAMMA_CORRECTION_STATE

VEBOX FORWARD GAMMA CORRECTION STATE

Source: VideoEnhancementCS

Size (in bits): 64

0x00000000, 0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE

0x00000000,



VEBOX FORWARD GAMMA CORRECTION STATE 0x00000000, 0x00000000 **DWord Bit Description** 0..2047 63:0 **PRGB Corrected Value** Format: VEBOX_RGB_TO_GAMMA_CORRECTION **Programming Notes** Order in which the values are stored: **Interleaves** 257 2 0 256 1 258 255 511 512 768 513 769 514 770 767 1023 Point 0-255, 256-511 are interleaved first followed by interleaving the next set of 512points, interleaving between points 512-767, 768-1023.



VEBOX_FRONT_END_CSC_STATE

VEBOX_FRONT_END_CSC_STATE

Source: VideoEnhancementCS

Size (in bits): 384

0x00000000, 0x00000000, 0x00010000, 0x00000000, 0x00000000, 0x00000000

This state st	ructure co	ntains the IECP State Table Contents for Fror	nt-end CSC	state.		
DWord	Bit	Description				
0	31	Front End CSC Transform Enable				
		Format:	Enable			
		_				
			ming Note			
		Single Pipe IECP Enable must also be set	if this is en	abled.		
	30:19	Reserved				
		Access:	1	RO		
		Format:		MBZ		
	18:0	FECSC C0: Transform coefficient			1	
		Default Value:	10000h	or 1.0		
		Format:	S2.16			
1	31:19	Reserved				
				RO		
		Format:		MBZ		
	18:0	FECSC C1: Transform coefficient		1		
		Default Value:		0 or 0.0		
		Format:		S2.16		
2	31:19	Reserved	I			
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C2: Transform coefficient				
		Default Value:		0 or 0.0		
		Format:		S2.16		
3	31:19	Reserved			-	
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C3: Transform coefficient				
		Default Value:		0 or 0.0		



		VEBOX_FRONT_END_0	CSC_ST	ATE		
		Format:		S2.16		
4	31:19	Reserved		·		
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C4: Transform coefficient				
		Default Value:	10000h	or 1.0		
		Format:	S2.16			
5	31:19	Reserved				
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C5: Transform coefficient				
		Default Value:		0 or 0.0		
		Format:		S2.16		
6	31:19	Reserved				
		Access: RC		RO		
		Format:		MBZ		
	18:0	FECSC C6: Transform coefficient				
		Default Value:	0 or 0.0			
		Format:		S2.16		
7	31:19	Reserved				
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C7: Transform coefficient				
		Default Value:		0 or 0.0		
		Format:		S2.16		
8	31:19	Reserved				
		Access:		RO		
		Format:		MBZ		
	18:0	FECSC C8: Transform coefficient				
		Default Value:	10000h	or 1.0		
		Format:	S2.16			
9	31:16	FEC SC Offset out 1: Offset out for Y/R				
		Default Value:			0	
		Format:			S15	
		The offset value is multiplied by 2 before	being adde	d to the outp	out.	



		VEBOX_FRONT_END_CSC_STA	TE		
	15:0	FEC SC Offset in 1: Offset in for Y/R			
		Default Value:	0		
		Format:	S15		
		The offset value is multiplied by 2 before being added to	o the output.		
10	31:16	FEC SC Offset out 2: Offset out for U/G			
		Default Value:	0		
		Format:	S15		
		The offset value is multiplied by 2 before being added to the output.			
	15:0	FEC SC Offset in 2: Offset out for U/G			
		Default Value:	0		
		Format:	S15		
		The offset value is multiplied by 2 before being added to	o the output.		
11	31:16	FEC SC Offset out 3: Offset out for V/B			
		Default Value:	0		
		Format:	S15		
		The offset value is multiplied by 2 before being added to	o the output.		
	15:0	FEC SC Offset in 3: Offset out for V/B			
		Default Value:	0		
		Format:	S15		
		The offset value is multiplied by 2 before being added to	o the output.		



VEBOX_GAMUT_CONTROL_STATE

		VEBOX_GAM	IUT_CONTROL	STATE			
Source:		VideoEnhancementCS	VideoEnhancementCS				
Size (in bits	s):	576					
Default Val	ue:	0x00000A80, 0x001FFF40, 0	0xDA004750, 0x00000AE80, 0x00000470, 0x00000220, 0x001FFCC0, 0x0000D230, 0x000000A80, 0x001FFF40, 0x0000D6A0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		Description				
0	31:23	A(r)					
		Default Value:			436		
		Format:			U9		
		Gain_factor_R (default: 436,	preferred range: 256-51	1).			
	22	Global Mode Enable					
		Format:		U1			
		The gain factor derived from state CM(w).					
		Value		Name			
		0	Advance Mode	dvance Mode			
		1	Basic Mode	•			
	21	Reserved					
		Access:	RO	RO			
		Format:		MBZ	1BZ		
	20:0	<u>C1</u>					
		Default Value:	0004750h = 18256	6/65536			
		Format:	S4.16				
		Coefficient of 3x3 Transform	n matrix.				
1	31:22	CM(w)					
		Format:					
		WeightingFactorForGain_factor (only enabled when the GlobalModeEnable is on).					
	21	Reserved					
		Access:		RO			
		Format:		MBZ			
	20:0	CO					
		Default Value:	000AE80h = 44672	/65536			
		Format:	S4.16				
		Coefficient of 3x3 Transform	n matrix.				



		VEBOX_G	AMUT_CONTROL_STATE		
2	31:22	CM(s)			
		Format:	U2.8		
		AccurateColorCompor	nentScaling (default: 640/256, preferred range: [512-1023]/256).		
	21	Reserved			
		Access:	RO		
		Format:	MBZ		
	20:0	С3			
		Default Value:	0000470h = 1136/65536		
		Format:	S4.16		
		Coefficient of 3x3 Tran	sform matrix.		
3	31:25	A(g)			
		Format:	U7		
		Gain_factor_G (default: 26/256, preferred range: [26-127]/256).			
	24:21	Reserved			
		Access:	RO		
		Format:	MBZ		
	20:0	C2			
		Default Value:	0000220h = 544/65536		
		Format:	S4.16		
		Coefficient of 3x3 Tran	sform matrix.		
4	31:25	A(b)			
		Format:	U7		
		Gain_factor_B (default:	26/256, preferred range: [26-127]/256).		
	24:21	Reserved			
		Access:	RO		
		Format:	MBZ		
	20:0	C5			
		Default Value:	1FFCC0h = -832/65536		
		Format:	S4.16		
		Coefficient of 3x3 Tran	sform matrix.		
5	31:22	R(s)			
		Format:	U2.8		



		VEBOX_GAMU	CONTROL_S	ГАТЕ		
	RedScaling (default: 768/256, preferred range: [512-1023]/256).					
	21	Reserved				
	21	Access:	F	RO		
		Format:		MBZ		
	20:0	C4				
		Default Value:	000D230h = 53808/655	536		
		Format:	S4.16			
		Coefficient of 3x3 Transform ma	trix.			
6	31:24	CM(i)				
		Format:	Į	U0.8		
		AccurateColorComponentOffset	(default: 192/256, prefe	rred range: [0-192]/256).		
	23:21	Reserved				
		Access:		RO		
		Format:	N	MBZ		
	20:0	C7				
		Default Value: 0000A80h = 2688/65536				
		Format: S4.16				
		Coefficient of 3x3 Transform ma				
7	31:24	R(i)				
		Format:	Ţ	U0.8		
		RedOffset (default: 128/256, pre	ferred range: [0-128]/25	6).		
	23:21	Reserved				
		Access:	F	RO		
		Format:	N	MBZ		
	20:0	C6				
		Default Value:	1FFF40h = -192/655	36		
		Format:	S4.16			
		Coefficient of 3x3 Transform ma	trix.			
8	31:21	Reserved				
		Access:	F	RO		
		Format:	N	MBZ		
		C8				



		VEBOX_GAMU	T_CONTROL_	STATE			
		Default Value:	00D6A0h = 54944/	65536			
		Format: S4.16					
		Coefficient of 3x3 Transform m	natrix.				
9	31:17	Reserved		1			
		Access:		RO			
		Format:		MBZ			
	16:0	Offset_in_R					
		Default Value:			0		
		Format:			S16		
		The input offset for red compo	onent.				
10	31:17	Reserved					
		Access:		RO			
		Format: MBZ					
	16:0	Offset_in_G					
	10.0	Default Value:			0		
		Format:			S16		
		The input offset for green com	ponent.				
11	31:17	Reserved					
11	31.17	Access:		RO			
		Format:		MBZ			
	16.0			IVIDZ			
	16:0	Offset_in_B Default Value:			0		
		Format: S16 The input offset for blue component.					
		The input offset for blue comp	onent.				
12	31:17	Reserved					
		Access:		RO			
		Format:		MBZ			
	16:0	Offset_out_R					
		Default Value:			0		
		Format:			S16		
		The output offset for red comp	oonent.		•		
13	31:17	Reserved					
15	31.17			RO			
		Access:		RO			



		Format:		MBZ			
	16:0	Offset_out_G					
		Default Value:			0		
		Format:			S16		
		The output offset for	green component.				
14	31:17	Reserved					
		Access:		RO			
		Format:		MBZ			
	16:0	Offset_out_B					
		Default Value:			0		
		Format:			S16		
		The output offset for	blue component.				
15	31	Reserved					
		Access:		RO			
		Format:		MBZ			
	30	FullRangeMappingE	nable				
		Format:		U	1		
		Value		Name			
		0	Basic Mode [Default]				
		1	Advance Mode				
	29:20	d(in,default)					
		Default Value:			205		
		Format:	_				
		InnerTriangleMappin	ngLength.		-		
	19:10	d(out, default)					
		Default Value:			164		
		Format:			U10		
		Outer Triangle Mappi	ngLength.				
	9:0	d1(out)					
		Default Value:			287		
		Format:	· · · · · · · · · · · · · · · · · · ·		U10		



		V	EBO	X_GAMUT_0	CONTR	ROL_S	TATE	
16	31	xvYccDe	cEncEn	able				
		Format:					U1	
		This bit i	s valid o	only when ColorGan	nutCompre	essionnEr	nable is on.	
		Value				Name		
		1	Both	xvYcc decode and xv	/Ycc encod	e are en	abled [Defau	ılt]
		0	To disable both xvYcc decode and xvYcc encode					
	30:28	Compres	ssionLir	neShift				
		Format:					U3	
		•						
			V	alue			Name	
		3			[Default]			
		0,4						
	27:10	Reserved	t					
		Access:					RO	
		Format:					MBZ	
	9:0	d1(in)						
		Default '	Value:					820
		Format:						U10
		InnerTria	angleMa	apping Length Below.				
17	31:30	GCC Bas	icMode	Selection				
		Format:					U2	
		Value		Name		Description		cription
		00b	Default	[Default]				
		01b	Scaling	Factor		Used along with Dword66 Bits 28:1		ord66 Bits 28:11
		10b	Single	Axis Gamma Correc	tion	Used along with Dword67 Bit 29		ord67 Bit 29
		11b	Scaling	factor with fixed lu	ma	Used along with Dword37 Bits 28:11		ord37 Bits 28:11
	29	LumaCh	ormaOı	nlyCorrection				
		Format:					U1	
			/alue		Name			
		0		,	Luma Only Correction [Default]			
		1		Chorma Only Corre	ection			
	28:25	Reserved	t					
		Access:					RO	
		Format:					MBZ	



VEBOX_GAMUT_CONTROL_STATE						
24:11	BasicModeScalingFactor					
	Format:	Už	2.12			
	Used when FullRangeMappingEnable is in basic mode and base mode selection bit is set to scaling factor.					
10:1	Reserved					
	Access:		RO			
	Format:		MBZ			
0	Cpi Override					
	Format:			U1		
	Value Name					
	0	[Default]				
	1	Override Cpi calculation				



VEBOX_PROCAMP_STATE

		VEBOX_PROC	CAMP_STATE					
Source:	VideoEnhancementCS							
Size (in bits):	64							
Default Value:	0x01	000001, 0x01000000						
This state struc	ture contair	ns the IECP State Table Conten	ts for ProcAmp state.					
DWord	Bit		Description					
0	31:28	Reserved						
		Access:		RO				
		Format:		MBZ				
	27:17	Contrast	ı					
		Default Value:	80h = 1.0 in fixed poir	nt U4.7				
		Format:	U4.7					
		Contrast magnitude.						
	16:13	Reserved						
		Access:		RO				
		Format:		MBZ				
	12:1	Brightness						
		Default Value:		0 or 0	.0			
		Format:		S7.4				
		Brightness magnitude.						
	0	PROCAMP Enable						
		Default Value:		1				
		Format:		Ena	ble			
1	31:16	Cos_c_s						
		Default Value:			256			
		Format:			S7.8			
		UV multiplication cosine fac	ctor.					
	15:0	Sin_c_s				1		
		Default Value:			0			
		Format:			S7.8			
		UV multiplication sine facto	r.					
		1						



VEBOX_RGB_TO_GAMMA_CORRECTION

		VEBOX_RGB_TO_GAMMA_CORR	RECTION				
Source:		VideoEnhancementCS					
Size (in b	oits):	64					
Default \	/alue:	0x0000000, 0x00000000					
Color de	epth is	16 bits.					
DWord	Bit	Description					
01	63:48	B-ch Corrected Value					
		Default Value:	0h				
		Format:	U16				
	47:32	G-ch Corrected Value					
		Default Value:	0h				
		Format:	U16				
	31:16	R-ch Corrected Value					
		Default Value:	0h				
		Format:	U16				
	15:0	Pixel Value					
		Default Value:	0h				
		Format:	U16				
		Programming Notes					
		N indicates the index into the table. Pixel value 0 and Pixel Value 1023 should be always programmed to 0 and 0xFFFF respectively.					



VEBOX_STD_STE_STATE

		VEB	OX_STD_STE_STATE			
Source:		VideoEnhancementC	5			
Size (in bits): 928		928				
Default Value:		0xD82E0640, 0x8285E 0x0100C8C8, 0x003A 0x1C1BD100, 0x0380	3C65, 0x000C9180, 0xFE2F2E00, 0 ECEC, 0x07FB8282, 0x00000000, 0 6871, 0x01478000, 0x0007C300, 0 2008, 0x0002A980, 0x00080180, 0 0100, 0x03800000, 0x0008012B, 0	x02117000, 0xA x1291F008, 0x0 x0007CFFB, 0x1	38FEC96, 0094855,	
This state s	structure	contains the state used	by the STD/STE function.			
DWord	Bit		Description			
0	31:24	V_Mid				
		Default Value:		1	54	
		Format:		L	J8	
		Rectangle middle-poi	nt V coordinate.			
	23:16	U_Mid				
		Default Value:			10	
		Format:			J8	
		Rectangle middle-poi	nt U coordinate.			
	15:10	Hue_Max				
		Default Value:			14	
		Format:			U6	
		Rectangle half width.				
	9:4	Sat_Max				
		Default Value:			31	
		Format:			U6	
		Rectangle half length.				
	3	Reserved				
		Access:		RO		
		Format:		MBZ		
	2	Output Control				
		Value	N	ame		
		0	Output Pixels			
		1	Output STD Decisions			



		VEBOX_S	STD_STE_STATE			
	1	STE Enable				
		Format:	Enable			
	0	STD Enable				
		Format:	Enable			
		This was darks by smalled if IC	Programming Note			
		This needs to be enabled if 'S	STD Score Output is enable	ea.		
1	31	STD Score Output	Enable			
		Format:	Enable			
	30:28	Diamond Margin Default Value:			4	
					4	
	07.01	Format:			U3	
	27:21	Diamond_du Default Value:			0	
		Format:			S6	
		Rhombus center shift in the sat-direction, relative to the rectangle center.				
			ar an ection, relative to the	o rectangle t		
	20:18	HS_margin				
		Default Value:			3	
		Format:			U3	
		Defines rectangle margin.				
	17:10	Cos(α)				
		Default Value:			79	
		Format:			S0.7	
		The default is 79/128				
	9:8	Reserved				
		Access:		RO		
		Format:		MBZ		
	7:0	Sin(α)				
		Default Value:			101	
		Format:			S0.7	
		The default is 101/128				
2	31:21	Reserved				
		Access:		RO		
		Format:		MBZ		



		VEBOX_STE	STE_STATE			
	20:13	Diamond_alpha				
		Default Value:		100		
		Format:		U2.6		
		1/tan()The default is 100/64		•		
	12:7	Diamond_Th				
	12.7	Default Value:			35	
		Format: U6				
		Half length of the rhombus axis in	the sat-direction.		00	
	6:0	Diamond_dv				
		Default Value:			0	
		Format:			S6	
		Rhombus center shift in the hue-direction, relative to the rectangle center.				
3	31:24	Y_point_3				
		Default Value:		25	54	
		Format:		U	3	
		Third point of the Y piecewise line	ar membership function	1.		
	23:16	Y_point_2				
		Default Value:			47	
		Format:			U8	
		Second point of the Y piecewise linear membership function.				
	15:8	Y_point_1				
		Default Value:			46	
		Format:			U8	
		First point of the Y piecewise linear membership function.				
	7	VY_STD_Enable				
		Format:	Enable			
		Enables STD in the VY subspace.	,			
	6:0	Reserved				
		Access:	RC)		
		Format:	М	BZ		
4	31:18	Reserved				
		Access:	RC)		



		1	VEBOX_STD	_STE_STA	TE			
		Format:			MBZ			
	17:13	Y_Slope_2						
		Default Value:				31		
		Format:				U2.3		
			points Y3 and Y4.					
	12.0	The default is 31/8						
	12:8	Y_Slope_1 Default Value:				31		
		Format:				U2.3		
		FOITIlat.				02.3		
		Slope between	points Y1 and Y2.					
		The default is 31/8						
	7:0	Y_point_4						
		Default Value:				255		
		Format: U8						
		Fourth point of	the Y piecewise line	ar membership	function.			
5	31:16	INV_Skin_types	s_margin					
		Format:			U0.16			
		1/(2* Skin_types	s_margin)					
		Value			Name			
		20	Skin_Type_margin	n [Default]				
		1638						
	15:0	INV_Margin_VY	/L		110.45			
		Format: 1 / Margin_VYL	1/ Margin_VYL = 330	00/65536	U0.16			
6	31:24	P1L						
J	31.24	Default Value:				216		
		Format:				U8		
			lower part of the de	etection PWLF.				
	23:16	POL						
		Default Value:				46		
		Format:				U8		
		V D 1 1 0 6 11	lower part of the de			•		



		VEBOX_STD_STE_STAT	E			
	15:0	INV_Margin_VYU				
		Default Value: 1600				
		Format:		U0.16		
		1 / Margin_VYU = 1600/65536	1			
7	31:24	B1L				
		Default Value:			130	
		Format:			U8	
		V Bias 1 of the lower part of the detection PWLF.				
	23:16	BOL				
		Default Value:			133	
		Format:			U8	
		V Bias 0 of the lower part of the detection PWLF.				
	15:8	P3L				
		Default Value:			236	
		Format:			U8	
		Y Point 3 of the lower part of the detection PWLF.				
	7:0	P2L				
		Default Value:			236	
		Format:			U8	
		Y Point 2 of the lower part of the detection PWLF.				
8	31:27	Reserved				
		Access:	RO			
		Format:	MBZ			
	26:16	SOL				
		Default Value:		7FBI	h	
		Format:		S2.8	}	
		Clana O of the lawer part of the detection DMI F				
		Slope 0 of the lower part of the detection PWLF. The default is -5/256				
	15:8	B3L				
	13.0	Default Value:			130	
		Format:			U8	
		V Bias 3 of the lower part of the detection PWLF.				
		Table 5 of the female part of the detection (VE).				



		VEBOX_STD_STE_STA	TE		
	7:0	B2L			
		Default Value:	13	30	
		Format:		U	8
		V Bias 2 of the lower part of the detection PWLF.		•	
9	31:22	Reserved			
		Access:	RO		
		Format:	MBZ		
	21:11	S2L		-	
		Default Value:		0	
		Format:		S2.	8
		The default is 0/256			
	10:0	S1L			
	10.0	Default Value:		0	
		Format:		S2.	8
		Slope 1 of the lower part of the detection PWLF.			
		The default is 0/256			
10	31:27	Reserved			
		Access: RO			
		Format: MBZ			
	26:19	P1U			
		Default Value:			66
		Format:			U8
		Y Point 1 of the upper part of the detection PWLF.			
	18:11	POU			
		Default Value:			46
		Format:			U8
		Y Point 0 of the upper part of the detection PWLF.			
	10:0	S3L			
	10.0	Default Value:		0	
		Format:		S2.	8
		Slope 3 of the lower part of the detection PWLF.			
		The default is 0/256			



11	31:24		STE_STATE				
''	31.24	Default Value:			163		
		Format:			U8		
		V Bias 1 of the upper part of the de	etection PWLF.				
	23:16	BOU					
		Default Value:			143		
		Format:			U8		
		V Bias 0 of the upper part of the de	etection PWLF.				
	15:8	P3U			1		
		Default Value:			236		
		Format:			U8		
		Y Point 3 of the upper part of the detection PWLF.					
	7:0	P2U					
		Default Value:			150		
		Format:			U8		
		Y Point 2 of the upper part of the c	detection PWLF.				
12	31:27	Reserved		1			
		Access:		RO			
		Format:		MBZ			
	26:16	SOU					
		Default Value:			256		
		Format:			S2.8		
		Slope 0 of the upper part of the de	etection PWLF.				
		The default is 256/256					
	15:8	B3U					
		Format:		U8			
		V Bias 3 of the upper part of the de	etection PWLF.				
		Value		Name	•		
		200	[Default]				
		140					
	7:0	B2U					
		Default Value:			200		



		VEBOX_STD_S	TE_STATE			
13	31:22	Reserved				
		Access:	RO			
		Format:	MBZ			
	21:11	S2U				
		Default Value:		74Dh		
		Format:		S2.8		
		Slope 2 of the upper part of the detect	ion PWLF.			
		The default is -179/256				
	10:0	S1U				
		Default Value:		113		
		Format:		S2.8		
		Slope 1 of the upper part of the detect	ion PWLF.			
		The default is 113/256				
14	31:28	Reserved				
		Access:	RO			
		Format:	MBZ			
	27:20	Skin_types_margin				
		Default Value:		20		
		Format:		U8		
		Skin types Y marginRestrict Skin_types_		argin > 0Restrict		
		(Skin_types_thresh + Skin_types_margin	n) <= 255			
	19:12	Skin_types_thresh				
		Default Value:		120		
		Format:	U8			
		Skin types Y marginRestrict Skin_types_thresh >= Skin_types_margin > 0Restrict (Skin_types_thresh + Skin_types_margin) <= 255				
	11	Skin_Types_Enable				
		Default Value:	0 Disable			
		Format:	Enable			
		Treat differently bright and dark skin ty	/pes			
	10:0	S3U				
		Default Value:		0		



		VEBOX_STD_STE_	STATE		
		Format:		S2.8	
		Slope 3 of the upper part of the detection P	A/I E		
		The default is 0/256	VVLF.		
15	31	Reserved			
15	31	Access:	RO		
		Format:	MBZ		
	30:21	SATB1			
	30.21	Format:	S7.2		
		First bias for the saturation PWLF (bright skir	າ).		
		The default numerical value is -8/4			
		Value		Name	
		3F8h			
	20:14	SATP3			
		Default Value:		31	
		Format:		S6	
		Third point for the saturation PWLF (bright s	kin).		
	13:7	SATP2			
		Default Value:		6	
		Format:		S6	
		Second point for the saturation PWLF (bright	t skin).		
	6:0	SATP1			
		Format:		S6	
		First point for the saturation PWLF (bright ski The default numerical valueis -6/64.	n).		
		Value		Name	
		7Ah			
16	31	Reserved			
		Access:	RO		
		Format:	MBZ		
	30:20	SATS0			
		Default Value:		297	
		Format:		U3.8	



		VEBOX_STD_STE_STAT	E				
		Zeroth slope for the saturation PWLF (bright skin)					
		The default is 297/256					
	19:10	SATB3					
		Default Value:		124			
		Format:		S7.2			
		This is a second of the second					
		Third bias for the saturation PWLF (bright skin)					
		The default is 124/4					
	9:0	SATB2		0			
		Default Value:		8 \$7.2			
		Format:		57.2			
		Second bias for the saturation PWLF (bright skin)					
		The default is 8/4					
17	31:22	Reserved					
		Access:	RO				
		Format:	MBZ				
	21:11	SATS2					
		Default Value:		297			
		Format:		U3.8			
		Second slope for the saturation PWLF (bright skin)					
		The default is 297/256					
	10:0	SATS1					
		Default Value:					
		Format:		U3.8			
		First slope for the saturation PWLF (bright skin)					
		The default is 85/256					
18	31:25	HUEP3					
		Default Value:			14		
		Format:			S6		
		Third point for the hue PWLF (bright skin)					
	24:18	HUEP2					
		Default Value:			6		
		Format:			S6		
		Second point for the hue PWLF (bright skin)					



		VEBOX_STD	STE_STATE	E		
	17:11	HUEP1				
		Default Value:		7Ah	-6	
		Format:		S6		
		First point for the hue PWLF (bright	t skin)			
	10:0	SATS3				
		Default Value:			256	
		Format:			U3.8	
		Third slope for the saturation PWLI	F (bright skin)			
		The default is 256/256	, ,			
19	31:30	Reserved				
		Access:		RO		
		Format:		MBZ		
	29:20	HUEB3				
		Default Value:			56	
		Format:			S7.2	
		Third bias for the hue PWLF (bright	t skin)			
		The default is 56/4				
	19:10	HUEB2				
		Default Value:			8	
		Format:			S7.2	
		Second bias for the hue PWLF (bright skin)				
		The default is 8/4	,			
	9:0	HUEB1				
		Format:		S7.2		
		First him for the hora DMUE (beinha shire)				
		First bias for the hue PWLF (bright The default is 8/4	SKIII)			
		The deladit is 0/4				
		Value		Nam	ie	
		8	[Default]			
		0xf8				
20	31:22	Reserved				
		Access:		RO		



		VEBOX_STD_STE_STAT	Έ			
		Format:	MBZ			
	21:11	HUES1				
		Default Value:		85		
		Format:		U3.8		
		First slope for the hue PWLF (bright skin)				
		The default is 85/256				
	10:0	HUES0				
		Default Value:		384		
		Format:		U3.8		
		7 1 1 5 1 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1				
		Zeroth slope for the hue PWLF (bright skin)				
		The default is 384/256				
21	31:22	Reserved	100			
		Access:	RO			
		Format:	MBZ			
	21:11	HUES3		1		
		Default Value:		256		
		Format:		U3.8		
		Third slope for the hue PWLF (bright skin)				
		The default is 256/256				
	10:0	HUES2				
	10.0	Default Value:		384		
		Format:		U3.8		
		- Simulation of the state of th		03.0		
		Second slope for the hue PWLF (bright skin)				
		The default is 384/256				
22	31	Reserved				
		Access:	RO			
		Format: MBZ				
	30:21	SATB1_DARK				
		Default Value:		0		
		Format:		S7.2		
		First bias for the saturation PWLF (dark skin)				
		The default is 0/4				



		VEBOX_ST	D_STE_STATE			
	20:14	SATP3_DARK				
		Default Value:		31		
		Format:			S6	
		Third point for the saturation PW	/LF (dark skin)			
	13:7	SATP2_DARK			_	
		Default Value:			31	
		Format:			S6	
		Second point for the saturation F	PWLF (dark skin)			
	6:0	SATP1_DARK				
		Default Value:			7Bh	
		Format:			S6	
		First point for the saturation PWI	LF (dark skin) Default \	Value: -5		
23	31	Reserved				
		Access:		RO		
		Format:		MBZ		
	30:20	SATS0_DARK			T.	
		Default Value:			397	
		Format:			U3.8	
		Zeroth slope for the saturation PWLF (dark skin)				
		The default is 397/256				
	19:10	SATB3_DARK				
		Default Value:			124	
		Format:			S7.2	
		Third bias for the saturation PWI	_F (dark skin)			
		The default is 124/4				
	9:0	SATB2_DARK				
		Default Value:			124	
		Format:			S7.2	
		Second bias for the saturation PWLF (dark skin)				
		The default is 124/4				
24	31:22	Reserved				
		Access:		RO		



		VEBOX_STD_STE	_STATE		
		Format:	MBZ		
	21:11	SATS2_DARK			
		Default Value:		256	
		Format:		U3.8	
		Second slope for the saturation PWLF (dar The default is 256/256	'k skin)		
	10:0	SATS1_DARK			
		Default Value:		189	
		Format:		U3.8	
		First slope for the saturation PWLF (dark s	kin)		
		The default is 189/256			
25	31:25	HUEP3_DARK			
		Default Value:		14	
		Format:		S6	
		Third point for the hue PWLF (dark skin).			
	24:18	HUEP2_DARK			
		Default Value:		2	
		Format:		S6	
		Second point for the hue PWLF (dark skin)			
	17:11	HUEP1_DARK			
		Default Value:		0	
		Format:		S6	
		First point for the hue PWLF (dark skin).			
	10:0	SATS3_DARK			
		Default Value:		256	
		Format:		U3.8	
		Third slope for the saturation PWLF (dark skin)			
		The default is 256/256	SKIII)		
26	31:30	Reserved			
		Access:	RO		
		Format:	MBZ		
	29:20	HUEB3_DARK	<u> </u>		



		VEBOX_STD	_STE_STATE			
		Default Value:			56	
		Format:			S7.2	
		Third bias for the hue PWLF (dark s	kin).			
		The default is 56/4				
	19:10	HUEB2_DARK				
		Default Value:			0	
		Format:			S7.2	
		Second bias for the hue PWLF (darl	k skin).			
		The default is 0/4				
	9:0	HUEB1_DARK				
		Default Value:			0	
		Format:			S7.2	
		First bias for the hue PWLF (dark sk	in).			
		The default is 0/4				
27	31:22	Reserved				
		Access: RO				
		Format: MBZ				
	21:11	HUES1_DARK				
		Default Value:			256	
		Format: U3.8		U3.8		
		First slope for the hue PWLF (dark skin).				
		The default is 256/256				
	10:0	HUESO_DARK				
	10.0	Format: U3.8				
		Zeroth slope for the hue PWLF (dark skin).				
		The default is 299/256				
		Value	rp (10	Nam	e	
		299	[Default]			
2.5	24.22	256				
28	31:22	Reserved				
		Access:		RO		
		Format:		MBZ		

intel

VEBOX_STD_STE_STATE					
	21:11	HUES3_DARK			
		Default Value:	256		
		Format:	U3.8		
		Third slope for the hue PWLF (dark skin). The default is 256/256			
	10:0	HUES2_DARK			
		Default Value:	299		
		Format:	U3.8		
		Second slope for the hue PWLF (dark skin).			
		The default is 299/256			



VEBOX_TCC_STATE

	VEDUX_ICC_STATE						
Source:		VideoEnhancementCS					
Size (in bits):		352					
Default Value:		0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B, 0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0					
This state s	This state structure contains the IECP State Table Contents for TCC state.						
DWord	Bit		Description				
0 31:24 SatFactor3							
		Format:	U1.7				
		The saturation factor for yellow.					
		The default is 220/128					
Value Na			Name				
	[Default]		[Default]				
160		160					
	23:16	SatFactor2					
		Format:	U1.7				
		The saturation factor for red.					
		The default is 220/128					
		Value	Name				
		220	[Default]				
		160					
	15:8	SatFactor1					
		Format:	U1.7				
		The saturation factor for magenta.					
		The default is 220/128					

[Default]

Enable

Doc Ref # IHD-OS-TGL-Vol 2d-12.21

7

6:0

220

160

TCC Enable

Format:

Reserved

Value

Name



		VEBOX_TC	C_STATE			
		Access: RO				
		Format:		MBZ		
1	31:24	SatFactor6				
		Format:		U1.7		
		The saturation factor for blue.				
		The default is 220/128				
		Value		Name		
		220	[Default]			
		160				
	23:16	SatFactor5				
		Format:		U1.7		
		The default is 220/128				
		The default is 220/128				
		Value		Name		
		220	[Default]			
		160				
	15:8	SatFactor4				
		Format:		U1.7		
		The saturation factor for groop				
		The saturation factor for green. The default is 220/128				
		The default is 220/120				
		Value		Name		
		220	[Default]			
		160				
	7:0	Reserved				
		Access:		RO		
		Format:		MBZ		
2	31:30	Reserved				
		Access:		RO		
		Format:		MBZ		
	29:20	BaseColor3			402	
		Default Value:			483	
		Format:			U10	



		VEBOX_TCC_STATE				
		Base Color 3 - this value must be greater than BaseCo	olor2			
	19:10	BaseColor2				
		Default Value:		307		
		Format:		U10		
		Base Color 2 - this value must be greater than BaseCo	olor1			
	9:0	BaseColor1				
		Default Value:		145		
		Format:		U10		
		Base Color 1				
3	31:30	Reserved				
		Access:	RO			
		Format:	MBZ			
	29:20	BaseColor6				
		Default Value: 995		995		
		Format: U10		U10		
		Base Color 6 - this value must be greater than BaseColor5				
	19:10	BaseColor5				
		Default Value:		819		
		Format:		U10		
		Base Color 5 - this value must be greater than BaseCo	olor4			
	9:0	BaseColo4				
		Default Value:		657		
		Format:		U10		
		Base Color 4 - this value must be greater than BaseCo	olor3			
4	31:16	ColorTransitSlope23				
		Default Value:	74	4		
		Format:	UC).16		
		The calculation result of 1 / (BC3 - BC2) [1/62]				
	15:0	ColorTransitSlope2				
		Default Value:	40	5		
		Format:	UC).16		
		The calculation result of 1 / (BC2 - BC1) [1/57]				



		VEBOX_TCC_STATE			
5	31:16	ColorTransitSlope45			
		Default Value:	407		
		Format:	U0.16		
		The calculation result of 1 / (BC5 - BC4) [1/57]			
	15:0	ColorTransitSlope34			
		Default Value:	1131		
		Format:	U0.16		
		The calculation result of 1 / (BC4 - BC3) [1/61]			
6	31:16	ColorTransitSlope61			
		Default Value:	377		
		Format:	U0.16		
		The calculation result of 1 / (BC1 - BC6) [1/62]			
	15:0	ColorTransitSlope56			
		Default Value:	372		
		Format:	U0.16		
		The calculation result of 1 / (BC6 - BC5) [1/62]			
7	31:22	ColorBias3			
		Default Value:	0		
		Format:	U2.8		
		Color bias for BaseColor3.	1		
	21:12	ColorBias2			
		Default Value:	150		
		Format:	U2.8		
		Color bias for BaseColor2.			
		The default is 150/256			
	11:2	ColorBias1			
		Default Value:	0		
		Format:	U2.8		
		Color bias for BaseColor1.			
	1:0	Reserved			
		Access:)		



		VEBOX_TCC_9	STATE	
		Format:	MBZ	
8	31:22	ColorBias6	,	
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor6.		,
	21:12	ColorBias5		
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor5.		
	11:2	ColorBias4		
		Default Value:		0
		Format:		U2.8
		Color bias for BaseColor4.		
	1:0	Reserved	Т	
		Access:	RO	
		Format:	MBZ	
9	31	Reserved		
		Access:	RO	
		Format:	MBZ	
	30:24	UV Threshold		
		Default Value:		3
		Format:		U7
		Low UV threshold.		
	23:19	Reserved	Ī	
		Access:	RO	
		Format:	MBZ	
	18:16	UV Threshold Bits		
		Default Value:		3
		Format:		U3
		Low UV transition width bits.		
	15:13	Reserved	Т	
		Access:	RO	
		Format:	MBZ	



		VEBOX_TCC_STATE				
	12:8	STE Threshold				
		Default Value:		0		
		Format:		U5	,	
		Skin tone pixels enhancement threshold.				
	7:3	Reserved				
		Access:	RO			
		Format:	MBZ			
	2:0	STE Slope Bits				
		Default Value:		0		
		Format:		U3	3	
		Skin tone pixels enhancement slope bits.				
10	31:16	Inv_UVMaxColor				
		Default Value:		146		
		Format:		U16		
		1 / UVMaxColor. Used for the SFs2 calculation.				
	15:9	Reserved				
		Access:	RO			
		Format:	MBZ			
	8:0	UVMaxColor				
		Default Value:		448		
				1		



VEBOX_VERTEX_TABLE_ENTRY

		VEBOX	VERTE	X_TABLE_EN1	TRY	
Source:	Source: VideoEnhancementCS					
Size (in bits):	3	2				
Default Value	e: 0	x00000000				
DWord	Bit			Description		
0	31:28	Reserved				
		Access:			RO	
		Format: MBZ			MBZ	
	27:16	Vertex table entry	0 - Lv (12	bits)		
		Value	Name		Description	
		100h-ED6h		Range for Vertices BT	601 and BT709	
	15:12	Reserved				
		Access:			RO	
		Format: MBZ				
	11:0	Vertex table entry 0 - Cv (12 bits)				
		Value	Name		Description	
		400h-A00h		Range for Vertices BT	601 and BT709	



VECS Hardware-Detected Error Bit Definitions

		VECS Hai	dware-Det	tected Error B	it Definitions		
Source:		VideoEnha	ncementCS				
Size (in bits): 16							
Default \	/alue:	0x0000000	0				
DWord	Bit			Description			
0	15:12	Reserved					
		Access:			RO		
		Format:			MBZ		
	11	Reserved					
		Access:			RO		
		Format:			MBZ		
	10:3	Reserved					
		Access:		RO			
		Format:			MBZ		
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch by The command will be converted to a NOOP and parsing will continue.					
	1	Reserved					
		Access:			RO		
		Format:			MBZ		
	0	• Client ID v supported	en the Renderer loction errors includeralleralleraller	le: f the Header) is not sup	ts an error while parsing an ported (only MI, 2D and 3D are		
		Value	Name		Description		
		1		Instruction Error detec	•		
				Programming Note	es		
		This error indica	tions cannot be cl	eared except by reset (



VERTEX_BUFFER_STATE

	VERTEX_BUFFEF	R_STATE		
Source:	RenderCS			
Size (in bits):	128			
Default Value	: 0x00000000, 0x00000000, 0x00000000, 0x	0000000		
	e is used in 3DSTATE_VERTEX_BUFFERS to set the set to determine how/where to extract vertex elemen			
DWord Bit	Desc	ription		
0 31:20	Vertex Buffer Index			
	Format:	U6		
	This field contains an index value which selects	the VB state being defined.		
	Value	Name		
	[0,32]			
25	L3 Bypass Disable			
	Format:	Disable		
	Description			
	returned to VF. If reads from VF miss in the L3 in the memory hierarchy, but the data returned must not be set to cache the data in L3. When clear, vertex data reads from this vertex	ache, as controlled by the Memory Object he vertex buffer already reside in the L3 (e.g., Is from VF may hit in the L3 with the cached data cache, the reads are directed to the next higher I in not placed in the L3 cache. The MOCS value ouffer bypass the L3 logic, therefore precluding the vertex buffer data can becached in L3, the L3		
24:2	Reserved			
	Access:	RO		
	Format:	MBZ		
22:10				
	Format: MEMORY_OBJECT_CONTRO			
	Specifies the memory object control state for the	nis vertex buffer.		
15	Reserved			
	Access:	RO		
	Format:	MBZ		
14	Address Modify Enable			



		VERT	EX_BUFFER_ST	ATE		
		If set, the Buffer Starting Address field is used to update the state of this buffer. If clear, that field is ignored and the previously-programmed value is maintained.				
	13	Null Vertex Buffer	_			
		Format:	Er	nable		
		This field enabled causes any	y fetch for vertex data to	return 0.		
			Programming I	Notes		
		VERTEX_BUFFER_STATE.Null Size is 0x0.	Vertex Buffer must be se	t when the VERTEX_BUFFER_STATE.Buffer		
	12	Reserved				
		Access:		RO		
		Format:		MBZ		
	11:0	Buffer Pitch				
		Format:		U12		
		This field specifies the pitch required in order to access el	,	accessed within the VB. This information is ructure index.		
		Value	Name	Description		
		[0,4095]		Bytes		
		Programming Notes				
		different Buffer Pitch		n refer to the same memory region using arting Address.		
	63:0	Buffer Starting Address				
12		Format: G	raphics Address [63:0]			
			Description	2		
		This field contains the bute of	•	of the first element of interest within the		
		VB. Software must program memory resource and the by	this value with the combi yte offset from the base a rEnable bit is clear, this fig	nation (sum) of the base address of the address to the starting structure within the eld is ignored and the previous value of		
		GraphicsAddress [63:48] are	ignored by the HW.			
			Programming N	Notes		
		will be fetched. When Buffer Starting Addres address, and BufferPit	accessing an element co			



		VERTEX_BUFFER_STATE				
		As computed index values are, by definition, interpreted as unsigned values, there is no issue with accesses to locations before (lower address value) the start of the buffer. However, these wrapped indices are subject to Max Index checking (see below).				
3	31:0	Buffer Size				
		Format:	132			
	This field specifies the size of the buffer in bytes. Vertex element accesses which straddle or past the end of the buffer will return 0's for all elements. Note that BufferSize=0 indicates the there is no valid data in the buffer.					
	Value Name					
		[0, FFFFFFFh]				



VERTEX_ELEMENT_STATE

VERTEX ELEMENT STATE

Source: RenderCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

This structure is used in 3DSTATE_VERTEX_ELEMENTS to set the state associated with a vertex element. A vertex element is defined as an entity supplying from one tofour DWord vertex components, to be stored in the vertex URB entry.

The number of supported vertex elements is 34.

The VF function will use this state, and possibly the state of the associated vertex buffer, to fetch/generate the source vertex element data, perform any required format conversions, padding with zeros, and store the resulting destination vertex element data into the vertex URB entry.

Programming Notes

- The (new) 3DSTATE_VF_SGVS command is used to specify optional insertion of VertexID and/or InstanceID into the input vertex data, logically following the processing of the VERTEX_ELEMENT_STATE structures. The VFCOMP_STORE_VID/IID encodings are no longer available in VERTEX_ELEMENT_STATE.
- When SourceElementFormat is set to one of the *64*_PASSTHRU formats, 64-bit components are stored in the URB without any conversion. In this case, vertex elements must be written as 128 or 256 bits, with VFCOMP_STORE_0 being used to pad the output as required. E.g., if R64_PASSTHRU is used to copy a 64-bit Red component into the URB, Component 1 must be specified as VFCOMP_STORE_0 (with Components 2,3 set to VFCOMP_NOSTORE) in order to output a 128-bit vertex element, or Components 1-3 must be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element. Likewise, use of R64G64B64_PASSTHRU requires Component 3 to be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element.
- When SourceElementFormat is set to one of the *64*_PASSTHRU formats then VFCOMP_STORE_SRC must be used for every valid component.
- Any SourceElementFormat of *64*_PASSTHRU cannot be used with an element which has edge flag enabled.

The SourceElementFormat needs to be a single-component format with an element which has edge flag enabled.

Software shall not attempt to disable any components (via 3DSTATE_VF_COMPONENT_PACKING) for elements associated with 256-bit SURFACE_FORMATs.

DWord	Bit	Description					
0	31:26	Vertex Buffer Inde	Vertex Buffer Index				
		Format:		U6			
		This field specifies which vertex buffer the element is sourced from.					
		Value Name					
		[0,32]	Up to 33 VBs are supported				



VERTEX ELEMENT STATE

Programming Notes

It is possible for a vertex element to include only internally-generated data (VertexID, etc.), in which case the associated vertex buffer state is ignored.

25 Valid

Format: Boolean

Value	Name	Description
1h	TRUE	this vertex element is used in vertex assembly
0h	FALSE	this vertex element is not used.

24:16 **Source Element Format**

Format: SURFACE_FORMAT

Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.

Format:

The encoding of this field is identical the Surface Format field of the ${\tt SURFACE_STATE}$ structure, as described in the Sampler chapter.

This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP STORE SRC component control. (All other component types have an explicit format).

15 Edge Flag Enable

Format: Enable

When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED.

- 3DPRIM_TRILIST*
- 3DPRIM_POLYGON
- 3DPRIM_QUADLIST

If this bit is DISABLED for all valid VERTEX_ELEMENTs, the vertex will be assigned a default EdgeFlag of TRUE.

Programming Notes

- This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure.
- When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE.

14:12 **Reserved**



	Access:	RO
	Format:	MBZ
11.0		IVIDZ
11:0	Format:	U12
		t data in the structures comprising the vertex buffer.
	Value	Name
	[0,2047]	
	Pr	ogramming Notes
	See note on 64-bit float alignment in Bu	
31	Reserved	
	Access:	RO
	Format:	MBZ
30:28	Component 0 Control	
	Format: 3D_Vertex_Compo	nent_Control
	Refer to the 3D_Vertex_Component_Con	trol table below
27	Reserved	
	Access:	RO
	Format:	MBZ
26:24	Component 1 Control	
	Format: 3D_Vertex_Compo	nent_Control
	Refer to the 3D_Vertex_Component_Con	itrol table below
23	Reserved	
	Access:	RO
	Format:	MBZ
22:20	Component 2 Control	
	Format: 3D_Vertex_Compo	nent_Control
	Refer to the 3D_Vertex_Component_Con	itrol table below
19	Reserved	
	Access:	RO
	Format:	MBZ
18:16	Component 3 Control	
	Format: 3D_Vertex_Compo	nent Control



VERTEX_ELEMENT_STATE						
	15:0	Reserved				
		Access:	RO			
		Format:	MBZ			



Vertical Line Stride Override Message Descriptor Control Field

MI	OC.	_VLSO - Vertical Line Stride Override Message Descriptor Control Field	
Size (in b	oits):	3	
Default \	/alu	e: 0x00000000	
DWord	Bit	Description	
0	2	Vertical Line Stride Override	
		Format: Enable	
If set, override the Vertical Line Stride and Vertical Line Stride Offset fields in the surface state we the fields below.			
	1	Vertical Line Stride	
		Format: U1	
		Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.	
	0	Vertical Line Stride Offset	
		Format: U1	
		Specifies the offset of the initial line from the beginning of the buffer. Ignored when Override VerticalLine Stride is 0.	



VideoDecoder Interrupt Vector

V	IDEC	ODECODER_INTR_VEC - VideoDeco	der Interrupt Vector			
Size (in b	oits):	16				
Default Value: 0x00000000						
DWord	Bit	Description				
0	15	Catastrophic Error This interrupt signals that a unrecoverable error (for e.g er page mapped in Global GTT) during the engine processing When Memory interface signals this error, the Command S instructions. Scheduler is expected to reset the engine to e	g. Streamer will stop parsing any more			
	14:12	Reserved				
		Access:	RO			
		Format:	MBZ			
	11	VCS Wait On Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT co "Inhibit Synchronous Context Switch" is set. Scheduler can context waiting on semaphore wait.Ring Buffer Scheduling command is un-successful.	use this interrupt to preempt the			
	10	Reserved				
		Access:	RO			
		Format:	MBZ			
	9	CS TR Invalid Tile Detection				
	8	VCS Context Switch Interrupt Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt to occur.				
	7	Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PP GTT Page Fault.				
	6	VCS Watchdog Counter Expired Set when the VCS timeout counter has reached the timeo	ut thresh-hold value.			
	5	Reserved				
	4	VCS MI Flush DW Notify The Pipe Control packet (Fences) specified in 3D pipeline Interrupt. The Store QW associated with a fence is comple	, , , , ,			
	When this status bit is set, it indicates that the hardware has detected an error. device upon an error condition and cleared by a CPU write of a one to the approcontained in the Error ID register followed by a write of a one to this bit in the II information on the source of the error comes from the "Error Status Register" w					



VI	VIDEODECODER_INTR_VEC - VideoDecoder Interrupt Vector					
		the "Error Mask Register" determine which error condition set and the interrupt to occur.	Error Mask Register" determine which error conditions will cause the error status bit to be not the interrupt to occur.			
		counters an error while parsing an				
=	2:1	Reserved				
		Access:	RO			
		Format:	MBZ			
	0	VCS1 MI User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.				



VideoEnhancement Interrupt Vector

VIDE	OEN	NHANCE_INTR_VEC - VideoEnhance	ement Interrupt Vector				
Size (in b	Size (in bits): 16						
Default Value: 0x00000000							
DWord	Bit	Description					
0	15	Catastrophic Error This interrupt signals that a unrecoverable error (for e.g encountered fault when accessing a page mapped in Global GTT) during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context					
	14:12	Reserved					
		Access:	RO				
-		Format:	MBZ				
	11	VECS Wait On Semaphore					
	10	Reserved					
		Access:	RO				
		Format:	MBZ				
	9	CS TR Invalid Tile Detection					
	8	VECS Context Switch Interrupt					
	7	Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PPTGTT Page Fault.					
	6	VECS Watchdog Counter Expired					
	5	Reserved					
		Access:	RO				
		Format:	MBZ				
	4	VECS MI Flush DW Notify					
	3	VECS Error Interrupt					
	2:1	Reserved					
		Access:	RO				
		Format:	MBZ				
	0	VECS MI User Interrupt					



VP8 Encoder StreamOut Format

	V	P8 Encoder StreamO	Out Format		
Source: Size (in bits): Default Value:	VideoCS 128 0x0000000	00, 0x00000000, 0x00000000, 0x00	000000		
DWord	Bit		Description		
0	31:24	MbY			
		Format:		U8	
	23:16	MbX			
		Format:		U8	
	15:8	MbClock16			
		Format:		U8	
	7:3	Reserved			
		Access:	RC)	
		Format:	ME	3Z	
	2	MbRcFlag			
		Format:		U1	
	1	MBLevelInterMBConformanceFlag			
		Format:		U1	
	0	MBLevelIntraMBConformanceFlag			
		Format:	_	U1	
1	31:29	Reserved			
		Access:	RC)	
		Format:	ME	3Z	
	28:16	MB_Residual_BitCount			
		Format:	ι	J13	
	15:13	Reserved			
		Access:	RC)	
		Format:	ME	3Z	
	12:0	MB_Total_BitCount			
		Format:	ι	J13	
2	31:25	Reserved			
		Access:	RC)	
		Format:	ME	3Z	
	24:0	Cbp			



	VP8 Encoder StreamOut Format						
		Format:	U25				
3	31	Reserved					
		Access:	RO				
		Format:	MBZ				
	30	LastMbFlag					
		Format:	U	1			
	29	IntraMBFlag					
		Format:	U	1			
	28:24	MBType5Bits					
		Format:		5			
	23:19	Reserved					
		Access:	RO				
		Format:	MBZ				
	18	QindexClampHigh					
		Format: U1		1			
	17	QindexClampLow					
		Format:		1			
		CoeffClampStatus					
		Format:	U	1			
	15:0	Reserved					
		Access:	RO				
		Format:	MBZ				



WDBoxOAInterrupt Vector

		WDOA_INTR_VEC - WDBoxOAInt	errupt Vector			
Size (in k	oits):	16				
Default \	/alue:	0x0000000				
DWord	Bit	Description				
0	15:13	Reserved				
		Access:	RO			
		Format:	MBZ			
	12	Performance Monitoring Buffer Half-Full Interrupt For internal trigger (timer event based) reporting, this in crosses the half full limit.	terrupt is generated if the report buffer			
	11:8	Reserved				
		Access:	RO			
		Format:	MBZ			
	7:6	Reserved				
		Access:	RO			
		Format:	MBZ			
	5	WDBox 2 Status Interrupt				
	4	WDBox 2 End of Frame Interrupt				
	3:2	Reserved				
		Access:	RO			
		Format:	MBZ			
	1	WDBox 1 Status Interrupt				
	0	WDBox 1 End of Frame Interrupt				



WD Interrupt Bit Definition

		WD Interrupt Bit Definition					
Size (in b	Size (in bits): 16						
Default \	/alue:	0x00000000					
The WD	Inter	rupt Registers all share the same bit definitions from this table.					
DWord	Bit	Description					
0	15:8	Reserved					
		Access: RO					
		Format: MBZ					
	7	WD_Frame_Complete This event occurs when WD capture fully completes a frame.					
	6	WD_GTT_Fault This event occurs when a GTT fault is detected.					
	5	WD_Vblank This event occurs at the start of the WD internal vertical blank.					
	4	Unused_Int_4 These interrupts are currently unused.					
,	3	WD_Capturing This event occurs when WD capture starts to capture pixels.					
	2	WD_Writes_Complete This event occurs when WD capture data writes complete for the current frame, before the data has been flushed to memory. WD Frame Complete should be used to find when the captured data can be accessed.					
	1	Unused_Int_1 These interrupts are currently unused.					
	0	Unused_Int_0 These interrupts are currently unused.					



Word Data Payload Register

	MI	DCR_W - Word Data Payload F	Register
Size (in bits): Default Value:		000000, 0x00000000, 0x00000000, 0x00000000	00000000, 0x00000000,
DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
		Format:	MBZ
-	15:0	Word0	
		Format:	U16
		Specifies the slot 0 data in this payload register	
1	31:16	Reserved	
		Access:	RO
		Format:	MBZ
-	15:0	Word1	•
		Format:	U16
		Specifies the slot 1 data in this payload register	
2	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:0	Word2	
		Format:	U16
		Specifies the slot 2 data in this payload register	
3	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:0	Word3	
		Format:	U16
		Specifies the slot 3 data in this payload register	
4	31:16	Reserved	
		Access:	RO
		Format:	MBZ



	MDCR_W - Word Data Payload Register						
	15:0	Word4	-				
		Format:	U16				
		Specifies the slot 4 data in this payload register					
5	31:16	Reserved					
		Access:	RO				
		Format:	MBZ				
	15:0	Word5					
		Format:	U16				
		Specifies the slot 5 data in this payload register					
6	31:16	Reserved					
		Access:	RO				
		Format:	MBZ				
	15:0	Word6					
		Format:	U16				
		Specifies the slot 6 data in this payload register					
7	31:16	Reserved					
		Access:	RO				
		Format:	MBZ				
		Format:	U16				
		Specifies the slot 7 data in this payload register					



Word SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_AOP8_W2 - Word SIMD8 Atomic Operation CMPWR						
		Message	Data Paylo	oad		
Size (in bits):	512					
Default Value:	0x00000000,	000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit		De	escription		
0.0-0.7	255:0	Src0				
		Format:		MDCR_W		
		Specifies the Slot [7:0] Source 0 data				
1.0-1.7	1.0-1.7 255:0 Src1					
		Format:		MDCR_W		
		Specifies the Slot [7:0] Source 1 data				



Word SIMD8 Data Payload

	MDP_W_SIMD8 - Word SIMD8 Data Payload					
Size (in bits): Default Value:						
DWord	Bit	Description				
0.0-0.7	255:0	Data[7:0] Format: MDCR_W Specifies the Slot [7:0] data				



Word SIMD16 Atomic Operation CMPWR Message Data Payload

MDP_AOP16_W2 - Word SIMD16 Atomic Operation CMPWR					
		Message D	Pata Paylo	oad	
Size (in bits):	1024				
Default Value:	0x0000000 0x0000000 0x0000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		De	escription	
0.0-0.7	255:0	Src0[7:0]			
		Format:		MDCR_W	
		Specifies the Source	e 0 data for Slot	[7:0]	
1.0-1.7	255:0	Src0[15:8]			
		Format:		MDCR_W	
		Specifies the Source	e 0 data for Slot	[15:8]	
2.0-2.7	255:0	Src1[7:0]			
		Format:		MDCR_W	
	Specifies the Source 1 data for Slot [7:0]			[7:0]	
3.0-3.7 255:0 Src1[15:8]					
		Format:		MDCR_W	
		Specifies the Source 1 data for Slot [15:8]			



Word SIMD16 Data Payload

MDP_W_SIMD16 - Word SIMD16 Data Payload				
Size (in bits):	512			
Default Value:	ult Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	Data[7:0]	Data[7:0]	
		Format:	MDCR_W	
		Specifies the Slot	[7:0] data	
1.0-1.7 255:0 Data[15:8]				
		Format:	MDCR_W	
Specifies the Slot [15:8] data		[15:8] data		