



Intel® Open Source HD Graphics, Intel Iris™ Graphics, and Intel Iris™ Pro Graphics

Programmer's Reference Manual

For the 2015 - 2016 Intel Core™ Processors, Celeron™ Processors,
and Pentium™ Processors based on the "Skylake" Platform

Volume 10: HEVC Codec Pipeline (HCP)

May 2016, Revision 1.0

Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2016, Intel Corporation. All rights reserved.

Table of Contents

High Efficiency Video Coding (HEVC) Introduction	1
Scope	1
Summary of Features	1
HCP Hardware Pipeline Features	1
HEVC Decoder Features.....	2
HEVC Encoder Features	2
HCP Command Summary	2
Workload Command Model	2
HCP Decoder Command Sequence	3
HCP Encoder Command Sequence	4
Memory Address Attributes.....	6
HCP Pipe Common Commands	7
Buffer Size Requirements.....	9
HCP Common Commands.....	11
Tile Size and CU Stream-out Records	11
Stream-in Probability Table.....	1
Stream-in formats for creating compressed header	1
SB, CU/PU and TU Sizes – Encoder Only.....	2
Allowed SB Size Encoder Only	2
HCP Commands.....	2
Multipass flow during BRC and SAO	3
CU and Slice level stat streamOut.....	4
Definition of the CU Record Structure for Ext Interface – Encoder Only.....	5
LCU, CU, TU, and PU Sizes – Encoder Only	9
Allowed LCU Size – Encoder Only	12
HEVC Error Concealment	12
HEVC Register Definitions	14
Register Attributes Description	14
HCP Decoder Register Map	14
HCP Decoder Register Descriptions	14
HCP Encoder Register Map	14
HCP Encoder Register Descriptions	14

Acronyms and Applicable Standards	15
Acronyms and Abbreviations	15

High Efficiency Video Coding (HEVC) Introduction

The HEVC Codec Pipeline (HCP) is a fixed function hardware video codec responsible for decoding and encoding HEVC (High Efficiency Video Coding) video streams.

Scope

The primary scope of the HCP BSpec document is to provide a description of the HCP commands processed by the Video Command Streamer (VCS). The secondary scope is to provide a description of the status registers on the Message Channel Interface to support encoding and decoding of the HEVC video format.

The BSpec sections include:

- Summary of Features
- Architecture Overview
- Commands
- Register Definitions
- Acronyms and Applicable Standards

Summary of Features

The following sections define the HEVC Decoder and Encoder general features and the features specific to HEVC decoding and encoding, respectively.

HCP Hardware Pipeline Features

- Supports both decoder and encoder functions, setup on a per picture basis:
 - Hardware acceleration provides Ctb/CU level decode and encode.
 - No context switch is supported within a frame process.
- Supports Video Command Streamer (VCS):
 - Shared with MFX HW pipeline, and at any one time, only one pipeline (MFX or HCP) and one operation (decoding or encoding) can be active.
- Supports Message Channel Interface:

Feature
Supports Tile-YS and Tile-YF.
Supports Tile-Y Legacy.

- Supports NV12 video buffer plane:
 - Supports 4:2:0, 8-bit per pixel component (Y, Cb and Cr) video.
- Supports 8Kx8K frame size.

HEVC Decoder Features

- Supports full-featured HEVC Main Profile standard, up to Level 6.2.
- Supports the long format HW decoding interface:
 - All headers (SPS, PPS, Slice Header) are parsed and decoded outside the HCP HW pipeline. They are then fed to the HW through a set of HCP state commands.
- Supports inner-loop decode with hardware entry points for Encoder.
- Error detection/resiliency down to the Ctb/CU level.

HEVC Encoder Features

- Supports ENC-PAK architecture
- Supports multiple pass BRC rate control operation flow
- Supports the HEVC Main Profile standard, with certain restrictions on the feature set and coding parameters, listed in the following table:

HCP Command Summary

The HCP is configured for encoding or decoding through a set of batch commands defined in the following sections. The software driver builds a frame level workload using these commands and stores these workloads in graphics memory where they are fetched by the Video Command Streamer (VCS) and presented to the HCP for processing. The commands are processed by the Workload Parser within the HCP and the hardware is configured by the Workload Parser prior to each frame level encode or decode. A workload is defined as a set of commands necessary to encode or decode one frame.

The software driver is required to read the HCP disable fuse to determine if the HCP is enabled. If it is disabled, then the software driver must not enable HCP batch commands to be sent to the HCP or a hang event may occur. Only when the HCP is enabled through the fuse, should the batch commands be sent to the HCP.

Workload Command Model

DWord0 of each command is defined in HCP DWord0 Command Definition. The HCP is selected with the **Media Instruction Opcode “7h”** for all HCP Commands.

HCP DWord0 Command Definition

DWord	Bits	Description
0	31:29	Command Type = PARALLEL_VIDEO_PIPE = 3h
	28:27	Pipeline Type = 2h
	26:23	Media Instruction Opcode = Codec/Engine Name = HCP = 7h

DWord	Bits	Description
	22:16	Media Instruction Command = <see Workload Command Model [SKL+]>
	15:12	Reserved: MBZ
	11:0	Dword Length (Excludes Dwords 0, 1) = <command length>

Each HCP command has assigned a media instruction command as defined in HCP Media Instruction Commands (Opcode=7h).


HCP Media Instruction Commands (Opcode=7h)

Media Instruction Command	Command DWord0 [22:16]	Gen9 Mode	Scope
HCP_PIPE_MODE_SELECT	0h	Enc/Dec	Picture
HCP_SURFACE_STATE	1h	Enc/Dec	Picture
HCP_PIPE_BUF_ADDR_STATE	2h	Enc/Dec	Picture
HCP_IND_OBJ_BASE_ADDR_STATE	3h	Enc/Dec	Picture
HCP_QM_STATE	4h	Enc/Dec	Picture
HCP_FQM_STATE (encoder only)	5h	Enc	Picture
Reserved	8h-Fh		
HCP_PIC_STATE	10h	Enc/Dec	Picture
HCP_TILE_STATE	11h	Dec	Picture
HCP_REF_IDX_STATE	12h	Enc/Dec	Slice
HCP_WEIGHTOFFSET	13h	Enc/Dec	Slice
HCP_SLICE_STATE	14h	Enc/Dec	Slice
Reserved	15h-1Fh		
HCP_BSD_OBJECT_STATE (decoder only)	20h	Dec	Slice
HCP_PAK_OBJECT (encoder only)	21h	Enc	LCU
HCP_INSERT_PAK_OBJECT (encoder only)	22h	Enc	Bitstream

HCP Decoder Command Sequence

The long format workload for the HCP is based upon a single frame decode. There are no states saved between frame decodes in the HCP. Once the bit stream DMA is configured with the HCP_BSD_OBJECT command, and the bit stream is presented to the HCP, the frame decode will begin.

HCP Long Format Decode Workload Flowchart



HCP Encoder Command Sequence

For a single frame encoding process, the command sequence is listed below. There are no states saved between frame encoded in the HCP. There should be no other commands or context switch within a group of PAK OBJECT Commands, representing a complete slice. HCP and MFX share the same VCS, but there is no common encoding and decoding command that can be executed in both pipes, except mi_flush and MMIO commands.

----- Per Frame Level Commands

HCP_PIPE_MODE_SELECT

HCP_SURFACE_STATE

HCP_PIPE_BUF_ADDR_STATE

HCP_IND_OBJ_BASE_ADDR_STATE

HCP_FQM_STATE – issue n number of times

HCP_QM_STATE – issue n number of times

HCP_PIC_STATE

----- Per Slice Level Commands (2 cases)

----- A Frame with only 1 Slice:

HCP_REF_IDX_STATE – set to provide L0 list for a P or B-Slice

HCP_REF_IDX_STATE – set to provide L1 list for a B-Slice

HCP_WEIGHTOFFSET_STATE Command – set to provide for L0 of a P or B-Slice

HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice

HCP_SLICE_STATE

HCP_PAK_INSERT_OBJECT – if header present at 1st slice start

----- A group of LCUs Per Slice

HCP_PAK_OBJECT

...

HCP_PAK_INSERT_OBJECT – if tail present at frame end

MI_FLUSH – when the frame is done

----- A Frame with Multiple Slices:

HCP_REF_IDX_STATE – set to provide L0 list for a P or B-Slice

HCP_REF_IDX_STATE – set to provide L1 list for a B-Slice

HCP_WEIGHTOFFSET_STATE Command – set to provide for L0 of a P or B-Slice

HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice

HCP_SLICE_STATE

HCP_PAK_INSERT_OBJECT – if header present at 1st slice start of a frame

HCP_PAK_OBJECT - a group of LCUs for a slice or a frame

...

HCP_PAK_INSERT_OBJECT – if tail present at slice or frame end

HCP_REF_IDX_STATE – set to provide L0 list for a P or B-Slice

HCP_REF_IDX_STATE – set to provide L1 list for a B-Slice

HCP_WEIGHTOFFSET_STATE Command – set to provide for L0 of a P or B-Slice

HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice

HCP_SLICE_STATE

HCP_PAK_INSERT_OBJECT – if header present at slice start

 HCP_PAK_OBJECT - a group of LCUs for a slice or a frame

...

HCP_PAK_INSERT_OBJECT – if tail present at last slice end (frame end)

MI_FLUSH – when the frame is done

MFX_STITCH_OBJECT – a generic bitstream stitching command from MFX pipe

MI_FLUSH

MI_FLUSH is not allowed between Slices. HEVC CABAC has simplified its operation from AVC. There is no longer a BSP_BUF_BASE_ADDR_STATE Command, as only a small local internal buffer is needed for BSP/BSE row store. THE HCP PAK_INSERT_OBJECT has been designed to support both inline and indirectly payload. Nevertheless, the MFX_STITCH_OBJECT command can still be used to stitch HEVC bitstreams together, and is run in the MFX pipe. No HEVC specific STITCH command is implemented. The SURFACE_STATE command for HEVC is redesigned and much simplified from that of MFX pipe.

Memory Address Attributes

This section defines the memory address attributes for the third DWord of the HCP command buffer address.

NOTE: The first DWord defines the lower address range and the second Dword defines the upper address range in the HCP command buffer address.

MemoryAddressAttributes

HCP Pipe Common Commands

The HCP Pipe Common Commands specify the HEVC Decoder pipeline level configuration.

Commands
HCP_PIPE_MODE_SELECT
HCP_SURFACE_STATE
HCP_PIPE_BUF_ADDR_STATE

Buffer Name	Minimum Size in CLs	Notes
Deblocking Filter Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Deblocking Filter Tile Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Deblocking Filter Tile Column Buffer	$((\text{picture_height_in_pixels} + 6 * \text{pic_height_in_ctb} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Metadata Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
SKL/A/B/C/D: Metadata Tile Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
SKL/E+: Metadata Tile Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 16 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Tile Column Buffer (all intra slices)	$(\text{picture_height_in_pixels} + \text{picture_height_in_pixels} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 188 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
Metadata Tile Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 172 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2

Buffer Name	Minimum Size in CLs	Notes
		2
SKL/A/B/C/D: Metadata Tile Column Buffer (some inter slices)	$((\text{picture_height_in_pixels} + 15) \gg 4) * 172 + \text{picture_height_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
SKL/E+: Metadata Tile Column Buffer (some inter slices)	$((\text{picture_height_in_pixels} + 15) \gg 4) * 176 + \text{picture_height_in_lcu} * 89 + 1023 \gg 9$	Eq. ensures multiple of 2
SAO Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{pic_width_in_ctb} * 3) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
SAO Tile Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{picture_width_in_ctb} * 6) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
SAO Tile Column Buffer	$((\text{picture_height_in_pixels} \gg 1) + \text{pic_height_in_ctb} * 6) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu=16x16)	$((\text{picture_width_in_pixels} + 63) \gg 6) * ((\text{picture_height_in_pixels} + 15) \gg 4)$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu>16x16)	$((\text{picture_width_in_pixels} + 31) \gg 5) * ((\text{picture_height_in_pixels} + 31) \gg 5)$	Eq. ensures multiple of 2

Internal Media Rowstore Table

If the internal Media Rowstore exists, driver should use the storage as the following table indicates.

HEVC Pipeline	Frame Width	DAT	DF	SAO	DAT Addr	DF Addr	SAO Addr
HEVC	≤ 2048	Y	Y	Y	0	64	320
	$2048 < x \leq 4096$	Y	Y	N	0	128	N/A
	$4096 < x \leq 8196$	Y	N	N	0	N/A	N/A

Commands
HCP_IND_OBJ_BASE_ADDR_STATE_CHVSKL+_VideoCS
HCP_QM_STATE_CHVSKL+_VideoCS
HCP_FQM_STATE_SKL+_VideoCS

Buffer Size Requirements

HEVC Buffer Size Requirements

Buffer Name	Minimum Size in CLs	Notes
Deblocking Filter Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Deblocking Filter Tile Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Deblocking Filter Tile Column Buffer	$((\text{picture_height_in_pixels} + 6 * \text{pic_height_in_ctb} + 31) \& (-32)) \gg 3$	Eq. ensures multiple of 4
Metadata Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Tile Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Tile Column Buffer (all intra slices)	$(\text{picture_height_in_pixels} + \text{picture_height_in_lcu} * 16 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 188 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
Metadata Tile Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 172 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
Metadata Tile Column Buffer (some inter slices)	Equation: $((\text{picture_height_in_pixels} + 15) \gg 4) * 176 + \text{picture_height_in_lcu} * 89 + 1023 \gg 9$	Eq. ensures multiple of 2
SAO Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{pic_width_in_ctb} * 3) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
SAO Tile Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{picture_width_in_ctb} * 6) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
SAO Tile Column Buffer	$((\text{picture_height_in_pixels} \gg 1) + \text{pic_height_in_ctb} * 6) + 15 \& (-16) \gg 3$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu=16x16)	$((\text{picture_width_in_pixels} + 63) \gg 6) * ((\text{picture_height_in_pixels} + 15) \gg 4)$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu>16x16)	$((\text{picture_width_in_pixels} + 31) \gg 5) * ((\text{picture_height_in_pixels} + 31) \gg 5)$	Eq. ensures multiple of 2
SSE Line Buffer	$(\text{Picture_width_in_lcu} + 2) \ll 4$	

HEVC 10 bit Buffer Size Requirements

Buffer Name	Minimum Size in CLs	Notes
Deblocking Filter Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 2$	Eq. ensures multiple of 4
Deblocking Filter Tile Line Buffer	$((\text{picture_width_in_pixels} + 31) \& (-32)) \gg 2$	Eq. ensures multiple of 4
Deblocking Filter Tile Column Buffer	$((\text{picture_height_in_pixels} + 6 * \text{pic_height_in_ctb} + 31) \& (-32)) \gg 2$	Eq. ensures multiple of 4
Metadata Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Tile Line Buffer (all intra slices)	$(\text{picture_width_in_pixels} + \text{pic_width_in_lcu} * 8 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Tile Column Buffer (all intra slices)	$(\text{picture_height_in_pixels} + \text{picture_height_in_lcu} * 16 + 1023) \gg 9$	Eq. ensures multiple of 2
Metadata Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 188 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
Metadata Tile Line Buffer (some inter slices)	$((\text{picture_width_in_pixels} + 15) \gg 4) * 172 + \text{pic_width_in_lcu} * 9 + 1023 \gg 9$	Eq. ensures multiple of 2
Metadata Tile Column Buffer (some inter slices)	$((\text{picture_height_in_pixels} + 15) \gg 4) * 176 + \text{picture_height_in_lcu} * 89 + 1023 \gg 9$	Eq. ensures multiple of 2
SAO Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{pic_width_in_ctb} * 3) + 15 \& (-16) \gg 2$	Eq. ensures multiple of 2
SAO Tile Line Buffer	$((\text{picture_width_in_pixels} \gg 1) + \text{picture_width_in_ctb} * 6) + 15 \& (-16) \gg 2$	Eq. ensures multiple of 2
SAO Tile Column Buffer	$((\text{picture_height_in_pixels} \gg 1) + \text{pic_height_in_ctb} * 6) + 15 \& (-16) \gg 2$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu=16x16)	$((\text{picture_width_in_pixels} + 63) \gg 6) * ((\text{picture_height_in_pixels} + 15) \gg 4)$	Eq. ensures multiple of 2
Current and Collocated Motion Vector Temporal Buffer (lcu>16x16)	$((\text{picture_width_in_pixels} + 31) \gg 5) * ((\text{picture_height_in_pixels} + 31) \gg 5)$	Eq. ensures multiple of 2
SSE Line Buffer	$(\text{Picture_width_in_lcu} + 2) \ll 4$	

Internal Media Rowstore table – If the internal Media Rowstore exists, driver should use the storage as the following table indicates.

HEVC 8bit Decoder:

[DAT is HPP rowstore; DF is HLF Deblock Filter rowstore; SAO is HLF SAO Filter rowstore]

HEVC Pipeline	Frame Width	DAT	DF	SAO	DAT Addr	DF Addr	SAO Addr
HEVC	<= 2048	Y	Y	Y	0	64	320
	2048 < x <= 4096	Y	Y	N	0	128	N/A
	4096 < x <= 8196	Y	N	N	0	N/A	N/A

HCP Common Commands

HCP_PIC_STATE

HCP_TILE_STATE

HCP_REF_IDX_STATE

HCP_WEIGHTOFFSET_STATE

HCP_SLICE_STATE

Tile Size and CU Stream-out Records

CU statistics record (individual PUs per record down to 8x8 only) (Note: For Advanced BRC but not supported in HW yet)

Fields	Bits	
Skip	3:0	Indicates Skip flag Group 4 4x4s -> 4 bits
InterMode	11:4	InterMode: 0 NEARESTMV, 1 NEARMV, 2 ZEROMV, 3NEWMV Group 4 4x4s total 8 bits
Reserved	15:12	
NZ coeff count	28:16	Number of non-zero coeffs; sum of YUV, 13bits
Reserved	31:29	
NumBitsforCoeffs	47:32	Number of Bits for coefficients per block, 16bits
NumBitsforBlock	63:48	Number of Bits in block

Stream-in Probability Table

In Encoder mode, there are two sets of this table will be streamed out, one for the current frame probability update and one for future frame.

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT				State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)									
CL aligned	0	1	tx_probs_8x8 [0] [0..0]	100	10 0	0	0	0	0	0	0	0	0-17								
	1	1	tx_probs_8x8 [1] [0..0]	66	66	0	1	1													
	2	2	tx_probs_16x16 [0] [0..1]	20, 152	20, 15 2	0	2	2													
	4	2	tx_probs_16x16 [1] [0..1]	15, 101	15, 10 1	0	4	4													
	6	3	tx_probs_32x32 [0] [0..2]	3, 136, 37	3, 13 6, 37	0	6	6													
	9	3	tx_probs_32x32 [1] [0..2]	5, 52, 13	5, 52, 13	0	9	9													
	12	52	DUMMY	0, 0, 0, 0	0, 0, 0, 0	52	12														
CL aligned	64	3	coef_probs_4x4 [0] [0] [0] [0] [0..2]	195, 29, 183	19 5, 29,	0	12		8	COEFF COUNTERS (coeff_count_model_coeff)		0- 28 7									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
					18 3														
	67	3	coef_probs_4x4 [0] [0] [0] [1] [0..2]	84, 49, 136	84, 49, 13 6	0	15												
	70	3	coef_probs_4x4 [0] [0] [0] [2] [0..2]	8, 42, 71	8, 42, 71	0	18												
	73	3	coef_probs_4x4 [0] [0] [1] [0] [0..2]	31, 107, 169	31, 10 7, 16 9	0	21												
	76	3	coef_probs_4x4 [0] [0] [1] [1] [0..2]	35, 99, 159	35, 99, 15 9	0	24												
	79	3	coef_probs_4x4 [0] [0] [1] [2] [0..2]	17, 82, 140	17, 82, 14 0	0	27												
	82	3	coef_probs_4x4 [0] [0] [1] [3] [0..2]	8, 66, 114	8, 66, 11 4	0	30												
	85	3	coef_probs_4x4	2, 44,	2,	0	33												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0] [0] [1] [4] [0..2]	76	44, 76										
	88	3	coef_probs_4x4 [0] [0] [1] [5] [0..2]	1, 19, 32	1, 19, 32	0	36								
	91	3	coef_probs_4x4 [0] [0] [2] [0] [0..2]	40, 132, 201	40, 13 2, 20 1	0	39								
	94	3	coef_probs_4x4 [0] [0] [2] [1] [0..2]	29, 114, 187	29, 11 4, 18 7	0	42								
	97	3	coef_probs_4x4 [0] [0] [2] [2] [0..2]	13, 91, 157	13, 91, 15 7	0	45								
	100	3	coef_probs_4x4 [0] [0] [2] [3] [0..2]	7, 75, 127	7, 75, 12 7	0	48								
	103	3	coef_probs_4x4 [0] [0] [2] [4] [0..2]	3, 58, 95	3, 58, 95	0	51								
	106	3	coef_probs_4x4	1, 28,	1,	0	54								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0] [0] [2] [5] [0..2]	47	28, 47										
	109	3	coef_probs_4x4 [0] [0] [3] [0] [0..2]	69, 142, 221	69, 14 2, 22 1	0	57								
	112	3	coef_probs_4x4 [0] [0] [3] [1] [0..2]	42, 122, 201	42, 12 2, 20 1	0	60								
	115	3	coef_probs_4x4 [0] [0] [3] [2] [0..2]	15, 91, 159	15, 91, 15 9	0	63								
	118	3	coef_probs_4x4 [0] [0] [3] [3] [0..2]	6, 67, 121	6, 67, 12 1	0	66								
	121	3	coef_probs_4x4 [0] [0] [3] [4] [0..2]	1, 42, 77	1, 42, 77	0	69								
	124	3	coef_probs_4x4 [0] [0] [3] [5] [0..2]	1, 17, 31	1, 17, 31	0	72								
	127	3	coef_probs_4x4	102,	10	0	75								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
			[0] [0] [4] [0] [0..2]	148, 228	2, 14 8, 22 8														
	130	3	coef_probs_4x4 [0] [0] [4] [1] [0..2]	67, 117, 204	67, 11 7, 20 4	0	78												
	133	3	coef_probs_4x4 [0] [0] [4] [2] [0..2]	17, 82, 154	17, 82, 15 4	0	81												
	136	3	coef_probs_4x4 [0] [0] [4] [3] [0..2]	6, 59, 114	6, 59, 11 4	0	84												
	139	3	coef_probs_4x4 [0] [0] [4] [4] [0..2]	2, 39, 75	2, 39, 75	0	87												
	142	3	coef_probs_4x4 [0] [0] [4] [5] [0..2]	1, 15, 29	1, 15, 29	0	90												
	145	3	coef_probs_4x4 [0] [0] [5] [0] [0..2]	156, 57, 233	15 6, 57, 23	0	93												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
					3														
	148	3	coef_probs_4x4 [0] [0] [5] [1] [0..2]	119, 57, 212	11, 9, 57, 21 2	0	96												
	151	3	coef_probs_4x4 [0] [0] [5] [2] [0..2]	58, 48, 163	58, 48, 16 3	0	99												
	154	3	coef_probs_4x4 [0] [0] [5] [3] [0..2]	29, 40, 124	29, 40, 12 4	0	102												
	157	3	coef_probs_4x4 [0] [0] [5] [4] [0..2]	12, 30, 81	12, 30, 81	0	105												
	160	3	coef_probs_4x4 [0] [0] [5] [5] [0..2]	3, 12, 31	3, 12, 31	0	108												
	163	3	coef_probs_4x4 [0] [1] [0] [0] [0..2]	191, 107, 226	19, 1, 10 7, 22 6	0	111												
	166	3	coef_probs_4x4	124,	12	0	114												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
			[0] [1] [0] [1] [0..2]	117, 204	4, 11 7, 20 4														
	169	3	coef_probs_4x4 [0] [1] [0] [2] [0..2]	25, 99, 155	25, 99, 15 5	0	117												
	172	3	coef_probs_4x4 [0] [1] [1] [0] [0..2]	29, 148, 210	29, 14 8, 21 0	0	120												
	175	3	coef_probs_4x4 [0] [1] [1] [1] [0..2]	37, 126, 194	37, 12 6, 19 4	0	123												
	178	3	coef_probs_4x4 [0] [1] [1] [2] [0..2]	8, 93, 157	8, 93, 15 7	0	126												
	181	3	coef_probs_4x4 [0] [1] [1] [3] [0..2]	2, 68, 118	2, 68, 11 8	0	129												
	184	3	coef_probs_4x4	1, 39,	1,	0	132												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
			[0] [1] [1] [4] [0..2]	69	39, 69														
	187	3	coef_probs_4x4 [0] [1] [1] [5] [0..2]	1, 17, 33	1, 17, 33	0	135												
	190	3	coef_probs_4x4 [0] [1] [2] [0] [0..2]	41, 151, 213	41, 15 1, 21 3	0	138												
	193	3	coef_probs_4x4 [0] [1] [2] [1] [0..2]	27, 123, 193	27, 12 3, 19 3	0	141												
	196	3	coef_probs_4x4 [0] [1] [2] [2] [0..2]	3, 82, 144	3, 82, 14 4	0	144												
	199	3	coef_probs_4x4 [0] [1] [2] [3] [0..2]	1, 58, 105	1, 58, 10 5	0	147												
	202	3	coef_probs_4x4 [0] [1] [2] [4] [0..2]	1, 32, 60	1, 32, 60	0	150												
	205	3	coef_probs_4x4	1, 13,	1,	0	153												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0] [1] [2] [5] [0..2]	26	13, 26										
	208	3	coef_probs_4x4 [0] [1] [3] [0] [0..2]	59, 159, 220	59, 15 9, 22 0	0	156								
	211	3	coef_probs_4x4 [0] [1] [3] [1] [0..2]	23, 126, 198	23, 12 6, 19 8	0	159								
	214	3	coef_probs_4x4 [0] [1] [3] [2] [0..2]	4, 88, 151	4, 88, 15 1	0	162								
	217	3	coef_probs_4x4 [0] [1] [3] [3] [0..2]	1, 66, 114	1, 66, 11 4	0	165								
	220	3	coef_probs_4x4 [0] [1] [3] [4] [0..2]	1, 38, 71	1, 38, 71	0	168								
	223	3	coef_probs_4x4 [0] [1] [3] [5] [0..2]	1, 18, 34	1, 18, 34	0	171								
	226	3	coef_probs_4x4	114,	11	0	174								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
			[0] [1] [4] [0] [0..2]	136, 232	4, 13 6, 23 2														
	229	3	coef_probs_4x4 [0] [1] [4] [1] [0..2]	51, 114, 207	51, 11 4, 20 7	0	177												
	232	3	coef_probs_4x4 [0] [1] [4] [2] [0..2]	11, 83, 155	11, 83, 15 5	0	180												
	235	3	coef_probs_4x4 [0] [1] [4] [3] [0..2]	3, 56, 105	3, 56, 10 5	0	183												
	238	3	coef_probs_4x4 [0] [1] [4] [4] [0..2]	1, 33, 65	1, 33, 65	0	186												
	241	3	coef_probs_4x4 [0] [1] [4] [5] [0..2]	1, 17, 34	1, 17, 34	0	189												
	244	3	coef_probs_4x4 [0] [1] [5] [0] [0..2]	149, 65, 234	14 9, 65, 23	0	192												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4	4x4	8x (K F)			4x (K F)	4x4 (INTE R)	8x (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)
					4											
	247	3	coef_probs_4x4 [0] [1] [5] [1] [0..2]	121, 57, 215	12, 1, 57, 21 5	0	195									
	250	3	coef_probs_4x4 [0] [1] [5] [2] [0..2]	61, 49, 166	61, 49, 16 6	0	198									
	253	3	coef_probs_4x4 [0] [1] [5] [3] [0..2]	28, 36, 114	28, 36, 11 4	0	201									
	256	3	coef_probs_4x4 [0] [1] [5] [4] [0..2]	12, 25, 76	12, 25, 76	0	204									
	259	3	coef_probs_4x4 [0] [1] [5] [5] [0..2]	3, 16, 42	3, 16, 42	0	207									
	262	3	coef_probs_4x4 [1] [0] [0] [0] [0..2]	214, 49, 220	21 4, 49, 22 0	0	210			0-287						
	265	3	coef_probs_4x4 [1] [0] [0] [1]	132, 63, 188	13 2,	0	213									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
			[0..2]		63, 18 8														
	268	3	coef_probs_4x4 [1] [0] [0] [2] [0..2]	42, 65, 137	42, 65, 13 7	0	216												
	271	3	coef_probs_4x4 [1] [0] [1] [0] [0..2]	85, 137, 221	85, 13 7, 22 1	0	219												
	274	3	coef_probs_4x4 [1] [0] [1] [1] [0..2]	104, 131, 216	10 4, 13 1, 21 6	0	222												
	277	3	coef_probs_4x4 [1] [0] [1] [2] [0..2]	49, 111, 192	49, 11 1, 19 2	0	225												
	280	3	coef_probs_4x4 [1] [0] [1] [3] [0..2]	21, 87, 155	21, 87, 15 5	0	228												
	283	3	coef_probs_4x4	2, 49,	2,	0	231												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address						
					4x	4x4	8x	8x8	16x	16x1		4 (K F)	4x4 (INTE R)	8 (K F)	8x8 (INTE R)	16x (KF)	16x1 (INTE R)	32x (KF)
			[1] [0] [1] [4] [0..2]	87	49, 87													
	286	3	coef_probs_4x4 [1] [0] [1] [5] [0..2]	1, 16, 28	1, 16, 28	0	234											
	289	3	coef_probs_4x4 [1] [0] [2] [0] [0..2]	89, 163, 230	89, 16 3, 23 0	0	237											
	292	3	coef_probs_4x4 [1] [0] [2] [1] [0..2]	90, 137, 220	90, 13 7, 22 0	0	240											
	295	3	coef_probs_4x4 [1] [0] [2] [2] [0..2]	29, 100, 183	29, 10 0, 18 3	0	243											
	298	3	coef_probs_4x4 [1] [0] [2] [3] [0..2]	10, 70, 135	10, 70, 13 5	0	246											
	301	3	coef_probs_4x4 [1] [0] [2] [4] [0..2]	2, 42, 81	2, 42, 81	0	249											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	304	3	coef_probs_4x4 [1] [0] [2] [5] [0..2]	1, 17, 33	1, 17, 33	0	252								
	307	3	coef_probs_4x4 [1] [0] [3] [0] [0..2]	108, 167, 237	10 8, 16 7, 23 7	0	255								
	310	3	coef_probs_4x4 [1] [0] [3] [1] [0..2]	55, 133, 222	55, 13 3, 22 2	0	258								
	313	3	coef_probs_4x4 [1] [0] [3] [2] [0..2]	15, 97, 179	15, 97, 17 9	0	261								
	316	3	coef_probs_4x4 [1] [0] [3] [3] [0..2]	4, 72, 135	4, 72, 13 5	0	264								
	319	3	coef_probs_4x4 [1] [0] [3] [4] [0..2]	1, 45, 85	1, 45, 85	0	267								
	322	3	coef_probs_4x4 [1] [0] [3] [5] [0..2]	1, 19, 38	1, 19, 38	0	270								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 4 (INTE R)	8x 8 (K F)	8x8 8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)					
	325	3	coef_probs_4x4 [1] [0] [4] [0] [0..2]	124, 146, 240	12, 4, 14 6, 24 0	0	273											
	328	3	coef_probs_4x4 [1] [0] [4] [1] [0..2]	66, 124, 224	66, 12 4, 22 4	0	276											
	331	3	coef_probs_4x4 [1] [0] [4] [2] [0..2]	17, 88, 175	17, 88, 17 5	0	279											
	334	3	coef_probs_4x4 [1] [0] [4] [3] [0..2]	4, 58, 122	4, 58, 12 2	0	282											
	337	3	coef_probs_4x4 [1] [0] [4] [4] [0..2]	1, 36, 75	1, 36, 75	0	285											
	340	3	coef_probs_4x4 [1] [0] [4] [5] [0..2]	1, 18, 37	1, 18, 37	0	288											
	343	3	coef_probs_4x4 [1] [0] [5] [0] [0..2]	141, 79, 241	14, 1, 79,	0	291											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
				24 1											
	346	3	coef_probs_4x4 [1] [0] [5] [1] [0..2]	126, 70, 227	12, 6, 70, 22 7	0	294								
	349	3	coef_probs_4x4 [1] [0] [5] [2] [0..2]	66, 58, 182	66, 58, 18 2	0	297								
	352	3	coef_probs_4x4 [1] [0] [5] [3] [0..2]	30, 44, 136	30, 44, 13 6	0	300								
	355	3	coef_probs_4x4 [1] [0] [5] [4] [0..2]	12, 34, 96	12, 34, 96	0	303								
	358	3	coef_probs_4x4 [1] [0] [5] [5] [0..2]	2, 20, 47	2, 20, 47	0	306								
	361	3	coef_probs_4x4 [1] [1] [0] [0] [0..2]	229, 99, 249	22, 9, 99, 24 9	0	309								
	364	3	coef_probs_4x4	143,	14	0	312								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address						
					4x	4x4	8x	8x8	16x	16x1								
			[1] [1] [0] [1] [0..2]	111, 235	3, 11 1, 23 5	0	315											
	367	3	coef_probs_4x4 [1] [1] [0] [2] [0..2]	46, 109, 192	46, 10 9, 19 2	0	315											
	370	3	coef_probs_4x4 [1] [1] [1] [0] [0..2]	82, 158, 236	82, 15 8, 23 6	0	318											
	373	3	coef_probs_4x4 [1] [1] [1] [1] [0..2]	94, 146, 224	94, 14 6, 22 4	0	321											
	376	3	coef_probs_4x4 [1] [1] [1] [2] [0..2]	25, 117, 191	25, 11 7, 19 1	0	324											
	379	3	coef_probs_4x4 [1] [1] [1] [3] [0..2]	9, 87, 149	9, 87, 14	0	327											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
					9														
	382	3	coef_probs_4x4 [1] [1] [1] [4] [0..2]	3, 56, 99	3, 56, 99	0	330												
	385	3	coef_probs_4x4 [1] [1] [1] [5] [0..2]	1, 33, 57	1, 33, 57	0	333												
	388	3	coef_probs_4x4 [1] [1] [2] [0] [0..2]	83, 167, 237	83, 16 7, 23 7	0	336												
	391	3	coef_probs_4x4 [1] [1] [2] [1] [0..2]	68, 145, 222	68, 14 5, 22 2	0	339												
	394	3	coef_probs_4x4 [1] [1] [2] [2] [0..2]	10, 103, 177	10, 10 3, 17 7	0	342												
	397	3	coef_probs_4x4 [1] [1] [2] [3] [0..2]	2, 72, 131	2, 72, 13 1	0	345												
	400	3	coef_probs_4x4	1, 41,	1,	0	348												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address						
					4x	4x4	8x	8x8	16x	16x1		4 (K F)	4x4 (INTE R)	8 (K F)	8x8 (INTE R)	16x (KF)	16x1 (INTE R)	32x (KF)
			[1] [1] [2] [4] [0..2]	79	41, 79													
	403	3	coef_probs_4x4 [1] [1] [2] [5] [0..2]	1, 20, 39	1, 20, 39	0	351											
	406	3	coef_probs_4x4 [1] [1] [3] [0] [0..2]	99, 167, 239	99, 16 7, 23 9	0	354											
	409	3	coef_probs_4x4 [1] [1] [3] [1] [0..2]	47, 141, 224	47, 14 1, 22 4	0	357											
	412	3	coef_probs_4x4 [1] [1] [3] [2] [0..2]	10, 104, 178	10, 10 4, 17 8	0	360											
	415	3	coef_probs_4x4 [1] [1] [3] [3] [0..2]	2, 73, 133	2, 73, 13 3	0	363											
	418	3	coef_probs_4x4 [1] [1] [3] [4] [0..2]	1, 44, 85	1, 44, 85	0	366											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
	421	3	coef_probs_4x4 [1] [1] [3] [5] [0..2]	1, 22, 47	1, 22, 47	0	369												
	424	3	coef_probs_4x4 [1] [1] [4] [0] [0..2]	127, 145, 243	12, 7, 14 5, 24 3	0	372												
	427	3	coef_probs_4x4 [1] [1] [4] [1] [0..2]	71, 129, 228	71, 12 9, 22 8	0	375												
	430	3	coef_probs_4x4 [1] [1] [4] [2] [0..2]	17, 93, 177	17, 93, 17 7	0	378												
	433	3	coef_probs_4x4 [1] [1] [4] [3] [0..2]	3, 61, 124	3, 61, 12 4	0	381												
	436	3	coef_probs_4x4 [1] [1] [4] [4] [0..2]	1, 41, 84	1, 41, 84	0	384												
	439	3	coef_probs_4x4 [1] [1] [4] [5] [0..2]	1, 21, 52	1, 21, 52	0	387												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)					
	442	3	coef_probs_4x4 [1] [1] [5] [0] [0..2]	157, 78, 244	15, 7, 78, 24 4	0	390											
	445	3	coef_probs_4x4 [1] [1] [5] [1] [0..2]	140, 72, 231	14, 0, 72, 23 1	0	393											
	448	3	coef_probs_4x4 [1] [1] [5] [2] [0..2]	69, 58, 184	69, 58, 18 4	0	396											
	451	3	coef_probs_4x4 [1] [1] [5] [3] [0..2]	31, 44, 137	31, 44, 13 7	0	399											
	454	3	coef_probs_4x4 [1] [1] [5] [4] [0..2]	14, 38, 105	14, 38, 10 5	0	402											
	457	3	coef_probs_4x4 [1] [1] [5] [5] [0..2]	8, 23, 61	8, 23, 61	0	405											
	460	3	coef_probs_8x8 [0] [0] [0] [0] [0..2]	125, 34, 187	12, 5, 34,	0	408		57. 5			0- 28 7						

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x	4x4	8x			4 (K F)	4x4 (INTE R)	8 (K F)	8x8 (INTE R)	16x (KF)	16x1 (INTE R)	32x (KF)	32x3 (INTE R)
					18 7												
	463	3	coef_probs_8x8 [0] [0] [0] [1] [0..2]	52, 41, 133	52, 41, 13 3	0	411										
	466	3	coef_probs_8x8 [0] [0] [0] [2] [0..2]	6, 31, 56	6, 31, 56	0	414										
	469	3	coef_probs_8x8 [0] [0] [1] [0] [0..2]	37, 109, 153	37, 10 9, 15 3	0	417										
	472	3	coef_probs_8x8 [0] [0] [1] [1] [0..2]	51, 102, 147	51, 10 2, 14 7	0	420										
	475	3	coef_probs_8x8 [0] [0] [1] [2] [0..2]	23, 87, 128	23, 87, 12 8	0	423										
	478	3	coef_probs_8x8 [0] [0] [1] [3] [0..2]	8, 67, 101	8, 67, 10 1	0	426										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x	4x4	8x			4 (K F)	(INTE R)	(K F)	(INTE R)	(KF)	(INTE R)	(KF)	(INTE R)
	481	3	coef_probs_8x8 [0] [0] [1] [4] [0..2]	1, 41, 63	1, 41, 63	0	429										
	484	3	coef_probs_8x8 [0] [0] [1] [5] [0..2]	1, 19, 29	1, 19, 29	0	432										
	487	3	coef_probs_8x8 [0] [0] [2] [0] [0..2]	31, 154, 185	31, 15 4, 18 5	0	435										
	490	3	coef_probs_8x8 [0] [0] [2] [1] [0..2]	17, 127, 175	17, 12 7, 17 5	0	438										
	493	3	coef_probs_8x8 [0] [0] [2] [2] [0..2]	6, 96, 145	6, 96, 14 5	0	441										
	496	3	coef_probs_8x8 [0] [0] [2] [3] [0..2]	2, 73, 114	2, 73, 11 4	0	444										
	499	3	coef_probs_8x8 [0] [0] [2] [4] [0..2]	1, 51, 82	1, 51, 82	0	447										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	502	3	coef_probs_8x8 [0] [0] [2] [5] [0..2]	1, 28, 45	1, 28, 45	0	450								
	505	3	coef_probs_8x8 [0] [0] [3] [0] [0..2]	23, 163, 200	23, 16 3, 20 0	0	453								
	508	3	coef_probs_8x8 [0] [0] [3] [1] [0..2]	10, 131, 185	10, 13 1, 18 5	0	456								
	511	3	coef_probs_8x8 [0] [0] [3] [2] [0..2]	2, 93, 148	2, 93, 14 8	0	459								
	514	3	coef_probs_8x8 [0] [0] [3] [3] [0..2]	1, 67, 111	1, 67, 11 1	0	462								
	517	3	coef_probs_8x8 [0] [0] [3] [4] [0..2]	1, 41, 69	1, 41, 69	0	465								
	520	3	coef_probs_8x8 [0] [0] [3] [5] [0..2]	1, 14, 24	1, 14, 24	0	468								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 4 (INTE R)	8x 8 (K F)			8x8 8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	523	3	coef_probs_8x8 [0] [0] [4] [0] [0..2]	29, 176, 217	29, 17 6, 21 7	0	471								
	526	3	coef_probs_8x8 [0] [0] [4] [1] [0..2]	12, 145, 201	12, 14 5, 20 1	0	474								
	529	3	coef_probs_8x8 [0] [0] [4] [2] [0..2]	3, 101, 156	3, 10 1, 15 6	0	477								
	532	3	coef_probs_8x8 [0] [0] [4] [3] [0..2]	1, 69, 111	1, 69, 11 1	0	480								
	535	3	coef_probs_8x8 [0] [0] [4] [4] [0..2]	1, 39, 63	1, 39, 63	0	483								
	538	3	coef_probs_8x8 [0] [0] [4] [5] [0..2]	1, 14, 23	1, 14, 23	0	486								
	541	3	coef_probs_8x8 [0] [0] [5] [0] [0..2]	57, 192, 233	57, 19 2,	0	489								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
					23 3										
	544	3	coef_probs_8x8 [0] [0] [5] [1] [0..2]	25, 154, 215	25, 15 4, 21 5	0	492								
	547	3	coef_probs_8x8 [0] [0] [5] [2] [0..2]	6, 109, 167	6, 10 9, 16 7	0	495								
	550	3	coef_probs_8x8 [0] [0] [5] [3] [0..2]	3, 78, 118	3, 78, 11 8	0	498								
	553	3	coef_probs_8x8 [0] [0] [5] [4] [0..2]	1, 48, 69	1, 48, 69	0	501								
	556	3	coef_probs_8x8 [0] [0] [5] [5] [0..2]	1, 21, 29	1, 21, 29	0	504								
	559	3	coef_probs_8x8 [0] [1] [0] [0] [0..2]	202, 105, 245	20 2, 10 5, 24 5	0	507								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x	4x4	8x			4 (K F)	(INTE R)	8 (K F)	(INTE R)	16 (KF)	(INTE R)	32 (KF)
	562	3	coef_probs_8x8 [0] [1] [0] [1] [0..2]	108, 106, 216	10, 8, 10, 6, 21, 6	0	510									
	565	3	coef_probs_8x8 [0] [1] [0] [2] [0..2]	18, 90, 144	18, 90, 14, 4	0	513									
	568	3	coef_probs_8x8 [0] [1] [1] [0] [0..2]	33, 172, 219	33, 17, 2, 21, 9	0	516									
	571	3	coef_probs_8x8 [0] [1] [1] [1] [0..2]	64, 149, 206	64, 14, 9, 20, 6	0	519									
	574	3	coef_probs_8x8 [0] [1] [1] [2] [0..2]	14, 117, 177	14, 11, 7, 17, 7	0	522									
	577	3	coef_probs_8x8 [0] [1] [1] [3] [0..2]	5, 90, 141	5, 90, 14	0	525									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
					1										
	580	3	coef_probs_8x8 [0] [1] [1] [4] [0..2]	2, 61, 95	2, 61, 95	0	528								
	583	3	coef_probs_8x8 [0] [1] [1] [5] [0..2]	1, 37, 57	1, 37, 57	0	531								
	586	3	coef_probs_8x8 [0] [1] [2] [0] [0..2]	33, 179, 220	33, 17 9, 22 0	0	534								
	589	3	coef_probs_8x8 [0] [1] [2] [1] [0..2]	11, 140, 198	11, 14 0, 19 8	0	537								
	592	3	coef_probs_8x8 [0] [1] [2] [2] [0..2]	1, 89, 148	1, 89, 14 8	0	540								
	595	3	coef_probs_8x8 [0] [1] [2] [3] [0..2]	1, 60, 104	1, 60, 10 4	0	543								
	598	3	coef_probs_8x8 [0] [1] [2] [4]	1, 33, 57	1, 33,	0	546								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
			[0..2]		57											
	601	3	coef_probs_8x8 [0] [1] [2] [5] [0..2]	1, 12, 21	1, 12, 21	0	549									
	604	3	coef_probs_8x8 [0] [1] [3] [0] [0..2]	30, 181, 221	30, 18 1, 22 1	0	552									
	607	3	coef_probs_8x8 [0] [1] [3] [1] [0..2]	8, 141, 198	8, 14 1, 19 8	0	555									
	610	3	coef_probs_8x8 [0] [1] [3] [2] [0..2]	1, 87, 145	1, 87, 14 5	0	558									
	613	3	coef_probs_8x8 [0] [1] [3] [3] [0..2]	1, 58, 100	1, 58, 10 0	0	561									
	616	3	coef_probs_8x8 [0] [1] [3] [4] [0..2]	1, 31, 55	1, 31, 55	0	564									
	619	3	coef_probs_8x8 [0] [1] [3] [5]	1, 12, 20	1, 12,	0	567									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x	4x4	8x			4 (K F)	4x4 (INTE R)	8 (K F)	8x8 (INTE R)	16 (KF)	16x1 6 (INTE R)	32 (KF)	32x3 2 (INTE R)
			[0..2]		20					4 (K F)	4x4 (INTE R)	8 (K F)	8x8 (INTE R)	16 (KF)	16x1 6 (INTE R)	32 (KF)	32x3 2 (INTE R)
	622	3	coef_probs_8x8 [0] [1] [4] [0] [0..2]	32, 186, 224	32, 18 6, 22 4	0	570										
	625	3	coef_probs_8x8 [0] [1] [4] [1] [0..2]	7, 142, 198	7, 14 2, 19 8	0	573										
	628	3	coef_probs_8x8 [0] [1] [4] [2] [0..2]	1, 86, 143	1, 86, 14 3	0	576										
	631	3	coef_probs_8x8 [0] [1] [4] [3] [0..2]	1, 58, 100	1, 58, 10 0	0	579										
	634	3	coef_probs_8x8 [0] [1] [4] [4] [0..2]	1, 31, 55	1, 31, 55	0	582										
	637	3	coef_probs_8x8 [0] [1] [4] [5] [0..2]	1, 12, 22	1, 12, 22	0	585										
	640	3	coef_probs_8x8 [0] [1] [5] [0]	57, 192,	57, 19	0	588										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
			[0..2]	227	2, 22 7											
	643	3	coef_probs_8x8 [0] [1] [5] [1] [0..2]	20, 143, 204	20, 14 3, 20 4	0	591									
	646	3	coef_probs_8x8 [0] [1] [5] [2] [0..2]	3, 96, 154	3, 96, 15 4	0	594									
	649	3	coef_probs_8x8 [0] [1] [5] [3] [0..2]	1, 68, 112	1, 68, 11 2	0	597									
	652	3	coef_probs_8x8 [0] [1] [5] [4] [0..2]	1, 42, 69	1, 42, 69	0	600									
	655	3	coef_probs_8x8 [0] [1] [5] [5] [0..2]	1, 19, 32	1, 19, 32	0	603									
	658	3	coef_probs_8x8 [1] [0] [0] [0] [0..2]	212, 35, 215	21 2, 35, 21 5	0	606				0-287					

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 48, (INTE R)	8x 8 (K F)			8x8 10 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	661	3	coef_probs_8x8 [1] [0] [0] [1] [0..2]	113, 47, 169	11 3, 47, 16 9	0	609								
	664	3	coef_probs_8x8 [1] [0] [0] [2] [0..2]	29, 48, 105	29, 48, 10 5	0	612								
	667	3	coef_probs_8x8 [1] [0] [1] [0] [0..2]	74, 129, 203	74, 12 9, 20 3	0	615								
	670	3	coef_probs_8x8 [1] [0] [1] [1] [0..2]	106, 120, 203	10 6, 12 0, 20 3	0	618								
	673	3	coef_probs_8x8 [1] [0] [1] [2] [0..2]	49, 107, 178	49, 10 7, 17 8	0	621								
	676	3	coef_probs_8x8 [1] [0] [1] [3] [0..2]	19, 84, 144	19, 84, 14	0	624								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4	4x4	8x (K F)			4x (K F)	4x4 (INTE R)	8x (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)
					4											
	679	3	coef_probs_8x8 [1] [0] [1] [4] [0..2]	4, 50, 84	4, 50, 84	0	627									
	682	3	coef_probs_8x8 [1] [0] [1] [5] [0..2]	1, 15, 25	1, 15, 25	0	630									
	685	3	coef_probs_8x8 [1] [0] [2] [0] [0..2]	71, 172, 217	71, 17 2, 21 7	0	633									
	688	3	coef_probs_8x8 [1] [0] [2] [1] [0..2]	44, 141, 209	44, 14 1, 20 9	0	636									
	691	3	coef_probs_8x8 [1] [0] [2] [2] [0..2]	15, 102, 173	15, 10 2, 17 3	0	639									
	694	3	coef_probs_8x8 [1] [0] [2] [3] [0..2]	6, 76, 133	6, 76, 13 3	0	642									
	697	3	coef_probs_8x8	2, 51,	2,	0	645									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [0] [2] [4] [0..2]	89	51, 89										
	700	3	coef_probs_8x8 [1] [0] [2] [5] [0..2]	1, 24, 42	1, 24, 42	0	648								
	703	3	coef_probs_8x8 [1] [0] [3] [0] [0..2]	64, 185, 231	64, 18 5, 23 1	0	651								
	706	3	coef_probs_8x8 [1] [0] [3] [1] [0..2]	31, 148, 216	31, 14 8, 21 6	0	654								
	709	3	coef_probs_8x8 [1] [0] [3] [2] [0..2]	8, 103, 175	8, 10 3, 17 5	0	657								
	712	3	coef_probs_8x8 [1] [0] [3] [3] [0..2]	3, 74, 131	3, 74, 13 1	0	660								
	715	3	coef_probs_8x8 [1] [0] [3] [4] [0..2]	1, 46, 81	1, 46, 81	0	663								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 4x (INTE R)	8x 8 (K F)			8x8 8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	718	3	coef_probs_8x8 [1] [0] [3] [5] [0..2]	1, 18, 30	1, 18, 30	0	666								
	721	3	coef_probs_8x8 [1] [0] [4] [0] [0..2]	65, 196, 235	65, 19 6, 23 5	0	669								
	724	3	coef_probs_8x8 [1] [0] [4] [1] [0..2]	25, 157, 221	25, 15 7, 22 1	0	672								
	727	3	coef_probs_8x8 [1] [0] [4] [2] [0..2]	5, 105, 174	5, 10 5, 17 4	0	675								
	730	3	coef_probs_8x8 [1] [0] [4] [3] [0..2]	1, 67, 120	1, 67, 12 0	0	678								
	733	3	coef_probs_8x8 [1] [0] [4] [4] [0..2]	1, 38, 69	1, 38, 69	0	681								
	736	3	coef_probs_8x8 [1] [0] [4] [5] [0..2]	1, 15, 30	1, 15, 30	0	684								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	739	3	coef_probs_8x8 [1] [0] [5] [0] [0..2]	65, 204, 238	65, 20 4, 23 8	0	687								
	742	3	coef_probs_8x8 [1] [0] [5] [1] [0..2]	30, 156, 224	30, 15 6, 22 4	0	690								
	745	3	coef_probs_8x8 [1] [0] [5] [2] [0..2]	7, 107, 177	7, 10 7, 17 7	0	693								
	748	3	coef_probs_8x8 [1] [0] [5] [3] [0..2]	2, 70, 124	2, 70, 12 4	0	696								
	751	3	coef_probs_8x8 [1] [0] [5] [4] [0..2]	1, 42, 73	1, 42, 73	0	699								
	754	3	coef_probs_8x8 [1] [0] [5] [5] [0..2]	1, 18, 34	1, 18, 34	0	702								
	757	3	coef_probs_8x8 [1] [1] [0] [0] [0..2]	225, 86, 251	22 5, 86,	0	705								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 4, (INTE R)	8x 8 (K F)			8x8 8, (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
					25 1										
	760	3	coef_probs_8x8 [1] [1] [0] [1] [0..2]	144, 104, 235	14 4, 10 4, 23 5	0	708								
	763	3	coef_probs_8x8 [1] [1] [0] [2] [0..2]	42, 99, 181	42, 99, 18 1	0	711								
	766	3	coef_probs_8x8 [1] [1] [1] [0] [0..2]	85, 175, 239	85, 17 5, 23 9	0	714								
	769	3	coef_probs_8x8 [1] [1] [1] [1] [0..2]	112, 165, 229	11 2, 16 5, 22 9	0	717								
	772	3	coef_probs_8x8 [1] [1] [1] [2] [0..2]	29, 136, 200	29, 13 6, 20 0	0	720								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 4x (INTE R)	8x 8 (K F)	8x8 8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
	775	3	coef_probs_8x8 [1] [1] [1] [3] [0..2]	12, 103, 162	12, 10 3, 16 2	0	723											
	778	3	coef_probs_8x8 [1] [1] [1] [4] [0..2]	6, 77, 123	6, 77, 12 3	0	726											
	781	3	coef_probs_8x8 [1] [1] [1] [5] [0..2]	2, 53, 84	2, 53, 84	0	729											
	784	3	coef_probs_8x8 [1] [1] [2] [0] [0..2]	75, 183, 239	75, 18 3, 23 9	0	732											
	787	3	coef_probs_8x8 [1] [1] [2] [1] [0..2]	30, 155, 221	30, 15 5, 22 1	0	735											
	790	3	coef_probs_8x8 [1] [1] [2] [2] [0..2]	3, 106, 171	3, 10 6, 17 1	0	738											
	793	3	coef_probs_8x8	1, 74,	1,	0	741											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 44 (INTE R)	8x 8 (K F)			8x8 88 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [1] [2] [3] [0..2]	128	74, 12 8										
	796	3	coef_probs_8x8 [1] [1] [2] [4] [0..2]	1, 44, 76	1, 44, 76	0	744								
	799	3	coef_probs_8x8 [1] [1] [2] [5] [0..2]	1, 17, 28	1, 17, 28	0	747								
	802	3	coef_probs_8x8 [1] [1] [3] [0] [0..2]	73, 185, 240	73, 18 5, 24 0	0	750								
	805	3	coef_probs_8x8 [1] [1] [3] [1] [0..2]	27, 159, 222	27, 15 9, 22 2	0	753								
	808	3	coef_probs_8x8 [1] [1] [3] [2] [0..2]	2, 107, 172	2, 10 7, 17 2	0	756								
	811	3	coef_probs_8x8 [1] [1] [3] [3] [0..2]	1, 75, 127	1, 75, 12 7	0	759								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
	814	3	coef_probs_8x8 [1] [1] [3] [4] [0..2]	1, 42, 73	1, 42, 73	0	762											
	817	3	coef_probs_8x8 [1] [1] [3] [5] [0..2]	1, 17, 29	1, 17, 29	0	765											
	820	3	coef_probs_8x8 [1] [1] [4] [0] [0..2]	62, 190, 238	62, 19 0, 23 8	0	768											
	823	3	coef_probs_8x8 [1] [1] [4] [1] [0..2]	21, 159, 222	21, 15 9, 22 2	0	771											
	826	3	coef_probs_8x8 [1] [1] [4] [2] [0..2]	2, 107, 172	2, 10 7, 17 2	0	774											
	829	3	coef_probs_8x8 [1] [1] [4] [3] [0..2]	1, 72, 122	1, 72, 12 2	0	777											
	832	3	coef_probs_8x8 [1] [1] [4] [4] [0..2]	1, 40, 71	1, 40, 71	0	780											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	835	3	coef_probs_8x8 [1] [1] [4] [5] [0..2]	1, 18, 32	1, 18, 32	0	783								
	838	3	coef_probs_8x8 [1] [1] [5] [0] [0..2]	61, 199, 240	61, 19 9, 24 0	0	786								
	841	3	coef_probs_8x8 [1] [1] [5] [1] [0..2]	27, 161, 226	27, 16 1, 22 6	0	789								
	844	3	coef_probs_8x8 [1] [1] [5] [2] [0..2]	4, 113, 180	4, 11 3, 18 0	0	792								
	847	3	coef_probs_8x8 [1] [1] [5] [3] [0..2]	1, 76, 129	1, 76, 12 9	0	795								
	850	3	coef_probs_8x8 [1] [1] [5] [4] [0..2]	1, 46, 80	1, 46, 80	0	798								
	853	3	coef_probs_8x8 [1] [1] [5] [5] [0..2]	1, 23, 41	1, 23, 41	0	801								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
	856	3	coef_probs_16x16 [0] [0] [0] [0] [0..2]	7, 27, 153	7, 27, 15 3	0	804		107		0- 287				
	859	3	coef_probs_16x16 [0] [0] [0] [1] [0..2]	5, 30, 95	5, 30, 95	0	807								
	862	3	coef_probs_16x16 [0] [0] [0] [2] [0..2]	1, 16, 30	1, 16, 30	0	810								
	865	3	coef_probs_16x16 [0] [0] [1] [0] [0..2]	50, 75, 127	50, 75, 12 7	0	813								
	868	3	coef_probs_16x16 [0] [0] [1] [1] [0..2]	57, 75, 124	57, 75, 12 4	0	816								
	871	3	coef_probs_16x16 [0] [0] [1] [2] [0..2]	27, 67, 108	27, 67, 10 8	0	819								
	874	3	coef_probs_16x16 [0] [0] [1] [3] [0..2]	10, 54, 86	10, 54, 86	0	822								
	877	3	coef_probs_16x16 [0] [0] [1] [4]	1, 33, 52	1, 33,	0	825								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
			[0..2]		52										
	880	3	coef_probs_16x16 [0] [0] [1] [5] [0..2]	1, 12, 18	1, 12, 18	0	828								
	883	3	coef_probs_16x16 [0] [0] [2] [0] [0..2]	43, 125, 151	43, 12 5, 15 1	0	831								
	886	3	coef_probs_16x16 [0] [0] [2] [1] [0..2]	26, 108, 148	26, 10 8, 14 8	0	834								
	889	3	coef_probs_16x16 [0] [0] [2] [2] [0..2]	7, 83, 122	7, 83, 12 2	0	837								
	892	3	coef_probs_16x16 [0] [0] [2] [3] [0..2]	2, 59, 89	2, 59, 89	0	840								
	895	3	coef_probs_16x16 [0] [0] [2] [4] [0..2]	1, 38, 60	1, 38, 60	0	843								
	898	3	coef_probs_16x16 [0] [0] [2] [5] [0..2]	1, 17, 27	1, 17, 27	0	846								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
	901	3	coef_probs_16x16 [0] [0] [3] [0] [0..2]	23, 144, 163	23, 14 4, 16 3	0	849								
	904	3	coef_probs_16x16 [0] [0] [3] [1] [0..2]	13, 112, 154	13, 11 2, 15 4	0	852								
	907	3	coef_probs_16x16 [0] [0] [3] [2] [0..2]	2, 75, 117	2, 75, 11 7	0	855								
	910	3	coef_probs_16x16 [0] [0] [3] [3] [0..2]	1, 50, 81	1, 50, 81	0	858								
	913	3	coef_probs_16x16 [0] [0] [3] [4] [0..2]	1, 31, 51	1, 31, 51	0	861								
	916	3	coef_probs_16x16 [0] [0] [3] [5] [0..2]	1, 14, 23	1, 14, 23	0	864								
	919	3	coef_probs_16x16 [0] [0] [4] [0] [0..2]	18, 162, 185	18, 16 2, 18 5	0	867								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
	922	3	coef_probs_16x16 [0] [0] [4] [1] [0..2]	6, 123, 171	6, 12 3, 17 1	0	870									
	925	3	coef_probs_16x16 [0] [0] [4] [2] [0..2]	1, 78, 125	1, 78, 12 5	0	873									
	928	3	coef_probs_16x16 [0] [0] [4] [3] [0..2]	1, 51, 86	1, 51, 86	0	876									
	931	3	coef_probs_16x16 [0] [0] [4] [4] [0..2]	1, 31, 54	1, 31, 54	0	879									
	934	3	coef_probs_16x16 [0] [0] [4] [5] [0..2]	1, 14, 23	1, 14, 23	0	882									
	937	3	coef_probs_16x16 [0] [0] [5] [0] [0..2]	15, 199, 227	15, 19 9, 22 7	0	885									
	940	3	coef_probs_16x16 [0] [0] [5] [1] [0..2]	3, 150, 204	3, 15 0, 20 4	0	888									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
	943	3	coef_probs_16x16 [0] [0] [5] [2] [0..2]	1, 91, 146	1, 91, 14 6	0	891									
	946	3	coef_probs_16x16 [0] [0] [5] [3] [0..2]	1, 55, 95	1, 55, 95	0	894									
	949	3	coef_probs_16x16 [0] [0] [5] [4] [0..2]	1, 30, 53	1, 30, 53	0	897									
	952	3	coef_probs_16x16 [0] [0] [5] [5] [0..2]	1, 11, 20	1, 11, 20	0	900									
	955	3	coef_probs_16x16 [0] [1] [0] [0] [0..2]	19, 55, 240	19, 55, 24 0	0	903									
	958	3	coef_probs_16x16 [0] [1] [0] [1] [0..2]	19, 59, 196	19, 59, 19 6	0	906									
	961	3	coef_probs_16x16 [0] [1] [0] [2] [0..2]	3, 52, 105	3, 52, 10 5	0	909									
	964	3	coef_probs_16x16 [0] [1] [1] [0]	41, 166,	41, 16	0	912									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
			[0..2]	207	6, 20 7											
	967	3	coef_probs_16x16 [0] [1] [1] [1] [0..2]	104, 153, 199	10 4, 15 3, 19 9	0	915									
	970	3	coef_probs_16x16 [0] [1] [1] [2] [0..2]	31, 123, 181	31, 12 3, 18 1	0	918									
	973	3	coef_probs_16x16 [0] [1] [1] [3] [0..2]	14, 101, 152	14, 10 1, 15 2	0	921									
	976	3	coef_probs_16x16 [0] [1] [1] [4] [0..2]	5, 72, 106	5, 72, 10 6	0	924									
	979	3	coef_probs_16x16 [0] [1] [1] [5] [0..2]	1, 36, 52	1, 36, 52	0	927									
	982	3	coef_probs_16x16 [0] [1] [2] [0]	35, 176,	35, 17	0	930									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
			[0..2]	211	6, 21 1										
	985	3	coef_probs_16x16 [0] [1] [2] [1] [0..2]	12, 131, 190	12, 13 1, 19 0	0	933								
	988	3	coef_probs_16x16 [0] [1] [2] [2] [0..2]	2, 88, 144	2, 88, 14 4	0	936								
	991	3	coef_probs_16x16 [0] [1] [2] [3] [0..2]	1, 60, 101	1, 60, 10 1	0	939								
	994	3	coef_probs_16x16 [0] [1] [2] [4] [0..2]	1, 36, 60	1, 36, 60	0	942								
	997	3	coef_probs_16x16 [0] [1] [2] [5] [0..2]	1, 16, 28	1, 16, 28	0	945								
	1000	3	coef_probs_16x16 [0] [1] [3] [0] [0..2]	28, 183, 213	28, 18 3, 21 3	0	948								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
	1003	3	coef_probs_16x16 [0] [1] [3] [1] [0..2]	8, 134, 191	8, 13 4, 19 1	0	951									
	1006	3	coef_probs_16x16 [0] [1] [3] [2] [0..2]	1, 86, 142	1, 86, 14 2	0	954									
	1009	3	coef_probs_16x16 [0] [1] [3] [3] [0..2]	1, 56, 96	1, 56, 96	0	957									
	1012	3	coef_probs_16x16 [0] [1] [3] [4] [0..2]	1, 30, 53	1, 30, 53	0	960									
	1015	3	coef_probs_16x16 [0] [1] [3] [5] [0..2]	1, 12, 20	1, 12, 20	0	963									
	1018	3	coef_probs_16x16 [0] [1] [4] [0] [0..2]	20, 190, 215	20, 19 0, 21 5	0	966									
	1021	3	coef_probs_16x16 [0] [1] [4] [1] [0..2]	4, 135, 192	4, 13 5, 19 2	0	969									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
	1024	3	coef_probs_16x16 [0] [1] [4] [2] [0..2]	1, 84, 139	1, 84, 13 9	0	972								
	1027	3	coef_probs_16x16 [0] [1] [4] [3] [0..2]	1, 53, 91	1, 53, 91	0	975								
	1030	3	coef_probs_16x16 [0] [1] [4] [4] [0..2]	1, 28, 49	1, 28, 49	0	978								
	1033	3	coef_probs_16x16 [0] [1] [4] [5] [0..2]	1, 11, 20	1, 11, 20	0	981								
	1036	3	coef_probs_16x16 [0] [1] [5] [0] [0..2]	13, 196, 216	13, 19 6, 21 6	0	984								
	1039	3	coef_probs_16x16 [0] [1] [5] [1] [0..2]	2, 137, 192	2, 13 7, 19 2	0	987								
	1042	3	coef_probs_16x16 [0] [1] [5] [2] [0..2]	1, 86, 143	1, 86, 14 3	0	990								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
	1045	3	coef_probs_16x16 [0] [1] [5] [3] [0..2]	1, 57, 99	1, 57, 99	0	993									
	1048	3	coef_probs_16x16 [0] [1] [5] [4] [0..2]	1, 32, 56	1, 32, 56	0	996									
	1051	3	coef_probs_16x16 [0] [1] [5] [5] [0..2]	1, 13, 24	1, 13, 24	0	999									
	1054	3	coef_probs_16x16 [1] [0] [0] [0] [0..2]	211, 29, 217	21 1, 29, 21 7	0	100						0-287			
	1057	3	coef_probs_16x16 [1] [0] [0] [1] [0..2]	96, 47, 156	96, 47, 15 6	0	100	5								
	1060	3	coef_probs_16x16 [1] [0] [0] [2] [0..2]	22, 43, 87	22, 43, 87	0	100	8								
	1063	3	coef_probs_16x16 [1] [0] [1] [0] [0..2]	78, 120, 193	78, 12 0, 19 3	0	101	1								
	1066	3	coef_probs_16x16	111,	11	0	101									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [0] [1] [1] [0..2]	116, 186	1, 11 6, 18 6	4									
	1069	3	coef_probs_16x16 [1] [0] [1] [2] [0..2]	46, 102, 164	46, 10 2, 16 4	0	101 7								
	1072	3	coef_probs_16x16 [1] [0] [1] [3] [0..2]	15, 80, 128	15, 80, 12 8	0	102 0								
	1075	3	coef_probs_16x16 [1] [0] [1] [4] [0..2]	2, 49, 76	2, 49, 76	0	102 3								
	1078	3	coef_probs_16x16 [1] [0] [1] [5] [0..2]	1, 18, 28	1, 18, 28	0	102 6								
	1081	3	coef_probs_16x16 [1] [0] [2] [0] [0..2]	71, 161, 203	71, 16 1, 20 3	0	102 9								
	1084	3	coef_probs_16x16 [1] [0] [2] [1] [0..2]	42, 132, 192	42, 13 2,	0	103 2								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			16x 16 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
					19 2											
	1087	3	coef_probs_16x16 [1] [0] [2] [2] [0..2]	10, 98, 150	10, 98, 15 0	0	103 5									
	1090	3	coef_probs_16x16 [1] [0] [2] [3] [0..2]	3, 69, 109	3, 69, 10 9	0	103 8									
	1093	3	coef_probs_16x16 [1] [0] [2] [4] [0..2]	1, 44, 70	1, 44, 70	0	104 1									
	1096	3	coef_probs_16x16 [1] [0] [2] [5] [0..2]	1, 18, 29	1, 18, 29	0	104 4									
	1099	3	coef_probs_16x16 [1] [0] [3] [0] [0..2]	57, 186, 211	57, 18 6, 21 1	0	104 7									
	1102	3	coef_probs_16x16 [1] [0] [3] [1] [0..2]	30, 140, 196	30, 14 0, 19 6	0	105 0									
	1105	3	coef_probs_16x16	4, 93,	4,	0	105									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [0] [3] [2] [0..2]	146	93, 14 6		3								
	1108	3	coef_probs_16x16 [1] [0] [3] [3] [0..2]	1, 62, 102	1, 62, 10 2	0	105 6								
	1111	3	coef_probs_16x16 [1] [0] [3] [4] [0..2]	1, 38, 65	1, 38, 65	0	105 9								
	1114	3	coef_probs_16x16 [1] [0] [3] [5] [0..2]	1, 16, 27	1, 16, 27	0	106 2								
	1117	3	coef_probs_16x16 [1] [0] [4] [0] [0..2]	47, 199, 217	47, 19 9, 21 7	0	106 5								
	1120	3	coef_probs_16x16 [1] [0] [4] [1] [0..2]	14, 145, 196	14, 14 5, 19 6	0	106 8								
	1123	3	coef_probs_16x16 [1] [0] [4] [2] [0..2]	1, 88, 142	1, 88, 14 2	0	107 1								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	1126	3	coef_probs_16x16 [1] [0] [4] [3] [0..2]	1, 57, 98	1, 57, 98	0	107 4								
	1129	3	coef_probs_16x16 [1] [0] [4] [4] [0..2]	1, 36, 62	1, 36, 62	0	107 7								
	1132	3	coef_probs_16x16 [1] [0] [4] [5] [0..2]	1, 15, 26	1, 15, 26	0	108 0								
	1135	3	coef_probs_16x16 [1] [0] [5] [0] [0..2]	26, 219, 229	26, 21 9, 22 9	0	108 3								
	1138	3	coef_probs_16x16 [1] [0] [5] [1] [0..2]	5, 155, 207	5, 15 5, 20 7	0	108 6								
	1141	3	coef_probs_16x16 [1] [0] [5] [2] [0..2]	1, 94, 151	1, 94, 15 1	0	108 9								
	1144	3	coef_probs_16x16 [1] [0] [5] [3] [0..2]	1, 60, 104	1, 60, 10 4	0	109 2								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	1147	3	coef_probs_16x16 [1] [0] [5] [4] [0..2]	1, 36, 62	1, 36, 62	0	109 5								
	1150	3	coef_probs_16x16 [1] [0] [5] [5] [0..2]	1, 16, 28	1, 16, 28	0	109 8								
	1153	3	coef_probs_16x16 [1] [1] [0] [0] [0..2]	233, 29, 248	23 3, 29, 24 8	0	110 1								
	1156	3	coef_probs_16x16 [1] [1] [0] [1] [0..2]	146, 47, 220	14 6, 47, 22 0	0	110 4								
	1159	3	coef_probs_16x16 [1] [1] [0] [2] [0..2]	43, 52, 140	43, 52, 14 0	0	110 7								
	1162	3	coef_probs_16x16 [1] [1] [1] [0] [0..2]	100, 163, 232	10 0, 16 3, 23 2	0	111 0								
	1165	3	coef_probs_16x16 [1] [1] [1] [1]	179, 161,	17 9,	0	111 3								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..2]	222	16 1, 22 2										
	1168	3	coef_probs_16x16 [1] [1] [1] [2] [0..2]	63, 142, 204	63, 14 2, 20 4	0	111 6								
	1171	3	coef_probs_16x16 [1] [1] [1] [3] [0..2]	37, 113, 174	37, 11 3, 17 4	0	111 9								
	1174	3	coef_probs_16x16 [1] [1] [1] [4] [0..2]	26, 89, 137	26, 89, 13 7	0	112 2								
	1177	3	coef_probs_16x16 [1] [1] [1] [5] [0..2]	18, 68, 97	18, 68, 97	0	112 5								
	1180	3	coef_probs_16x16 [1] [1] [2] [0] [0..2]	85, 181, 230	85, 18 1, 23 0	0	112 8								
	1183	3	coef_probs_16x16 [1] [1] [2] [1]	32, 146,	32, 14	0	113 1								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..2]	209	6, 20 9										
	1186	3	coef_probs_16x16 [1] [1] [2] [2] [0..2]	7, 100, 164	7, 10 0, 16 4	0	113 4								
	1189	3	coef_probs_16x16 [1] [1] [2] [3] [0..2]	3, 71, 121	3, 71, 12 1	0	113 7								
	1192	3	coef_probs_16x16 [1] [1] [2] [4] [0..2]	1, 45, 77	1, 45, 77	0	114 0								
	1195	3	coef_probs_16x16 [1] [1] [2] [5] [0..2]	1, 18, 30	1, 18, 30	0	114 3								
	1198	3	coef_probs_16x16 [1] [1] [3] [0] [0..2]	65, 187, 230	65, 18 7, 23 0	0	114 6								
	1201	3	coef_probs_16x16 [1] [1] [3] [1] [0..2]	20, 148, 207	20, 14 8, 20 7	0	114 9								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)					
	1204	3	coef_probs_16x16 [1] [1] [3] [2] [0..2]	2, 97, 159	2, 97, 15 9	0	115 2											
	1207	3	coef_probs_16x16 [1] [1] [3] [3] [0..2]	1, 68, 116	1, 68, 11 6	0	115 5											
	1210	3	coef_probs_16x16 [1] [1] [3] [4] [0..2]	1, 40, 70	1, 40, 70	0	115 8											
	1213	3	coef_probs_16x16 [1] [1] [3] [5] [0..2]	1, 14, 29	1, 14, 29	0	116 1											
	1216	3	coef_probs_16x16 [1] [1] [4] [0] [0..2]	40, 194, 227	40, 19 4, 22 7	0	116 4											
	1219	3	coef_probs_16x16 [1] [1] [4] [1] [0..2]	8, 147, 204	8, 14 7, 20 4	0	116 7											
	1222	3	coef_probs_16x16 [1] [1] [4] [2] [0..2]	1, 94, 155	1, 94, 15 5	0	117 0											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	1225	3	coef_probs_16x16 [1] [1] [4] [3] [0..2]	1, 65, 112	1, 65, 11 2	0	117 3								
	1228	3	coef_probs_16x16 [1] [1] [4] [4] [0..2]	1, 39, 66	1, 39, 66	0	117 6								
	1231	3	coef_probs_16x16 [1] [1] [4] [5] [0..2]	1, 14, 26	1, 14, 26	0	117 9								
	1234	3	coef_probs_16x16 [1] [1] [5] [0] [0..2]	16, 208, 228	16, 20 8, 22 8	0	118 2								
	1237	3	coef_probs_16x16 [1] [1] [5] [1] [0..2]	3, 151, 207	3, 15 1, 20 7	0	118 5								
	1240	3	coef_probs_16x16 [1] [1] [5] [2] [0..2]	1, 98, 160	1, 98, 16 0	0	118 8								
	1243	3	coef_probs_16x16 [1] [1] [5] [3] [0..2]	1, 67, 117	1, 67, 11 7	0	119 1								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
	1246	3	coef_probs_16x16 [1] [1] [5] [4] [0..2]	1, 41, 74	1, 41, 74	0	119 4								
	1249	3	coef_probs_16x16 [1] [1] [5] [5] [0..2]	1, 17, 31	1, 17, 31	0	119 7								
	1252	3	coef_probs_32x32 [0] [0] [0] [0] [0..2]	17, 38, 140	17, 38, 14 0	0	120 0								0- 287
	1255	3	coef_probs_32x32 [0] [0] [0] [1] [0..2]	7, 34, 80	7, 34, 80	0	120 3								
	1258	3	coef_probs_32x32 [0] [0] [0] [2] [0..2]	1, 17, 29	1, 17, 29	0	120 6								
	1261	3	coef_probs_32x32 [0] [0] [1] [0] [0..2]	37, 75, 128	37, 75, 12 8	0	120 9								
	1264	3	coef_probs_32x32 [0] [0] [1] [1] [0..2]	41, 76, 128	41, 76, 12 8	0	121 2								
	1267	3	coef_probs_32x32 [0] [0] [1] [2] [0..2]	26, 66, 116	26, 66, 11	0	121 5								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
					6													
	1270	3	coef_probs_32x32 [0] [0] [1] [3] [0..2]	12, 52, 94	12, 52, 94	0	121 8											
	1273	3	coef_probs_32x32 [0] [0] [1] [4] [0..2]	2, 32, 55	2, 32, 55	0	122 1											
	1276	3	coef_probs_32x32 [0] [0] [1] [5] [0..2]	1, 10, 16	1, 10, 16	0	122 4											
	1279	3	coef_probs_32x32 [0] [0] [2] [0] [0..2]	50, 127, 154	50, 12 7, 15 4	0	122 7											
	1282	3	coef_probs_32x32 [0] [0] [2] [1] [0..2]	37, 109, 152	37, 10 9, 15 2	0	123 0											
	1285	3	coef_probs_32x32 [0] [0] [2] [2] [0..2]	16, 82, 121	16, 82, 12 1	0	123 3											
	1288	3	coef_probs_32x32 [0] [0] [2] [3] [0..2]	5, 59, 85	5, 59, 85	0	123 6											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
											4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1291	3	coef_probs_32x32 [0] [0] [2] [4] [0..2]	1, 35, 54	1, 35, 54	0	123	9										
	1294	3	coef_probs_32x32 [0] [0] [2] [5] [0..2]	1, 13, 20	1, 13, 20	0	124	2										
	1297	3	coef_probs_32x32 [0] [0] [3] [0] [0..2]	40, 142, 167	40, 14 2, 16 7	0	124	5										
	1300	3	coef_probs_32x32 [0] [0] [3] [1] [0..2]	17, 110, 157	17, 11 0, 15 7	0	124	8										
	1303	3	coef_probs_32x32 [0] [0] [3] [2] [0..2]	2, 71, 112	2, 71, 11 2	0	125	1										
	1306	3	coef_probs_32x32 [0] [0] [3] [3] [0..2]	1, 44, 72	1, 44, 72	0	125	4										
	1309	3	coef_probs_32x32 [0] [0] [3] [4] [0..2]	1, 27, 45	1, 27, 45	0	125	7										
	1312	3	coef_probs_32x32	1, 11,	1,	0	126											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0] [0] [3] [5] [0..2]	17	11, 17	0									
	1315	3	coef_probs_32x32 [0] [0] [4] [0] [0..2]	30, 175, 188	30, 17 5, 18 8	0 3	126								
	1318	3	coef_probs_32x32 [0] [0] [4] [1] [0..2]	9, 124, 169	9, 12 4, 16 9	0	126 6								
	1321	3	coef_probs_32x32 [0] [0] [4] [2] [0..2]	1, 74, 116	1, 74, 11 6	0	126 9								
	1324	3	coef_probs_32x32 [0] [0] [4] [3] [0..2]	1, 48, 78	1, 48, 78	0	127 2								
	1327	3	coef_probs_32x32 [0] [0] [4] [4] [0..2]	1, 30, 49	1, 30, 49	0	127 5								
	1330	3	coef_probs_32x32 [0] [0] [4] [5] [0..2]	1, 11, 18	1, 11, 18	0	127 8								
	1333	3	coef_probs_32x32 [0] [0] [5] [0]	10, 222,	10, 22	0	128 1								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..2]	223	2, 22 3										
	1336	3	coef_probs_32x32 [0] [0] [5] [1] [0..2]	2, 150, 194	2, 15 0, 19 4	0	128 4								
	1339	3	coef_probs_32x32 [0] [0] [5] [2] [0..2]	1, 83, 128	1, 83, 12 8	0	128 7								
	1342	3	coef_probs_32x32 [0] [0] [5] [3] [0..2]	1, 48, 79	1, 48, 79	0	129 0								
	1345	3	coef_probs_32x32 [0] [0] [5] [4] [0..2]	1, 27, 45	1, 27, 45	0	129 3								
	1348	3	coef_probs_32x32 [0] [0] [5] [5] [0..2]	1, 11, 17	1, 11, 17	0	129 6								
	1351	3	coef_probs_32x32 [0] [1] [0] [0] [0..2]	36, 41, 235	36, 41, 23 5	0	129 9								
	1354	3	coef_probs_32x32 [0] [1] [0] [1]	29, 36, 193	29, 36,	0	130 2								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..2]		19 3										
	1357	3	coef_probs_32x32 [0] [1] [0] [2] [0..2]	10, 27, 111	10, 27, 11 1	0 5	130								
	1360	3	coef_probs_32x32 [0] [1] [1] [0] [0..2]	85, 165, 222	85, 16 5, 22 2	0 8	130								
	1363	3	coef_probs_32x32 [0] [1] [1] [1] [0..2]	177, 162, 215	17 7, 16 2, 21 5	0 1	131								
	1366	3	coef_probs_32x32 [0] [1] [1] [2] [0..2]	110, 135, 195	11 0, 13 5, 19 5	0 4	131								
	1369	3	coef_probs_32x32 [0] [1] [1] [3] [0..2]	57, 113, 168	57, 11 3, 16 8	0 7	131								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1372	3	coef_probs_32x32 [0] [1] [1] [4] [0..2]	23, 83, 120	23, 83, 12 0	0	132 0											
	1375	3	coef_probs_32x32 [0] [1] [1] [5] [0..2]	10, 49, 61	10, 49, 61	0	132 3											
	1378	3	coef_probs_32x32 [0] [1] [2] [0] [0..2]	85, 190, 223	85, 19 0, 22 3	0	132 6											
	1381	3	coef_probs_32x32 [0] [1] [2] [1] [0..2]	36, 139, 200	36, 13 9, 20 0	0	132 9											
	1384	3	coef_probs_32x32 [0] [1] [2] [2] [0..2]	5, 90, 146	5, 90, 14 6	0	133 2											
	1387	3	coef_probs_32x32 [0] [1] [2] [3] [0..2]	1, 60, 103	1, 60, 10 3	0	133 5											
	1390	3	coef_probs_32x32 [0] [1] [2] [4] [0..2]	1, 38, 65	1, 38, 65	0	133 8											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
	1393	3	coef_probs_32x32 [0] [1] [2] [5] [0..2]	1, 18, 30	1, 18, 30	0	134 1											
	1396	3	coef_probs_32x32 [0] [1] [3] [0] [0..2]	72, 202, 223	72, 20 2, 22 3	0	134 4											
	1399	3	coef_probs_32x32 [0] [1] [3] [1] [0..2]	23, 141, 199	23, 14 1, 19 9	0	134 7											
	1402	3	coef_probs_32x32 [0] [1] [3] [2] [0..2]	2, 86, 140	2, 86, 14 0	0	135 0											
	1405	3	coef_probs_32x32 [0] [1] [3] [3] [0..2]	1, 56, 97	1, 56, 97	0	135 3											
	1408	3	coef_probs_32x32 [0] [1] [3] [4] [0..2]	1, 36, 61	1, 36, 61	0	135 6											
	1411	3	coef_probs_32x32 [0] [1] [3] [5] [0..2]	1, 16, 27	1, 16, 27	0	135 9											
	1414	3	coef_probs_32x32	55,	55,	0	136											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
			[0] [1] [4] [0] [0..2]	218, 225	21 8, 22 5	2												
1417	3	coef_probs_32x32 [0] [1] [4] [1] [0..2]	13, 145, 200	13, 14 5, 20 0	13 14 5, 20	0	136 5											
1420	3	coef_probs_32x32 [0] [1] [4] [2] [0..2]	1, 86, 141	1, 86, 14 1	1, 86, 14 1	0	136 8											
1423	3	coef_probs_32x32 [0] [1] [4] [3] [0..2]	1, 57, 99	1, 57, 99	1, 57, 99	0	137 1											
1426	3	coef_probs_32x32 [0] [1] [4] [4] [0..2]	1, 35, 61	1, 35, 61	1, 35, 61	0	137 4											
1429	3	coef_probs_32x32 [0] [1] [4] [5] [0..2]	1, 13, 22	1, 13, 22	1, 13, 22	0	137 7											
1432	3	coef_probs_32x32 [0] [1] [5] [0] [0..2]	15, 235, 212	15, 23 5, 21 2	15 23 5, 21 2	0	138 0											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1435	3	coef_probs_32x32 [0] [1] [5] [1] [0..2]	1, 132, 184	1, 13 2, 18 4	0	138 3											
	1438	3	coef_probs_32x32 [0] [1] [5] [2] [0..2]	1, 84, 139	1, 84, 13 9	0	138 6											
	1441	3	coef_probs_32x32 [0] [1] [5] [3] [0..2]	1, 57, 97	1, 57, 97	0	138 9											
	1444	3	coef_probs_32x32 [0] [1] [5] [4] [0..2]	1, 34, 56	1, 34, 56	0	139 2											
	1447	3	coef_probs_32x32 [0] [1] [5] [5] [0..2]	1, 14, 23	1, 14, 23	0	139 5											
	1450	3	coef_probs_32x32 [1] [0] [0] [0] [0..2]	181, 21, 201	18 1, 21, 20 1	0	139 8											0-287
	1453	3	coef_probs_32x32 [1] [0] [0] [1] [0..2]	61, 37, 123	61, 37, 12 3	0	140 1											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
	1456	3	coef_probs_32x32 [1] [0] [0] [2] [0..2]	10, 38, 71	10, 38, 71	0	140 4											
	1459	3	coef_probs_32x32 [1] [0] [1] [0] [0..2]	47, 106, 172	47, 10 6, 17 2	0	140 7											
	1462	3	coef_probs_32x32 [1] [0] [1] [1] [0..2]	95, 104, 173	95, 10 4, 17 3	0	141											
	1465	3	coef_probs_32x32 [1] [0] [1] [2] [0..2]	42, 93, 159	42, 93, 15 9	0	141 3											
	1468	3	coef_probs_32x32 [1] [0] [1] [3] [0..2]	18, 77, 131	18, 77, 13 1	0	141 6											
	1471	3	coef_probs_32x32 [1] [0] [1] [4] [0..2]	4, 50, 81	4, 50, 81	0	141 9											
	1474	3	coef_probs_32x32 [1] [0] [1] [5] [0..2]	1, 17, 23	1, 17, 23	0	142 2											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
	1477	3	coef_probs_32x32 [1] [0] [2] [0] [0..2]	62, 147, 199	62, 14 7, 19 9	0	142 5											
	1480	3	coef_probs_32x32 [1] [0] [2] [1] [0..2]	44, 130, 189	44, 13 0, 18 9	0	142 8											
	1483	3	coef_probs_32x32 [1] [0] [2] [2] [0..2]	28, 102, 154	28, 10 2, 15 4	0	143 1											
	1486	3	coef_probs_32x32 [1] [0] [2] [3] [0..2]	18, 75, 115	18, 75, 11 5	0	143 4											
	1489	3	coef_probs_32x32 [1] [0] [2] [4] [0..2]	2, 44, 65	2, 44, 65	0	143 7											
	1492	3	coef_probs_32x32 [1] [0] [2] [5] [0..2]	1, 12, 19	1, 12, 19	0	144 0											
	1495	3	coef_probs_32x32 [1] [0] [3] [0] [0..2]	55, 153, 210	55, 15 3,	0	144 3											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
					21 0										
	1498	3	coef_probs_32x32 [1] [0] [3] [1] [0..2]	24, 130, 194	24, 13 0, 19 4	0	144 6								
	1501	3	coef_probs_32x32 [1] [0] [3] [2] [0..2]	3, 93, 146	3, 93, 14 6	0	144 9								
	1504	3	coef_probs_32x32 [1] [0] [3] [3] [0..2]	1, 61, 97	1, 61, 97	0	145 2								
	1507	3	coef_probs_32x32 [1] [0] [3] [4] [0..2]	1, 31, 50	1, 31, 50	0	145 5								
	1510	3	coef_probs_32x32 [1] [0] [3] [5] [0..2]	1, 10, 16	1, 10, 16	0	145 8								
	1513	3	coef_probs_32x32 [1] [0] [4] [0] [0..2]	49, 186, 223	49, 18 6, 22 3	0	146 1								
	1516	3	coef_probs_32x32 [1] [0] [4] [1]	17, 148,	17, 14	0	146 4								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
			[0..2]	204	8, 20 4												
	1519	3	coef_probs_32x32 [1] [0] [4] [2] [0..2]	1, 96, 142	1, 96, 14 2	0	146 7										
	1522	3	coef_probs_32x32 [1] [0] [4] [3] [0..2]	1, 53, 83	1, 53, 83	0	147 0										
	1525	3	coef_probs_32x32 [1] [0] [4] [4] [0..2]	1, 26, 44	1, 26, 44	0	147 3										
	1528	3	coef_probs_32x32 [1] [0] [4] [5] [0..2]	1, 11, 17	1, 11, 17	0	147 6										
	1531	3	coef_probs_32x32 [1] [0] [5] [0] [0..2]	13, 217, 212	13, 21 7, 21 2	0	147 9										
	1534	3	coef_probs_32x32 [1] [0] [5] [1] [0..2]	2, 136, 180	2, 13 6, 18 0	0	148 2										
	1537	3	coef_probs_32x32	1, 78,	1,	0	148										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [0] [5] [2] [0..2]	124	78, 12 4		5								
	1540	3	coef_probs_32x32 [1] [0] [5] [3] [0..2]	1, 50, 83	1, 50, 83	0	148 8								
	1543	3	coef_probs_32x32 [1] [0] [5] [4] [0..2]	1, 29, 49	1, 29, 49	0	149 1								
	1546	3	coef_probs_32x32 [1] [0] [5] [5] [0..2]	1, 14, 23	1, 14, 23	0	149 4								
	1549	3	coef_probs_32x32 [1] [1] [0] [0] [0..2]	197, 13, 247	19 7, 13, 24 7	0	149 7								
	1552	3	coef_probs_32x32 [1] [1] [0] [1] [0..2]	82, 17, 222	82, 17, 22 2	0	150 0								
	1555	3	coef_probs_32x32 [1] [1] [0] [2] [0..2]	25, 17, 162	25, 17, 16 2	0	150 3								
	1558	3	coef_probs_32x32 [1] [1] [1] [0]	126, 186,	12 6,	0	150 6								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..2]	247	18 6, 24 7										
	1561	3	coef_probs_32x32 [1] [1] [1] [1] [0..2]	234, 191, 243	23 4, 19 1, 24 3	0	150 9								
	1564	3	coef_probs_32x32 [1] [1] [1] [2] [0..2]	176, 177, 234	17 6, 17 7, 23 4	0	151 2								
	1567	3	coef_probs_32x32 [1] [1] [1] [3] [0..2]	104, 158, 220	10 4, 15 8, 22 0	0	151 5								
	1570	3	coef_probs_32x32 [1] [1] [1] [4] [0..2]	66, 128, 186	66, 12 8, 18 6	0	151 8								
	1573	3	coef_probs_32x32	55, 90,	55,	0	152								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[1] [1] [1] [5] [0..2]	137	90, 13 7	1									
1576	3	coef_probs_32x32 [1] [1] [2] [0] [0..2]		111, 197, 242	11 1, 19 7, 24 2	0	152 4								
1579	3	coef_probs_32x32 [1] [1] [2] [1] [0..2]		46, 158, 219	46 15 8, 21 9	0	152 7								
1582	3	coef_probs_32x32 [1] [1] [2] [2] [0..2]		9, 104, 171	9, 10 4, 17 1	0	153 0								
1585	3	coef_probs_32x32 [1] [1] [2] [3] [0..2]		2, 65, 125	2, 65, 12 5	0	153 3								
1588	3	coef_probs_32x32 [1] [1] [2] [4] [0..2]		1, 44, 80	1, 44, 80	0	153 6								
1591	3	coef_probs_32x32 [1] [1] [2] [5]		1, 17, 91	1, 17,	0	153 9								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
			[0..2]		91													
	1594	3	coef_probs_32x32 [1] [1] [3] [0] [0..2]	104, 208, 245	10 4, 20 8, 24 5	0	154 2											
	1597	3	coef_probs_32x32 [1] [1] [3] [1] [0..2]	39, 168, 224	39, 16 8, 22 4	0	154 5											
	1600	3	coef_probs_32x32 [1] [1] [3] [2] [0..2]	3, 109, 162	3, 10 9, 16 2	0	154 8											
	1603	3	coef_probs_32x32 [1] [1] [3] [3] [0..2]	1, 79, 124	1, 79, 12 4	0	155 1											
	1606	3	coef_probs_32x32 [1] [1] [3] [4] [0..2]	1, 50, 102	1, 50, 10 2	0	155 4											
	1609	3	coef_probs_32x32 [1] [1] [3] [5] [0..2]	1, 43, 102	1, 43, 10	0	155 7											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
					2													
	1612	3	coef_probs_32x32 [1] [1] [4] [0] [0..2]	84, 220, 246	84, 22 0, 24 6	0	156 0											
	1615	3	coef_probs_32x32 [1] [1] [4] [1] [0..2]	31, 177, 231	31, 17 7, 23 1	0	156 3											
	1618	3	coef_probs_32x32 [1] [1] [4] [2] [0..2]	2, 115, 180	2, 11 5, 18 0	0	156 6											
	1621	3	coef_probs_32x32 [1] [1] [4] [3] [0..2]	1, 79, 134	1, 79, 13 4	0	156 9											
	1624	3	coef_probs_32x32 [1] [1] [4] [4] [0..2]	1, 55, 77	1, 55, 77	0	157 2											
	1627	3	coef_probs_32x32 [1] [1] [4] [5] [0..2]	1, 60, 79	1, 60, 79	0	157 5											
	1630	3	coef_probs_32x32	43,	43,	0	157											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
			[1] [1] [5] [0] [0..2]	243, 240	24 3, 24 0	8												
1633	3	coef_probs_32x32 [1] [1] [5] [1] [0..2]	8, 180, 217	8, 18 0, 21 7	0	158 1												
1636	3	coef_probs_32x32 [1] [1] [5] [2] [0..2]	1, 115, 166	1, 11 5, 16 6	0	158 4												
1639	3	coef_probs_32x32 [1] [1] [5] [3] [0..2]	1, 84, 121	1, 84, 12 1	0	158 7												
1642	3	coef_probs_32x32 [1] [1] [5] [4] [0..2]	1, 51, 67	1, 51, 67	0	159 0												
1645	3	coef_probs_32x32 [1] [1] [5] [5] [0..2]	1, 16, 6	1, 16, 6	0	159 3												
1648	16	DUMMY	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	0, 0, 0, 0,	16	159 6												

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT			State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 4x (INTE R)	8x 8 (K F)	8x8 8x (INTE R)	16x 16 (KF)	16x1 6 (INTE R)		32x 32 (KF)	32x3 2 (INTE R)						
				0, 0, 0, 0	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0														
CL aligned	1664	3	mbskip_probs [0..2]	192, 128, 64	19 2, 12 8, 64	0 6	159	12	208	MODE COUNTERS (Others)	18-23								
	1667	3	inter_mode_probs [0] [0..2]	0, 0, 0	2, 17 3, 34	0 9	159	15			24-51								
	1670	3	inter_mode_probs [1] [0..2]	0, 0, 0	7, 14 5, 85	0 2	160	18											
	1673	3	inter_mode_probs [2] [0..2]	0, 0, 0	7, 16 6, 63	0 5	160	21											

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1676	3	inter_mode_probs [3] [0..2]	0, 0, 0	7, 94, 66	0	160 8	24		52-63								
	1679	3	inter_mode_probs [4] [0..2]	0, 0, 0	8, 64, 46	0	161 1	27										
	1682	3	inter_mode_probs [5] [0..2]	0, 0, 0	17, 81, 31	0	161 4	30										
	1685	3	inter_mode_probs [6] [0..2]	0, 0, 0	25, 29, 30	0	161 7	33										
	1688	2	switchable_interp_probs [0] [0..1]	0, 0	23 5, 16 2	0	162 0	36										
	1690	2	switchable_interp_probs [1] [0..1]	0, 0	36, 25 5	0	162 2	38		64-71								
	1692	2	switchable_interp_probs [2] [0..1]	0, 0	34, 3	0	162 4	40										
	1694	2	switchable_interp_probs [3] [0..1]	0, 0	14 9, 14 4	0	162 6	42										
	1696	4	intra_inter_probs	0, 0, 0,	9,	0	162	44										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address					
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)	
			[0..3]	0	10 2, 18 7, 22 5	8									
	1700	5	comp_inter_probs [0..4]	0, 0, 0, 0, 0	23 9, 18 3, 11 9, 96, 41	0	163 2	48	72-81						
	1705	2	single_ref_probs [0] [0..1]	0, 0	33, 16	0	163 7	53	82- 101						
	1707	2	single_ref_probs [1] [0..1]	0, 0	77, 74	0	163 9	55							
	1709	2	single_ref_probs [2] [0..1]	0, 0	14 2, 14 2	0	164 1	57							
	1711	2	single_ref_probs [3] [0..1]	0, 0	17 2, 17 0	0	164 3	59							
	1713	2	single_ref_probs [4] [0..1]	0, 0	23 8,	0	164 5	61							

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
					24 7													
	1715	5	comp_ref_probs [0..4]	0, 0, 0, 0, 0	50, 12 6, 12 3, 22 1, 22 6	0 7	164	63		102- 111								
	1720	9	y_mode_probs [0] [0..8]	0, 0, 0, 0, 0, 0, 0, 0, 0	65, 32, 18, 14 4, 16 2, 19 4, 41, 51, 98	0 2	165	68		112- 151								
	1729	9	y_mode_probs [1] [0..8]	0, 0, 0, 0, 0, 0, 0, 0, 0	13 2, 68, 18, 16	0 1	166	77										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults		Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)			8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
					5, 21 7, 19 6, 45, 40, 78											
	1738	9	y_mode_probs [2] [0..8]	0, 0, 0, 0, 0, 0, 0, 0, 0	17 3, 80, 19, 17 6, 24 0, 19 3, 64, 35, 46	0 0 0	167 0	86								
	1747	9	y_mode_probs [3] [0..8]	0, 0, 0, 0, 0, 0, 0, 0, 0	22 1, 13 5, 38, 19 4, 24	0 0 9	167 9	95								

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address						
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)
				8, 12 1, 96, 85, 29													
	1756	3	partition_probs [0] [0..2]	158, 97, 94	19 9, 12 2, 14 1	0	168	10		152- 215							
	1759	3	partition_probs [1] [0..2]	93, 24, 99	14 7, 63, 15 9	0	169	10									
	1762	3	partition_probs [2] [0..2]	85, 119, 44	14 8, 13 3, 11 8	0	169	11									
	1765	3	partition_probs [3] [0..2]	62, 59, 67	12 1, 10 4, 11	0	169	11									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
					4													
	1768	3	partition_probs [4] [0..2]	149, 53, 53	17 4, 73, 87	0	170 0	11 6										
	1771	3	partition_probs [5] [0..2]	94, 20, 48	92, 41, 83	0	170 3	11 9										
	1774	3	partition_probs [6] [0..2]	83, 53, 24	82, 99, 50	0	170 6	12 2										
	1777	3	partition_probs [7] [0..2]	52, 18, 18	53, 39, 39	0	170 9	12 5										
	1780	3	partition_probs [8] [0..2]	150, 40, 39	17 7, 58, 59	0	171 2	12 8										
	1783	3	partition_probs [9] [0..2]	78, 12, 26	68, 26, 63	0	171 5	13 1										
	1786	3	partition_probs [10] [0..2]	67, 33, 11	52, 79, 25	0	171 8	13 4										
	1789	3	partition_probs [11] [0..2]	24, 7, 5	17, 14, 12	0	172 1	13 7										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1792	3	partition_probs [12] [0..2]	174, 35, 49	22 2, 34, 30	0 4	172 0	14 0		MV COUNTERS								
	1795	3	partition_probs [13] [0..2]	68, 11, 27	72, 16, 44	0 7	172 3	14 3										
	1798	3	partition_probs [14] [0..2]	57, 15, 9	58, 32, 12	0 0	173 0	14 6										
	1801	3	partition_probs [15] [0..2]	12, 3, 3	10, 7, 6	0 3	173 3	14 9										
	1804	3	mvc_joints [3]	?,:,?	?,:,? ?	0 6	173 2	15 2			216- 219							
	1807	1	mv_sign [0]	0	12 8	0 9	173 5	15 5			220- 221							
	1808	10	mv_classes [0] [0..9]	0, 0, 0, 0, 0, 0, 0, 0, 0, 0	22 4, 14 4, 19 2, 16 8, 19 2, 17 6,	0 0	174 0	15 6			222- 232							

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)				
					0													
	1829	1	mv_sign [1]	0	12 8	0 1	176 7	17										
	1830	10	mv_classes [1] [0..9]	0, 0, 0, 0, 0, 0, 0, 0, 0, 0	21 6, 12 8, 17 6, 16 0, 17 6, 17 6, 19 2, 19 8, 19 8, 20 8	0 2	176 2	17 8										
	1840	1	mv_class0 [1] [0..0]	0	20 8	0	177 2	18 8										
	1841	10	mv_bits [1] [0..9]	0, 0, 0, 0, 0, 0, 0, 0, 0,	13 6, 14	0	177 3	18 9										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults		Capture At DV_CNT		State count er EBB Addr ess	Coefficient counter EBB Address							
										4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
				0	0, 14 8, 16 0, 17 6, 19 2, 22 4, 23 4, 23 4, 24 0												
	1851	3	mv_class0_fp [0] [0] [0..2]	0, 0, 0	12 8, 12 8, 64	0	178 3 9	19 9	290- 297								
	1854	3	mv_class0_fp [0] [1] [0..2]	0, 0, 0	96, 11 2, 64	0	178 6 2	20 2	298- 301								
	1863	3	mv_fp [0] [0..2]	0, 0, 0	64, 96,	0	178 9 5	20 5									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
					64													
	1857	3	mv_class0_fp [1] [0] [0..2]	0, 0, 0	12 8, 12 8, 64	0	179 2	20 8		302- 309								
	1860	3	mv_class0_fp [1] [1] [0..2]	0, 0, 0	96, 11 2, 64	0	179 5	21 1		310- 313								
	1866	3	mv_fp [1] [0..2]	0, 0, 0	64, 96, 64	0	179 8	21 4		314- 315								
	1869	2	mv_class0_hp [0..1]	0, 0	16 0, 16 0	0	180 1	21 7		316- 317								
	1871	2	mv_hp [0..1]	0, 0	12 8, 12 8	0	180 3	21 9										
	1873	47	DUMMY	0, 0, 0, 0, 0, 0,	0, 0, 0, 0, 0, 0, 0, 0	47	180 5	22 1										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults		Capture At DV_CNT		State count er EBB Addr ess	Coefficient counter EBB Address							
										4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
					0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0												
CL aligned	1920	9	uv_mode_probs [0] [0..8]	144, 11, 54, 157, 195, 130, 46, 58, 108	12 0, 7, 76, 17 6, 20 8, 12 6, 28, 54, 10 3	0 5 1	180 22 240	MODE COUNTERS (Others)	318- 417								
	1929	9	uv_mode_probs [1] [0..8]	118, 15, 123, 148, 131,	48, 12, 15 4, 15	0 4	181 23 0										

Alignment	New Offset	# Bytes	Description	Keyframe defaults	Inter frame defaults		Capture At DV_CNT		State counter EBB Address	Coefficient counter EBB Address							
					4x4 (KF)	4x4 (INTE R)	8x8 (KF)	8x8 (INTE R)		16x16 (KF)	16x16 (INTE R)	32x32 (KF)	32x32 (INTE R)				
				101, 44, 93, 131	5, 13 9, 90, 34, 11 7, 11 9												
	1938	9	uv_mode_probs [2] [0..8]	113, 12, 23, 188, 226, 142, 26, 32, 125	67, 6, 25, 20 4, 24 3, 15 8, 13, 21, 96	0	182 3	23 9									
	1947	9	uv_mode_probs [3] [0..8]	120, 11, 50, 123, 163, 135, 64, 77, 103	97, 5, 44, 13 1, 17 6, 13	0	183 2	24 8									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults		Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)			8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)		
				9, 48, 68, 97												
	1956	9	uv_mode_probs [4] [0..8]	113, 9, 36, 155, 111, 157, 32, 44, 161	83, 5, 42, 15 6, 11 1, 15 2, 26, 49, 15 2	0 1 7	184 25									
	1965	9	uv_mode_probs [5] [0..8]	116, 9, 55, 176, 76, 96, 37, 61, 149	80, 5, 58, 17 8, 74, 83, 33, 62, 14 5	0 0	185 26									

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults				Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)			4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)	8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)
	1974	9	uv_mode_probs [6] [0..8]	115, 9, 28, 141, 161, 167, 21, 25, 193	86, 5, 32, 15 4, 19 2, 16 8, 14, 22, 16 3	0	185 9	27 5										
	1983	9	uv_mode_probs [7] [0..8]	120, 12, 32, 145, 195, 142, 32, 38, 86	85, 5, 32, 15 6, 21 6, 14 8, 19, 29, 73	0	186 8	28 4										
	1992	9	uv_mode_probs [8] [0..8]	116, 12, 64, 120, 140,	77, 7, 64, 11	0	187 7	29 3										

Alignm ent	New Offs et	# Byt es	Description	Keyfra me default s	Inter frame defaults			Capture At DV_CNT	State count er EBB Addr ess	Coefficient counter EBB Address							
					4x 4 (K F)	4x4 (INTE R)	8x 8 (K F)			8x8 (INTE R)	16x 16 (KF)	16x1 6 (INTE R)	32x 32 (KF)	32x3 2 (INTE R)			
				125, 49, 115, 121	6, 13 2, 12 2, 37, 12 6, 12 0												
	2001	9	uv_mode_probs [9] [0..8]	102, 19, 66, 162, 182, 122, 35, 59, 128	10 1, 21, 10 7, 18 1, 19 2, 10 3, 19, 67, 12 5	0 6	188 2	30									
	2010	7	seg_tree_probs [0..6]	255, 255, 255, 255,	25 5, 25 5,	0 5	189 1	31									



HEVC

Stream-in formats for creating compressed header

The following memory surfaces are input to PAK for Compressed Header coding

- i. Prob Diff Surface

In Probability Diff Surface, there are 1805 8-bit Probability Diffs. Each of them corresponding to a Probability Diff in Compressed Header syntax. Although, for a given compressed header, not all the Probability Diff would be coded (depends on update flag), Probability Diff Surface is fully populated with 1805 entries ($1805 \times 8 / 512 = 29$ cachelines). The 1805 8-bit Probability Diffs are expected to follow Compressed Header syntax order and fully packed.

- ii. Compressed Header Syntax Surface

Each of the Compressed header Coding element (described in (2)) is represented by a 4-bit field. These 4-bit fields follows Compressed Header Syntax. Each of the field has a valid, Bin_probDiff_select, Prob_Select, Bin as described in the table below.

	Description
Valid	Set to 1 if this is a valid Bin OR ProbabilityDiff field to code; Set to 0 to skip coding this field
Bin_ProbDiff_select	Set to 1 if Current field is a Bin (corresponding Prob, Bin are indicated by next 2 bits); Set to 0 if Current field is Probability Diff (probability diff to be coded is located in probability surface - ReMap)
Prob_Select	If current field is Bin, set to 1 if prob is 252; set to 0 if prob is 128
Bin	if current field is Bin, this is Bin value to be encoded

Compressed Header Syntax Surface is a fixed length surface. For syntax that should not be coded, valid bit should be set to 0. Total length of Compressed Header syntax Surface has 4033 Coding elements (16132 bits in 32 cachelines):

1805 Prob Diff and Prob Update flag

4 is_coeff_updated flag (per 4x4, 8x8, 16x16, 32x32)

5 control fields (MIN (tx_mode, ALLOW_32x32), tx_mode == TX_MODE_SELECT, use_compound_pred, use_hybrid_pred)

SB, CU/PU and TU Sizes – Encoder Only

CU/PU/TU Partitioning Configurations

SB size	CU size	min/max TU range
64x64	64x64	32x32..4x4
	32x32	32x32..4x4
	16x16	16x16..4x4
	8x8	8x8..4x4

PU Options for a Given CU

Current CU size	Possible CU sizes	Allowed CU/PU partition types.
64x64	64x64	2Nx2N, 2NxN, Nx2N
	32x32	2Nx2N, 2NxN, Nx2N
	16x16	2Nx2N, 2NxN, Nx2N
	8x8	2Nx2N, 2NxN, Nx2N, NxN

Allowed SB Size Encoder Only

The following table details the SB size allowed and the number of records per SB for the encoder.

Allowed SB Size – Encoder Only

SB Size Allowed	Number of Records per SB
64x64	64

Note: HW will support partial SBs within a frame boundary to a minimum CU8x8 granularity

HCP Commands



The HCP Commands specify the HEVC BSD object and PAK object level configuration.

HCP_BSD_OBJECT

HCP_PAK_OBJECT

HCP_PAK_INSERT_OBJECT

Multipass flow during BRC and SAO



Add baseQP+deltaQP if (non_first_pass +
 SAO_sencod_pass)==1)

CU and Slice level stat streamOut

Along with final bitstream, HLC writes out two statistics related streamout cachelines to the memory. Streamout0 cacheline is composed of 4 quarter cachelines, each containing information on CU skip flag, coding block flag for the TUs in a CU, residual/coefficient bit count for a CU, total bit count for CU, LCU exceed limit flag. A typical streamout0 cacheline, therefore, has information on statistics for 4 CUs and lcu exceed limit flag.

Streamout1 cacheline is composed of quarter cachelines., each quarter cacheline consisting of bit count of current slice.

Pak pipeline streamout enable bit, set by HCP_PIPE_MODE_SELECT command, enables or disables the streamout.

Streamout 0: Per CU Quarter Cacheline Format

Level	Field	Width	Cacheline	Comment
CU	CU Skip Flag	1	qcacheline[0]	Packed in Quarter Cacheline in CU format
LCU	LCU exceed limit	1	qcacheline[1]	Packed in Quarter Cacheline in CU format (valid in last CU of LCU)
	Reserved	14	qcacheline[15:2]	Reserved
CU	TU CBF Y/U/V	48	qcacheline[63:16]	Packed in Quarter Cacheline in CU format
CU	CU Coefficient Bit Count (Only residual)	18	qcacheline[81:64]	Packed in Quarter Cacheline in CU format
CU	CU Bit Count (all CU Syntax)	18	qcacheline[113:96]	Packed in Quarter Cacheline in CU format
	Reserved	14	qcacheline[127:114]	Reserved

Streamout 1: Per Slice Quarter Cacheline

Level	Field	Width	Cacheline	Comment
Slice	Slice Bit Count (slice header + data + tail)	32	cacheline[31:0]	
	Reserved	32	cacheline[63:32]	
	SlicePositionX[15:0]	16	cacheline[79:64]	
	SlicePositionY[15:0]	16	cacheline[95:80]	
	Reserved	32	cacheline[127:96]	

Definition of the CU Record Structure for Ext Interface – Encoder Only

The following table defines the CU record structure as indirect data to the PAK Object Command. Entries are DW based (4 bytes) and cache aligned. This memory surface is pointed to by the HCP Indirect CU Object Base Address in the HCP_IND_OBJ_BASE_ADDR_STATE Command.

CU Record Structure Definition

DWord	Bitfield	Field	Bits	Definition	Comments
0	1:0	cu_size	2	0: 8x8	
				1: 16x16	
				2: 32x32	
				3: 64x64	
	2	cu_pred_mode	1	0: Intra	For I slices, pred_mode is always 0.
				1: Inter	
	3	cu_transquant_bypass_flag	1		Note: HW ignores this bit for RhoDomain calculation so the statics will be slightly inaccurate.
	6:4	cu_part_mode	3	0: 2Nx2N	
				1: 2NxN (inter only)	
				2: Nx2N (inter only)	
				3: NxN (intra only)	only if CU size is 8x8
				4: 2NxhN (inter only)	
				5: hNx2N (inter only)	
	7	IPCM_enable	1	1: Enable IPCM 0: Disable IPCM	SKL+: MBZ Reserved Note: Supports 8bit pixel depth only
	10:8	intra_chroma_mode	3	0: DM	(use Luma mode, from block 0 if NxN)
				1: Reserved	(supposedly to be defined for LM mode)
				2: Planar	
				3: Vertical	
				4: Horizontal	
				5: DC	
	11	zero_out_coefficient	1	0: Do not force coefficients to zero 1: Force	If this bit is set to 1, HW will force coefficients to zero.

DWord	Bitfield	Field	Bits	Definition	Comments
				coefficients to zero	
	15:12	Reserved	5		
	22:16	cu_qp	7	in 7-bit	Valid range: 0 to 51 for 8bit mode -12 to 51 for 10bit mode <i>SKL+: diff_cu_qp_delta_depth = 0 (No QP change allowed at CU Level.</i> Only allow QP change across LCU, no change across CU for PAK only.
	23	cu_qp_sign	1	0:positive 1:negative	Indicates sign bit for QP. Must be zero for 8bit mode
	31:24	interpred_idc[3:0][1:0]	8	2 bits each 0: L0 1: L1 2: Bi 3: reserved	in Z-order interpred_idc[0][1:0] - block 0 = [25:24] interpred_idc[15][1:0] - block 15 = [31:30]
1	5:0	intra_mode[0][5:0]	6	final explicit luma mode. Valid values are 0..34.	1 per cu partition, and only active partitions have valid intra mode value
	7:6	Reserved	2		
	13:8	intra_mode[1][5:0]	6	final explicit luma mode. Valid values are 0..34.	
	15:14	Reserved	2		
	21:16	intra_mode[2][5:0]	6	final explicit luma mode. Valid values are 0..34.	
	23:22	Reserved	2		
	29:24	intra_mode[3][5:0]	6	final explicit luma mode. Valid values are 0..34.	
	31:30	Reserved	2		
2	15:0 31:16	mvx_l0[0][15:0] mvx_l0[1][15:0]	64	16-bit each	[0] in the least sig position in Z-order (1st index starts at LSB and goes up)
3	15:0 31:16	mvx_l0[2][15:0] mvx_l0[3][15:0]			
4	15:0 31:16	mvy_l0[0][15:0] mvy_l0[1][15:0]	64	16-bit each	in Z-order (1st index starts at LSB and goes up)
5	15:0	mvy_l0[2][15:0]			

DWord	Bitfield	Field	Bits	Definition	Comments
	31:16	mvy_I0[3][15:0]			
6	15:0	mvx_I1[0][15:0]	64	16-bit each	in Z-order (1st index starts at LSB and goes up)
	31:16	mvx_I1[1][15:0]			
7	15:0	mvx_I1[2][15:0]	64	16-bit each	in Z-order (1st index starts at LSB and goes up)
	31:16	mvx_I1[3][15:0]			
8	15:0	mvy_I1[0][15:0]	64	16-bit each	in Z-order (1st index starts at LSB and goes up)
	31:16	mvy_I1[1][15:0]			
9	15:0	mvy_I1[2][15:0]	64	16-bit each	in Z-order (1st index starts at LSB and goes up)
	31:16	mvy_I1[3][15:0]			
10	3:0 7:4 11:8 15:12	reserved[0] intra_chroma_mode1[2:0] reserved[0] intra_chroma_mode2[2:0] reserved[0] intra_chroma_mode3[2:0] reserved[3:0]		3-bits each	
10	3:0 7:4 11:8 15:12	ref_idx_I0[0][3:0] ref_idx_I0[1][3:0] ref_idx_I0[2][3:0] ref_idx_I0[3][3:0]	16	4-bit each	in Z-order (1st index starts at LSB and goes up)
	19:16 23:20 27:24 31:28	ref_idx_I1[0][3:0] ref_idx_I1[1][3:0] ref_idx_I1[2][3:0] ref_idx_I1[3][3:0]	16	4-bit each	Combined list is not supported in Z-order (1st index starts at LSB and goes up)
11		tu_size[15:0]	32	0: 4x4	in Z-order (1st index starts at LSB and goes up)
				1: 8x8	
				2: 16x16	
				3: 32x32	
12	15:0	tu_xform_Yskip[15:0]	16	0: TU transform skip flag for luma component is not set (normal transform) 1: TU transform skip flag for luma component is set	In Z-order (1st index starts at LSB and goes up). Populated for each TU even if transform skip is not supported for that particular TU size.
	27:16	Reserved			
	31:28	tu_countm1[3:0]	4	number of TU count per CU	Intel restriction max 16 TU per CU (however spec allows up to 256 TUs).

DWord	Bitfield	Field	Bits	Definition	Comments
				minus 1	If there is no TU inside a CU, it is indicated by cbf and skip flag.
13	15:0	tu_xform_Uskip[15:0]	16	0: TU transform skip flag for chroma cb component is not set (normal transform) 1: TU transform skip flag for chroma cb component is set	Indexed by tu_xform_Yskip index. Populated for each TU even if transform skip is not supported for that particular TU size. For the case where a 4x4 chroma TU is associated with a group of four 4x4 luma TUs the chroma cb transform skip is coded in the same position as the last 4x4 luma TU (the prior 3 indexed positions are skipped/ignored). For example an 8x8 CU with four 4x4 luma TUs would code the chroma cb TU transform skip flag as tu_xform_Uskip[3]. Restriction: For 422, 2 TUs for each Chroma correspond to 1 Luma TU share the same transformskip flag.
	31:16	tu_xform_Vskip[15:0]	16	0: TU transform skip flag for chroma cr component is not set (normal transform) 1: TU transform skip flag for chroma cr component is set	Indexing identical tu_xform_Uskip. Populated for each TU even if transform skip is not supported for that particular TU size.

Intel restriction max 16 TU per CU, max 256 TUs in a CU.

Max 64 CUs, and each CU record max is 1 cacheline 64 bytes in size (1 cacheline 64 bytes)

LCU, CU, TU, and PU Sizes – Encoder Only

LCU/CU Partitioning Configurations

LCU size	min CU size	CU Depth	Hierarchical Depth=CU Depth+1
64x64	64x64	0	1
	32x32	1	2
	16x16	2	3
	8x8	3	4
32x32	32x32	0	1
	16x16	1	2
	8x8	2	3
16x16	16x16	0	1
	8x8	1	2
8x8	8x8	X	Not allowed in spec

PU Options for a Given CU

Current CU size (leaf node)	min CU sizes (Pic State)	Allowed PU partition types.
64x64 (2Nx2N) Must be a LCU	64x64	Skip : 2Nx2N Intra : 2Nx2N, NxN Inter : 2Nx2N, 2NxN, Nx2N, NxN
	32x32	Skip : 2Nx2N Intra : 2Nx2N (no NxN defined in the spec.) Inter : 2Nx2N, 2NxN, Nx2N, 2Nx _n U, 2Nx _n D, nLx2N, nRx2N
	16x16	Skip : 2Nx2N Intra : 2Nx2N (no NxN defined in the spec.) Inter : 2Nx2N, 2NxN, Nx2N,

Current CU size (leaf node)	min CU sizes (Pic State)	Allowed PU partition types.
		2Nx n U, 2Nx n D, nLx2N, nRx2N
	8x8	Skip : 2Nx2N Intra : 2Nx2N (no NxN defined in the spec.) Inter : 2Nx2N, 2NxN, Nx2N, 2Nx n U, 2Nx n D, nLx2N, nRx2N
32x32 (2Nx2N) Can or is not a LCU	32x32	Skip : 2Nx2N Intra : 2Nx2N, NxN Inter : 2Nx2N, 2NxN, Nx2N, NxN
	16x16	Skip : 2Nx2N Intra : 2Nx2N Inter : 2Nx2N, 2NxN, Nx2N, 2Nx n U, 2Nx n D, nLx2N, nRx2N
	8x8	Skip : 2Nx2N Intra : 2Nx2N Inter : 2Nx2N, 2NxN, Nx2N, 2Nx n U, 2Nx n D, nLx2N, nRx2N
16x16 (2Nx2N) Can or is not a LCU	16x16	Skip : 2Nx2N Intra : 2Nx2N, NxN Inter : 2Nx2N, 2NxN, Nx2N, NxN

Current CU size (leaf node)	min CU sizes (Pic State)	Allowed PU partition types.
	8x8	Skip : 2Nx2N Intra : 2Nx2N Inter : 2Nx2N, 2NxN, Nx2N, 2NxN, 2NxN, nLx2N, nRx2N
8x8 (2Nx2N) Cannot be a LCU	8x8	Skip : 2Nx2N Intra : 2Nx2N and NxN Inter : 2Nx2N, 2NxN, Nx2N (both NxN and AMP are not allowed for 8x8 inter CU)

Note: In an 8x8 Inter CU NxN isn't allowed if the SPS parameter disable_inter_4x4 is 1. In Main profile currently this flag is always 1.

U.D, L and R (Up, Down, Left and Right)

n = $\frac{1}{4}$ or - .

TU Partitioning for a Given CU

CU size	TU size	TU Depth	Max Depth=TU Depth+1	PAK supported TU sizes and corresponding number of TUs in CU
64x64	64x64	0	1	no 64x64 transform, so automatically breakdown into 4 32x32 TUs.
	32x32	1	2	number of TUs in CU = 4
	16x16	2	3	number of TUs in CU = 16
	8x8	3	4	this configuration is currently not supported.
	4x4	4	5	this configuration is currently not supported.
32x32	32x32	0	1	number of TUs in CU = 1
	16x16	1	2	number of TUs in CU = 4
	8x8	2	3	number of TUs in CU = 16
	4x4	3	4	this configuration is currently not supported.
16x16	16x16	0	1	number of TUs in CU = 1
	8x8	1	2	number of TUs in CU = 4

CU size	TU size	TU Depth	Max Depth=TU Depth+1	PAK supported TU sizes and corresponding number of TUs in CU
	4x4	2	3	number of TUs in CU = 16
8x8	8x8	0	1	number of TUs in CU = 1
	4x4	1	2	number of TUs in CU = 4

The actual level of partitioning is governed by

- MaxTUSize and MinTUSize in Pic State.
- max_transform_hierarchy_depth_inter <= 2 (intel restriction) DW4 bit 3:2 Pic State
- max_transform_hierarchy_depth_intra <= 2 (intel restriction) DW4 bit 1:0 Pic State

Allowed LCU Size – Encoder Only

The following table details the LCU size allowed and the number of records per LCU for the encoder.

LCU Size Allowed	Fixed Number of Records per LCU
64x64	64
32x32	16
16x16	4

HEVC Error Concealment

The HCP implements an error concealment policy, which is always enabled and cannot be disabled. The objective is that the HCP will always complete a frame/field workload by either decoding the bit stream normally until it finishes the workload or by concealing blocks until the slice or workload is completed. It should never be allowed to hang.

Error concealment, implemented by the HCP hardware, is configured for each slice in the HCP_BSD_OBJECT command. The following information in the HCP_BSD_OBJECT command is utilized for error concealment.

- **SliceStartCtbY, SliceStartCtbX:** The current slice position specified in Ctb coordinates.
- **NextSliceStartCtbY, NextSliceStartCtbX:** The next slice position specified in Ctb coordinates. If the current slice is the last slice in the picture, the next slice values are set to (0,0).
- **LastSliceofPic:** Indicates that the current slice is the last slice in the picture.
- **slice_type:** Indicates the picture type: I, P or B.


The host software will remove all extra slices in the picture. The HCP will not be given a workload that includes extra slices beyond the picture. The last slice in the picture will always be marked by the host software.

The host software will remove any overlapping slices in the picture. The HCP will not be given a workload that includes overlapping slices in the picture.

A HCP_BSD_OBJECT command will include the current slice position and the next slice position. For non-errored streams, it is guaranteed that the slice bit stream will be decoded by the HCP starting from the


current slice position through to the Ctb (inclusive) adjacent to the Ctb indicated by the next slice position. *HEVC Error Concealment* illustrates the example of a non-errored stream decode starting with XXX.

HEVC Slice Decode for Non-errored Stream Cases



For error stream cases where the next slice position does not align itself with the last successfully decoded Ctb in the current slice, the HCP will conceal Ctbs from the last decoded Ctb in the current slice through to the last Ctb prior to the Ctb indicated by the next slice position. If the error occurs such that the current decoded Ctb cannot be decoded, the HCP will ensure that the current Ctb is written out by any means before writing out concealed Ctbs for the remaining Ctbs in the current slice. In the case of the last slice in a picture, the HCP will conceal Ctbs from the last decoded Ctb in the current slice through to the last Ctb position in the picture indicated by the resolution of the picture in the HCP_PICT_STATE command. *HEVC Error Concealment* illustrates the case described.

HEVC Slice Decode for Missing Blocks in a Slice



Since the host software removes overlapping slices, the next slice position will never be equal to or less than the current slice position.

A concealed Ctb for an I-slice is constructed by the HCP specifying the Intra_Planar prediction mode for the Ctb.

A concealed Ctb for a P-slice is constructed by the HCP specifying the skip_flag.

A concealed Ctb for a B-slice is constructed by the HCP specifying the skip_flag.

HEVC Register Definitions

The Message Channel Interface is a read-only bus used to access the HCP status registers. All registers are 32 bits where reserved bits return a value of zero and subtractive-decode is used to return 0x0000 for all register holes. The Unit ID is 28h. For HCP, the address range is 0x0001E900h to 0001E9FFh.

Register Attributes Description

Host Register Attributes gives the defined register tags and their description.

Host Register Attributes

Tag	Name	Description
R/W	Read/Write	Bit is read and writeable.
R/SW	Read/Special Write	Bit is readable. Write is only allowed once after a reset.
RO	Read Only	Bit is only readable, but writes have no effects.
WO	Write Only	Bit is only writeable, reads return zeros.
RV	Reserved	Bit is reserved and not visible. Reads will return 0, and writes have no effect.
NA	Not Accessible	This bit is not accessible.

HCP Decoder Register Map

This documents all HEVC Decoder MMIO Registers.

HCP Decoder Register Descriptions

The HCP implements the following MMIO registers. A description of the register including its address and DWord descriptions are provided.

HCP Picture Checksum cIdx0

HCP Picture Checksum cIdx1

HCP Picture Checksum cIdx2

HCP Encoder Register Map

These are MMIO register definitions for encoder.

HCP Encoder Register Descriptions

HCP_FRAME_PERFORMANCE_CT - HCP Frame Performance Count

HCP_LAT_CT1 - HCP Memory Latency Count1

HCP_LAT_CT2 - HCP Memory Latency Count2

HCP_LAT_CT3 - HCP Memory Latency Count3

HCP_LAT_CT4 - HCP Memory Latency Count4

HCP_LAT_CT5 - HCP Memory Latency Count5

HCP_LAT_CT6 - HCP Memory Latency Count

HCP_BIN_CT - HCP Frame BitStream BIN Count

HCP_READ_CT - HCP Frame Motion Comp Read Count

HCP_MISS_CT - HCP Frame Motion Comp Miss Count

HCP_BITSTREAMSE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only

HCP_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register

HCP_CABAC_INSERTION_COUNT - Reported Bitstream Output CABAC Insertion Count

HCP_MINSIZE_PADDING_COUNT - Bitstream Output Minimal Size Padding Count Report Register

HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control

HCP_QP_STATUS_COUNT - HCP Qp Status Count

HCP_UNIT_DONE - HCP Unit Done

HCP_IMAGE_STATUS_MASK - HCP Image Status Mask

Acronyms and Applicable Standards

Acronyms and Abbreviations

The table below defines acronyms and abbreviations used in this document.

Acronyms

Acronym	Meaning
AAC	Advanced Audio Coding — part of the MPEG specification, AAC is the latest development in audio compression. It provides higher-quality audio reproduction than MPEG-1 Layer 3 (MP3), while requiring nearly 50% less data. It is defined in ISO/IEC 13818-7.
ADSL	Asymmetrical Digital Subscriber Line — an asymmetrical DSL technology that takes advantage of the one-way nature of most multimedia communication, and provides much faster data rates for downstream (to the subscriber) than the upstream.
API	Application Programming Interface — a set of routines used by an application program to request and carry out low-level services performed by the operating system.
ARGB	Alpha Red Green Blue — color channel components.
ARIB	Association of Radio Industries and Business — designated by the Ministry of Public Management, Home Affairs, Posts and Telecommunications (MPHPT) in Japan. ARIB members include broadcasters, radio equipment manufacturers, telecommunication operators, and related organizations.
ASP	Advanced Simple Profile – MPEG4-2
ATSC	ATSC Advanced Television Systems Committee – an organization in US that establishes and promotes technical standards for advanced television systems, such as digital television (DTV).
BDU	Bit-stream Data Unit
BIST	Built In Self Test

Acronym	Meaning
BPP	Bits Per Pixel
BSD	Byte Stream Decoder
CA, CAM	Conditional Access, Conditional Access Module – the removable descrambling module implemented in digital cable or satellite television system. The data flows through the module, which can have any proprietary scrambling algorithm implemented, yet maintaining system interface compatibility. The CAMs are usually provided by the operators in the TV network.
CPU	Central Processing Unit
DAA	Direct Access Arrangement
DAC	Digital-to-Analog Converter
DDA	Digital Difference Analyzer
DDS	Direct Digital Synthesizer
DPB	Decoded Picture Buffer. This buffer holds the decoded pictures for reference and for output along with the currently decoding picture. This differs from the DPB in the standard, which only holds the decoded pictures for reference.
DVB	Digital Video Broadcasting — a set of open worldwide standards that define digital broadcasting using existing satellite, cable, and terrestrial infrastructures. It uses MPEG-2 specification as a universal foundation and expands it with DVB data structures and processes DVB-compliant digital broadcasting and equipment is widely available to consumers and is indicated with the DVB logo.
DVB-S	Satellite television DVB standards, based on QPSK and 8-DPSK modulation.
DVB-T	Terrestrial television DVB standards, based on 2k and 8k OFDM modulation.
DVD	Digital Versatile Disc
DVD-R	Recordable DVD. Since different disk formats are currently in use, including DVD-R,DVD+R, they are collectively mentioned as DVD-R in this document
DVI	Digital Visual Interface standard (EIA/CEA-861A). The standard defines a method for sending digital video signals over DVI and OpenLDI interface specifications. The standard is fully backward compatible with earlier DVI standards. New features include carrying auxiliary video information, such as aspect ratio and native video format information.
DVO	Digital Video Output - the parallel, low voltage signaling interface defined for Intel® video chipsets
DSL xDSL	Digital Subscriber Line – transmission of data over copper telephone lines capable of bringing high-bandwidth to subscribers. Many flavors of DSL are currently in use, which are collectively called xDSL throughout the document.
DSP	Digital Signal Processor
DST	Destination
DWord	A 32-bit word
ES	Elementary Streams — the raw output of an encoder, containing only what is necessary for a decoder to approximate the original picture or audio.
FIFO	First in First Out
FIR	Finite Impulse Response
FPU	Floating Point Unit
FW	Firmware running on the decoder controller, as used in Volume 4 of the <i>Olo River Plus Silicon EAS</i>

Acronym	Meaning
IDR	Instantaneous Decoding Refresh
IEEE 1394 1394	IEEE 1394 or iLink* or FireWire* An IEEE electronics industry standard for connecting multimedia and computing Up to 63 devices can be attached to your PC via a single plug-and-socket connection.
IEEE 802.11 802.11	The Institute for Electronics and Electrical Engineers (IEEE) wireless network specification. 802.11g and 802.11a networks can transmit payload at the rates in excess 34Mbits/s and allow for the wireless transmission at distances from several dozen to several hundred feet indoors.
IF	Intermediate Frequency — the fixed, relatively low-frequency carrier to which current programs are ported by the tuner.
GMCH	Graphics and Memory Control Hub — a chip that connects the IA processor to memory and other components in PC.
HDD	Hard Disk Drive — magnetic mass storage device used in media centers for audiovisual program recording.
HDMI	High Definition Multimedia Interface (HDMI). This interface is used between any audio/video source, such as a set-top box, DVD player, or A/V receiver, and an audio or video monitor, such as a DTV. HDMI supports standard, enhanced or high-definition video, plus multi-channel digital audio on a single cable. The format transmits all ATSC HDTV standards and supports eight-channel digital audio (at up to a 192kHz sampling rate), with bandwidth to spare for future enhancements.
HDTV	High-Definition Television — HDTV specifically refers to the highest-resolution formats of the 18 total DTV formats, true HDTV is generally considered to be 1,080-line interlaced (1080i) or 720-line progressive (720p).
HSR	Hidden Surface Removal
HW	Hardware
I/F	Interface
IEEE	IEEE 32-bit Floating Point number format representation
ISP	Image Synthesis Processor — A collective term to describe all components of the hidden surface removal operation within the PowerVR architecture.
LOD	Level Of Detail — used in texturing calculations.
LSB	Least Significant Bit
LUT	Look-up table
MBAFF	Block Adaptive Field Frame mode
MFD	Multi-Format Decoder
MMU	Memory Management Unit
MMMC	Multi-port, Multi-channel Memory Controller
MSA	Intel Micro Signal Architecture — microprocessor architecture combining the features of microcontroller and digital signal processor. MSA is used here as a synonym of the processor core used in Olo River Plus
MSB	Most Significant Bit
MPEG	Motion Picture Experts Group – Organization that develops standards for digital video and digital audio compression.
MPR	Inter Prediction Module

Acronym	Meaning
NAL	Network Abstraction Layer
NAL unit	Syntax structure in a H.264 stream
NTSC	National Television System Committee, North American 525-line analog broadcast TV standard.
NIM	Network Interface Module – the integrated tuner and digital demodulator in the (satellite) TV systems. The DVB NIMs output MPEG transport stream.
NOP	No operation
OEM	Original Equipment Manufacturer
OGL/OpenGL	Open GL application programming interface
PAL	Phase Alternation Line - TV standard used in Europe. PAL uses 625 lines per frame, a 25 frames per second update rate and YUV color encoding. The number of visible pixels for PAL video is 768 x 576.
PCI	Peripheral Component Interconnect bus, a bi-directional bus defined in PCI 2.x specification
PES	Packetized Elementary Streams — packetized streams are the ES streams arranged in data packets with PES header starting every packet. The syntax of the ES and PES is defined in MPEG. See definition for ES.
PIP	Picture In Picture display mode
POD	Point of Deployment conditional access module — the removable conditional access module defined in the OpenCable* specification in US.
PPS	Picture Parameter set
PTS	Presentation time stamp
PVR	Personal Video Recorder, also PDR or personal digital recorder — an interactive TV-recording device that records programs in digital format and allows users to search for/record shows based on type (for instance all basketball games or all episodes of a particular program). Users can also pause, rewind, stop, or fast-forward live programs with only a small time lag.
PWL	Piece-wise Linear
PXD	Pixel Decoder Module
RF	Radio Frequency – usually, modulated carriers which can be directly received by the tuners of TVs or radio receivers
RISC	Reduced Instruction Set Computer
RHW	Reciprocal Homogenous W — W is a 3-D coordinate representation like X Y Z
RSB	Row Store Buffer
RTL	Register Transfer Language/Level
SEI	Supplementary Enhancement Information
SIF	Semaphore Interface Module
SIMD	Single Instruction Multiple Data
SMPTE	Society of Motion Picture and Television Engineers
SOC	System on chip
SP	Simple Profile – MPEG4-2
SPS	Sequence Parameter set

Acronym	Meaning
SRC	Source
SDTV	Standard-Definition Television — a digital television system that is similar to current analog TV standards in picture resolution and aspect ratio. Typical SDTV resolution is 480i or 480p.
STB	Set Top Box — a device that effectively turns a television set into an interactive Internet device and/or allows the television to receive and decode digital television (DTV) broadcasts.
TA	Tile Accelerator
TS	MPEG-2 Transport Stream — a sequence of 188-byte packets carrying the multi-program audiovisual data
TSP	Texture Shading Processor — a collective term to describe all components of the texture, shading and pixel blending operations within the PowerVR architecture.
VCL	Video Coded Layer
VCXO	Voltage Controlled Crystal Oscillator
VGP/ VGP Lite	Vertex Geometry Processor
VLC	Variable length coded. This refers to the collection of coding techniques that are used in VC1, and include CABAC, CAVLC and Exp-Golomb.
VOL	Video Object Layer
VOP	Video Object Plane
WAN	Wide Area Network
WSS	Wide Screen Signaling
XDS	Extended Data Services — data services sending data in line 21/283 of the analog NTSC TV signal
XSI	Intel® XScale® System Interconnect
X, Y, Z, W	3-D coordinate representations
YUV	YUV texture format, primarily for video formats