



# Intel<sup>®</sup> OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 3: Graphics Core<sup>™</sup> – Memory Interface and Commands for the Render Engine (Ivy Bridge)

For the 2012 Intel<sup>®</sup> Core<sup>™</sup> Processor Family

May 2012

Revision 1.0

**NOTICE:**

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



## Creative Commons License

**You are free to Share** — to copy, distribute, display, and perform the work

**Under the following conditions:**

**Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

**No Derivative Works.** You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

**Copyright © 2012, Intel Corporation. All rights reserved.**



# Contents

<b>1. Render Engine Command Streamer</b> .....	<b>4</b>
1.1 Registers in Render Engine .....	4
1.1.1 Introduction .....	4
1.1.2 Outstanding Memory Requests Modulation Counters .....	6
1.1.3 Registers Used for Priority Field in Programmable Arbitration.....	9
1.1.4 Registers Used in Programmable Arbitration .....	12
1.1.5 Virtual Memory Control.....	29
1.1.6 GFX TLB In Use Virtual Address Registers .....	34
1.1.7 GFX Pending TLB Cycles Information Registers .....	39
1.1.8 Configuration Registers for Graphic Arbiter .....	45
1.1.9 Context Save Registers .....	47
1.1.10 Mode and Misc Ctrl Registers .....	54
1.1.11 RINGBUF — Ring Buffer Registers .....	75
1.1.12 Watchdog Timer Registers .....	81
1.1.13 Interrupt Control Registers .....	83
1.1.14 Logical Context Support .....	89
1.1.15 Pipelines Statistics Counter Registers .....	101
1.1.16 Predicate Render Registers .....	110
1.1.17 AUTO_DRAW Registers .....	112
1.1.18 MMIO Registers for GPGPU Indirect Dispatch .....	114
1.1.19 Memory Interface Registers .....	117
1.2 Memory Interface Commands for Rendering Engine .....	166
1.2.1 Introduction .....	166
1.2.2 Software Synchronization Commands .....	166
1.2.3 MI_ARB_CHECK.....	167
1.2.4 MI_ARB_ON_OFF.....	167
1.2.5 MI_BATCH_BUFFER_END .....	168
1.2.6 MI_CONDITIONAL_BATCH_BUFFER_END.....	168
1.2.7 MI_BATCH_BUFFER_START (Render).....	169
1.2.8 MI_CLFLUSH .....	173
1.2.9 MI_DISPLAY_FLIP.....	174
1.2.10 MI_FLUSH .....	176
1.2.11 MI_LOAD_REGISTER_IMM .....	178
1.2.12 MI_NOOP .....	180
1.2.13 Surface Probing.....	180
1.2.14 MI_REPORT_HEAD.....	180
1.2.15 MI_SEMAPHORE_MBOX .....	181
1.2.16 MI_SET_CONTEXT .....	184
1.2.17 MI_STORE_DATA_IMM.....	186
1.2.18 MI_STORE_DATA_INDEX.....	187
1.2.19 MI_STORE_REGISTER_MEM .....	189
1.2.20 MI_SUSPEND_FLUSH .....	190
1.2.21 MI_UPDATE_GTT.....	191
1.2.22 MI_USER_INTERRUPT .....	192
1.2.23 MI_WAIT_FOR_EVENT .....	193
1.2.24 MI_LOAD_REGISTER_MEM.....	196
1.2.25 MI_URB_CLEAR .....	197
1.2.26 MI_PREDICATE .....	199
1.2.27 MI_TOPOLOGY_FILTER .....	201



# 1. Render Engine Command Streamer

## 1.1 Registers in Render Engine

### 1.1.1 Introduction

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the *Memory Interface Functions*, *Memory Interface Instructions*, and *Programming Environment* chapters.

The registers detailed in this chapter are used across the family of products and are extensions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.

#### 1.1.1.1 ARB\_MODE – Arbiter Mode Control register

<b>ARB_MODE - Arbiter Mode Control register</b>		
Register Space: MMIO: 0/2/0		
Source: RenderCS		
Default Value: 0x00000000		
Size (in bits): 32		
Trusted Type: 1		
Address: 04030h		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Default Value: 0000000000000000b
		Access: RO
		Format: U16
Mask bits act as write enables for the bits in the lower bits of this register		
14		<b>GAM to Bypass GTT Translation (GAM2BGTTT)</b>
		Default Value: 0b
		Access: R/W
		Format: MBZ
GAM to bypass GTT translation and pass logical addresses through with 0's padded on the MSBs to form the physical address.		
13		<b>DC GDR (DC_GDR)</b>
		Default Value: 0b
		Access: R/W
		DC GDR



## ARB\_MODE - Arbiter Mode Control register

12	<b>HIZ GDR (HIZ_GDR)</b>	
	Default Value:	0b
	Access:	R/W
	HIZ GDR	
11	<b>STC GDR (STC_GDR)</b>	
	Default Value:	0b
	Access:	R/W
	Format:	U1
STC GDR		
10	<b>BLB GDR (STC_GDR)</b>	
	Default Value:	0b
	Access:	R/W
BLB GDR		
9	<b>GAM PD GDR (GAMPD_GDR)</b>	
	Default Value:	0b
	Access:	R/W
GAM PD GDR		
8	<b>Color/Depth Port Share Bit (CDPS)</b>	
	Default Value:	00b
	Access:	R/W
	Format:	U1
Color/Depth port share bit This bit is used to force Color and Depth Caches to share an arbiter read request port. By default (Bit = 0) the Color Cache will NOT share the read request port with the Depth Cache.		
5	<b>Address Swizzling for Tiled Surfaces (AS4TS)</b>	
	Access:	R/W
	Format:	U1
	Address Swizzling for Tiled-Surfaces. This register location is updated via GFX Driver prior to enabling DRAM accesses. Driver needs to obtain the need for memory address swizzling via DRAM configuration registers and set the following bits (in Display Engine and Render/Media access streams).	
	<b>Value</b>	<b>Name</b>
	0b	No address Swizzling
	1b	Address bit[6] needs to be swizzled for tiled surfaces
4	<b>VMC GDR Enable (VMC_GDR_EN)</b>	
	Access:	R/W
When this bit is set, Data requested from the VMC client will be generated by the GDR algorithm		
3	<b>Texture Cache GDR Enable bit (TCGDREN)</b>	
	Access:	R/W
	Format:	U1
Texture Cache GDR enable bit When this bit is set, Data requested from the Texture Cache client will be generated by the GDR algorithm (See GDR algorithm in xxx section)		



<b>ARB_MODE - Arbiter Mode Control register</b>	
2	<b>Depth Cache GDR enable bit (DCGDREN)</b>
	Access: R/W
	Format: U1
When this bit is set, Data requested from the Depth Cache client will be generated by the GDR algorithm (See GDR algorithm in xxx section)	
1	<b>Color Cache GDR enable bit(CCGDREN)</b>
	Access: R/W
	Format: U1
When this bit is set, Data requested from the Color Cache client will be generated by the GDR algorithm (See GDR algorithm in xxx section)	
0	<b>GTT Accesses GDR (GTTAGDR )</b>
	Default Value: 0b
	Access: R/W
	Format: U1
When this bit is enabled along with the Client's GDR bit, PPGTT and GGTT requests for this memory access will also be tagged as GDR to SQ.	

## 1.1.2 Outstanding Memory Requests Modulation Counters

### 1.1.2.1 GFX\_PEND\_TLB\_0 – Max Outstanding Pending TLB Requests 0

<b>GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04034h-04037h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31	<b>TEX Limit Enable bit</b>
		Format: U1 This bit is used to enable the pending TLB requests limitation function for the Texture Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
30	Reserved	
		Format: MBZ



## GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0

29:24	<b>TEX TLB Limit Count</b>
	Format: U6
	This is the MAX number of Allowed internal pending read requests which require a TLB read.
23	<b>ISC Limit Enable bit</b>
	Format: U1
	This bit is used to enable the pending TLB requests limitation function for the Instruction Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
22	<b>Reserved</b>
	Format: MBZ
21:16	<b>ISC TLB Limit Count</b>
	Format: U6
	This is the MAX number of Allowed internal pending read requests which require a TLB read.
15	<b>VF Limit Enable bit</b>
	Format: U1
	This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
14	<b>Reserved</b>
	Format: MBZ
13:8	<b>VF TLB Limit Count</b>
	Format: U6
	This is the MAX number of Allowed internal pending read requests which require a TLB read.
7	<b>CS Limit Enable bit</b>
	Format: U1
	This bit is used to enable the pending TLB requests limitation function for the Command Streamer. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
6	<b>Reserved</b>
	Format: MBZ
5:0	<b>CS TLB Limit Count</b>
	Format: U6
	This is the MAX number of Allowed internal pending read requests which require a TLB read.



### 1.1.2.2 GFX\_PEND\_TLB\_1 – Max Outstanding Pending TLB Requests 1

<b>GFX_PEND_TLB_1 - Max Outstanding Pending TLB Requests 1</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04038h-0403Bh	
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Format: MBZ
	15	<b>RCZ Limit Enable bit</b>
		Format: U1
		This bit is used to enable the pending TLB requests limitation function for the Render Depth Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
	14	<b>Reserved</b>
		Format: MBZ
	13:8	<b>RCZ TLB Limit Count</b>
		Format: U6
		This bit is used to enable the pending TLB requests limitation function for the Render Color Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
	7	<b>RCC Limit Enable bit</b>
		Format: U1
		This bit is used to enable the pending TLB requests limitation function for the Render Color Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
	6	<b>Reserved</b>
	Format: MBZ	
5:0	<b>RCC TLB Limit Count</b>	
	Format: U6	
	This is the MAX number of Allowed internal pending read requests which require a TLB read.	



## 1.1.3 Registers Used for Priority Field in Programmable Arbitration

### 1.1.3.1 MIDARB\_PRIO\_HIT\_REGISTER – Priority Field in Programmable Arbitration for Hit

<b>MIDARB_PRIO_HIT_REGISTER - Priority Field in Programmable Arbitration for Hit</b>				
Register Space:		MMIO: 0/2/0		
Source:		RenderCS		
Default Value:		0x00000000		
Access:		R/W		
Size (in bits):		16		
Trusted Type:		1		
Address:		043A0h		
DWord	Bit	Description		
0	31:12	Reserved		
	11:9	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT3 Register</b>		
		<b>Encoding</b>	<b>Priority 1</b>	<b>Priority 2</b>
		000	CS/VF/ISC	MT/CTC
		001	CS/VF/ISC	RCC
		010	RCC	CS/VF/ISC
		011	RCC	MT/CTC
		100	MT/CTC	CS/VF/ISC
		101	MT/CTC	RCC
		110	Reserved	Reserved
		111	Reserved	Reserved
	8:6	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT2 Register</b>		
	5:3	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT1 Register</b>		
	2:0	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT0 Register</b>		



### 1.1.3.2 MIDARB\_PRIO\_MISS\_REGISTER – Priority Field in Programmable Arbitration for Miss

<b>MIDARB_PRIO_MISS_REGISTER - Priority Field in Programmable Arbitration for Miss</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04204h	
DWord	Bit	Description
0	31:20	Reserved
	19:15	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register
	14:10	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS2 Register
	9:5	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS1 Register
	4:0	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS0 Register

### 1.1.3.3 MIDARB\_PRIO\_NP\_REGISTER – Priority Field in Programmable Arbitration for Hit-NP

<b>MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP</b>												
Register Space:	MMIO: 0/2/0											
Source:	RenderCS											
Default Value:	0x00000000											
Access:	R/W											
Size (in bits):	32											
Trusted Type:	1											
Address:	043A4h											
Address:	04208h											
DWord	Bit	Description										
0	31:20	Reserved										
	19:15	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register										
		<table border="1"> <thead> <tr> <th>Encoding</th> <th>Priority 1</th> <th>Priority 2</th> <th>Priority 3</th> <th>Priority 4</th> </tr> </thead> <tbody> <tr> <td>00000</td> <td>CS/VF/ISC</td> <td>MT_CTC</td> <td>RCC</td> <td>RCZ_HiZ_Stnc</td> </tr> </tbody> </table>	Encoding	Priority 1	Priority 2	Priority 3	Priority 4	00000	CS/VF/ISC	MT_CTC	RCC	RCZ_HiZ_Stnc
Encoding	Priority 1	Priority 2	Priority 3	Priority 4								
00000	CS/VF/ISC	MT_CTC	RCC	RCZ_HiZ_Stnc								



## MIDARB\_PRIO\_NP\_REGISTER - Priority Field in Programmable Arbitration for Hit-NP

00001	CS/VF/ISC	RCC	MT_CTC	RCZ_HiZ_Stnc
00010	RCC	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc
00011	RCC	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc
00100	MT_CTC	CS/VF/ISC	RCC	RCZ_HiZ_Stnc
00101	MT_CTC	RCC	CS/VF/ISC	RCZ_HiZ_Stnc
01000	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc	RCC
01001	CS/VF/ISC	RCC	RCZ_HiZ_Stnc	MT_CTC
01010	RCC	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC
01011	RCC	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC
01100	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc	RCC
01101	MT_CTC	RCC	RCZ_HiZ_Stnc	CS/VF/ISC
10000	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC	RCC
10001	CS/VF/ISC	RCZ_HiZ_Stnc	RCC	MT_CTC
10010	RCC	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC
10011	RCC	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC
10100	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC	RCC
10101	MT_CTC	RCZ_HiZ_Stnc	RCC	CS/VF/ISC
11000	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC	RCC
11001	RCZ_HiZ_Stnc	CS/VF/ISC	RCC	MT_CTC
11010	RCZ_HiZ_Stnc	RCC	CS/VF/ISC	MT_CTC
11011	RCZ_HiZ_Stnc	RCC	MT_CTC	CS/VF/ISC
11100	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC	RCC
11101	RCZ_HiZ_Stnc	MT_CTC	RCC	CS/VF/ISC
Other values	Reserved			
14:10	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_NP2 Register</b>			
9:5	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_NP1 Register</b>			
4:0	<b>Encoded Programmable Priority for MIDARB_GOTOFIELD_NP0 Register</b>			



## 1.1.4 Registers Used in Programmable Arbitration

### 1.1.4.1 MIDARB\_GOTOFIELD\_HIT0\_REGISTER – Goto Field in Programmable Arbitration for Hit0

<b>MIDARB_GOTOFIELD_HIT0 - Goto Field in Programmable Arbitration for Hit0</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	16																
Trusted Type:	1																
Address:	043B0h																
DWord	Bit	Description															
0	31:16	<b>Reserved</b>															
		Format: MBZ															
	15:14	<b>Goto field when request vector is 111</b> Determines the GOTO and priority register to be used next:															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]														
	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]														
	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]														
	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]														
		13:12	<b>Goto field when request vector is 110b.</b>														
		11:10	<b>Goto field when request vector is 101b.</b>														
		9:8	<b>Goto field when request vector is 100b.</b>														
		7:6	<b>Goto field when request vector is 011b.</b>														
		5:4	<b>Goto field when request vector is 010b.</b>														
	3:2	<b>Goto field when request vector is 001b.</b>															
	1:0	<b>Goto field when request vector is 000b.</b>															



### 1.1.4.2 MIDARB\_GOTOFIELD\_HIT1\_REGISTER – Goto Field in Programmable Arbitration for Hit1

<b>MIDARB_GOTOFIELD_HIT1 - Goto Field in Programmable Arbitration for Hit1</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	16																
Trusted Type:	1																
Address:	043B4h																
DWord	Bit	Description															
0	31:16	<b>Reserved</b>															
		Format: MBZ															
	15:14	<b>Goto field when request vector is 111</b> Determines the GOTO and priority register to be used next															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]														
	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]														
	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]														
	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]														
		13:12	<b>Goto field when request vector is 110b.</b>														
		11:10	<b>Goto field when request vector is 101b.</b>														
		9:8	<b>Goto field when request vector is 100b.</b>														
		7:6	<b>Goto field when request vector is 011b.</b>														
		5:4	<b>Goto field when request vector is 010b.</b>														
	3:2	<b>Goto field when request vector is 001b.</b>															
	1:0	<b>Goto field when request vector is 000b.</b>															





### 1.1.4.4 MIDARB\_GOTOFIELD\_HIT3\_REGISTER – Goto Field in Programmable Arbitration for Hit3

<b>MIDARB_GOTOFIELD_HIT3 - Goto Field in Programmable Arbitration for Hit3</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	16																
Trusted Type:	1																
Address:	043BCh																
DWord	Bit	Description															
0	31:16	<b>Reserved</b> Format: MBZ															
	15:14	<b>Goto field when request vector is 111.</b> Determines the GOTO and priority register to be used next. Field for arbitration on next clock cycle for request entries of 111 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]														
	01b		Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]														
	10b		Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]														
	11b		Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]														
	13:12	<b>Goto field when request vector is 110.</b> Field for arbitration on next clock cycle for request entries of 110 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
	11:10	<b>Goto field when request vector is 101.</b> Field for arbitration on next clock cycle for request entries of 101 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
	9:8	<b>Goto field when request vector is 100.</b> Field for arbitration on next clock cycle for request entries of 100 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
	7:6	<b>Goto field when request vector is 011.</b> Field for arbitration on next clock cycle for request entries of 011 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
	5:4	<b>Goto field when request vector is 010.</b> Field for arbitration on next clock cycle for request entries of 010 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]															
3:2	<b>Goto field when request vector is 001.</b> Field for arbitration on next clock cycle for request entries of 001 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]																
1:0	<b>Goto field when request vector is 000.</b> Field for arbitration on next clock cycle for request entries of 000 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]																



### 1.1.4.5 MIDARB\_GOTOFIELD\_NP0\_REGISTER – Goto Field in Programmable Arbitration for Hit-NP0

<b>MIDARB_GOTOFIELD_NP0 - Goto Field in Programmable Arbitration for Hit-NP0</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	32																
Trusted Type:	1																
Address:	043C0h																
DWord	Bit	Description															
0	31:30	<b>Goto field when request vector is 1111.</b> Determines the GOTO and priority register to be used next.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]														
	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]														
	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]														
	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]														
	29:28	<b>Goto field when request vector is 1110b.</b>															
	27:26	<b>Goto field when request vector is 1101b.</b>															
	25:24	<b>Goto field when request vector is 1100b.</b>															
	23:22	<b>Goto field when request vector is 1011b.</b>															
	21:20	<b>Goto field when request vector is 1010b.</b>															
	19:18	<b>Goto field when request vector is 1001b.</b>															
	17:16	<b>Goto field when request vector is 1000b.</b>															
	15:14	<b>Goto field when request vector is 0111b.</b>															
	13:12	<b>Goto field when request vector is 0110b.</b>															
	11:10	<b>Goto field when request vector is 0101b.</b>															
9:8	<b>Goto field when request vector is 0100b.</b>																
7:6	<b>Goto field when request vector is 0011b.</b>																
5:4	<b>Goto field when request vector is 0010b.</b>																
3:2	<b>Goto field when request vector is 0001b.</b>																
1:0	<b>Goto field when request vector is 0000b.</b>																



### 1.1.4.6 MIDARB\_GOTOFIELD\_NP1\_REGISTER – Goto Field in Programmable Arbitration for Hit-NP1

<b>MIDARB_GOTOFIELD_NP1 - Goto Field in Programmable Arbitration for Hit-NP1</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	32																
Trusted Type:	1																
Address:	043C4h																
DWord	Bit	Description															
0	31:30	<b>Goto field when request vector is 1111.</b> Determines the GOTO and priority register to be used next.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP0 and MIDARB_Prio_NP_Register[4:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP1 and MIDARB_Prio_NP_Register[9:5]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP2 and MIDARB_Prio_NP_Register[14:10]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP3 and MIDARB_Prio_NP_Register[19:15]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_Prio_NP_Register[4:0]	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_Prio_NP_Register[9:5]	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_Prio_NP_Register[14:10]	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_Prio_NP_Register[19:15]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_Prio_NP_Register[4:0]														
	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_Prio_NP_Register[9:5]														
	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_Prio_NP_Register[14:10]														
	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_Prio_NP_Register[19:15]														
	29:28	<b>Goto field when request vector is 1110b.</b>															
	27:26	<b>Goto field when request vector is 1101b.</b>															
	25:24	<b>Goto field when request vector is 1100b.</b>															
	23:22	<b>Goto field when request vector is 1011b.</b>															
	21:20	<b>Goto field when request vector is 1010b.</b>															
	19:18	<b>Goto field when request vector is 1001b.</b>															
	17:16	<b>Goto field when request vector is 1000b.</b>															
	15:14	<b>Goto field when request vector is 0111b.</b>															
	13:12	<b>Goto field when request vector is 0110b.</b>															
	11:10	<b>Goto field when request vector is 0101b.</b>															
9:8	<b>Goto field when request vector is 0100b.</b>																
7:6	<b>Goto field when request vector is 0011b.</b>																
5:4	<b>Goto field when request vector is 0010b.</b>																
3:2	<b>Goto field when request vector is 0001b.</b>																
1:0	<b>Goto field when request vector is 0000b.</b>																



### 1.1.4.7 MIDARB\_GOTOFIELD\_NP2\_REGISTER – Goto Field in Programmable Arbitration for Hit-NP2

<b>MIDARB_GOTOFIELD_NP2 - Goto Field in Programmable Arbitration for Hit-NP2</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	32																
Trusted Type:	1																
Address:	043C8h																
DWord	Bit	Description															
0	31:30	<b>Goto field when request vector is 1111.</b> Determines the GOTO and priority register to be used next.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]														
	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]														
	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]														
	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]														
	29:28	<b>Goto field when request vector is 1110b.</b>															
	27:26	<b>Goto field when request vector is 1101b.</b>															
	25:24	<b>Goto field when request vector is 1100b.</b>															
	23:22	<b>Goto field when request vector is 1011b.</b>															
	21:20	<b>Goto field when request vector is 1010b.</b>															
	19:18	<b>Goto field when request vector is 1001b.</b>															
	17:16	<b>Goto field when request vector is 1000b.</b>															
	15:14	<b>Goto field when request vector is 0111b.</b>															
	13:12	<b>Goto field when request vector is 0110b.</b>															
	11:10	<b>Goto field when request vector is 0101b.</b>															
	9:8	<b>Goto field when request vector is 0100b.</b>															
	7:6	<b>Goto field when request vector is 0011b.</b>															
	5:4	<b>Goto field when request vector is 0010b.</b>															
3:2	<b>Goto field when request vector is 0001b.</b>																
1:0	<b>Goto field when request vector is 0000b.</b>																



### 1.1.4.8 MIDARB\_GOTOFIELD\_NP3\_REGISTER – Goto Field in Programmable Arbitration for Hit-NP3

<b>MIDARB_GOTOFIELD_NP3 - Goto Field in Programmable Arbitration for Hit-NP3</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000000																
Access:	R/W																
Size (in bits):	32																
Trusted Type:	1																
Address:	043CCh																
DWord	Bit	Description															
0	31:30	<b>Goto field when request vector is 1111.</b> Determines the GOTO and priority register to be used next.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]</td> </tr> <tr> <td>01b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]</td> </tr> <tr> <td>10b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]</td> </tr> <tr> <td>11b</td> <td></td> <td>Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]</td> </tr> </tbody> </table>	Value	Name	Description	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]
	Value	Name	Description														
	00b		Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]														
	01b		Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]														
	10b		Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]														
	11b		Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]														
	29:28	<b>Goto field when request vector is 1110b.</b>															
	27:26	<b>Goto field when request vector is 1101b.</b>															
	25:24	<b>Goto field when request vector is 1100b.</b>															
	23:22	<b>Goto field when request vector is 1011b.</b>															
	21:20	<b>Goto field when request vector is 1010b.</b>															
	19:18	<b>Goto field when request vector is 1001b.</b>															
	17:16	<b>Goto field when request vector is 1000b.</b>															
	15:14	<b>Goto field when request vector is 0111b.</b>															
	13:12	<b>Goto field when request vector is 0110b.</b>															
	11:10	<b>Goto field when request vector is 0101b.</b>															
	9:8	<b>Goto field when request vector is 0100b.</b>															
	7:6	<b>Goto field when request vector is 0011b.</b>															
	5:4	<b>Goto field when request vector is 0010b.</b>															
3:2	<b>Goto field when request vector is 0001b.</b>																
1:0	<b>Goto field when request vector is 0000b.</b>																



#### 1.1.4.9 ARB\_GAC\_GAM\_REQCNTS0 – GAC\_GAM Arbitration Counters Register 0

<b>ARB_GAC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043A8h	
DWord	Bit	Description
0	31:22	Reserved
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
	15:14	Reserved
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
	7:6	Reserved
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration

#### 1.1.4.10 ARB\_GAC\_GAM\_REQCNTS1 – GAC\_GAM Arbitration Counters Register 1

<b>ARB_GAC_GAM_REQCNTS1 - GAC_GAM Arbitration Counters Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043ACh	
DWord	Bit	Description
0	31:22	Reserved
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration
	15:14	Reserved
	13:8	Number of GAC R requests to be accumulated before applying the arbitration
	7:6	Reserved
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration



### 1.1.4.11 ARB\_RO\_GAC\_GAM0 – GAC\_GAM RO Arbitration Register 0

<b>ARB_RO_GAC_GAM0 - GAC_GAM RO Arbitration Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043D0h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 01
	11:9	Goto field for entry 01 when request vector is 11b
	8:6	Goto field for entry 01 when request vector is 10b
	5:3	Goto field for entry 01 when request vector is 01b
	2:0	Goto field for entry 01 when request vector is 00b

### 1.1.4.12 ARB\_RO\_GAC\_GAM1 – GAC\_GAM RO Arbitration Register 1

<b>ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043D4h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	Reserved
	27	Priority for entry 3



<b>ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1</b>		
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b

#### 1.1.4.13 ARB\_RO\_GAC\_GAM2 – GAC\_GAM RO Arbitration Register 2

<b>ARB_RO_GAC_GAM2 - GAC_GAM RO Arbitration Register 2</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043D8h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
	20:18	Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 4
	11:9	Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



### 1.1.4.14 ARB\_RO\_GAC\_GAM3 – GAC\_GAM RO Arbitration Register 3

<b>ARB_RO_GAC_GAM3 - GAC_GAM RO Arbitration Register 3</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043DCh	
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b

### 1.1.4.15 ARB\_R\_GAC\_GAM0 – GAC\_GAM R Arbitration Register 0

<b>ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E0h	
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b



<b>ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0</b>		
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b

#### 1.1.4.16 ARB\_R\_GAC\_GAM1 – GAC\_GAM R Arbitration Register 1

<b>ARB_R_GAC_GAM1 - GAC_GAM R Arbitration Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E4h	
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



### 1.1.4.17 ARB\_R\_GAC\_GAM2 – GAC\_GAM R Arbitration Register 2

<b>ARB_R_GAC_GAM2 - GAC_GAM R Arbitration Register 2</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043E8h	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 5</b>
	26:24	<b>Goto field for entry 5 when request vector is 11b</b>
	23:21	<b>Goto field for entry 5 when request vector is 10b</b>
	20:18	<b>Goto field for entry 5 when request vector is 01b</b>
	17:15	<b>Goto field for entry 5 when request vector is 00b</b>
	14:13	<b>Reserved</b>
	12	<b>Priority for entry 4</b>
	11:9	<b>Goto field for entry 4 when request vector is 11b</b>
	8:6	<b>Goto field for entry 4 when request vector is 10b</b>
	5:3	<b>Goto field for entry 4 when request vector is 01b</b>
	2:0	<b>Goto field for entry 4 when request vector is 00b</b>

### 1.1.4.18 ARB\_R\_GAC\_GAM3 – GAC\_GAM R Arbitration Register 3

<b>ARB_R_GAC_GAM3 - GAC_GAM R Arbitration Register 3</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043ECh	
DWord	Bit	Description
0	31:28	<b>Reserved</b>
	27	<b>Priority for entry 7</b>
	26:24	<b>Goto field for entry 7 when request vector is 11b</b>



### ARB\_R\_GAC\_GAM3 - GAC\_GAM R Arbitration Register 3

23:21	Goto field for entry 7 when request vector is 10b
20:18	Goto field for entry 7 when request vector is 01b
17:15	Goto field for entry 7 when request vector is 00b
14:13	Reserved
12	Priority for entry 6
11:9	Goto field for entry 6 when request vector is 11b
8:6	Goto field for entry 6 when request vector is 10b
5:3	Goto field for entry 6 when request vector is 01b
2:0	Goto field for entry 6 when request vector is 00b

#### 1.1.4.19 ARB\_WR\_GAC\_GAM0 – GAC\_GAM WR Arbitration Register 0

### ARB\_WR\_GAC\_GAM0 - GAC\_GAM WR Arbitration Register 0

Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043F0h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b



### 1.1.4.20 ARB\_WR\_GAC\_GAM1 – GAC\_GAM WR Arbitration Register 1

<b>ARB_WR_GAC_GAM1 - GAC_GAM WR Arbitration Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043F4h	
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b

### 1.1.4.21 ARB\_WR\_GAC\_GAM2 – GAC\_GAM WR Arbitration Register 2

<b>ARB_WR_GAC_GAM2 - GAC_GAM WR Arbitration Register 2</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043F8h	
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b



## ARB\_WR\_GAC\_GAM2 - GAC\_GAM WR Arbitration Register 2

23:21	Goto field for entry 5 when request vector is 10b
20:18	Goto field for entry 5 when request vector is 01b
17:15	Goto field for entry 5 when request vector is 00b
14:13	Reserved
12	Priority for entry 4
11:9	Goto field for entry 4 when request vector is 11b
8:6	Goto field for entry 4 when request vector is 10b
5:3	Goto field for entry 4 when request vector is 01b
2:0	Goto field for entry 4 when request vector is 00b

### 1.1.4.22 ARB\_WR\_GAC\_GAM3 – GAC\_GAM WR Arbitration Register 3

## ARB\_WR\_GAC\_GAM3 - GAC\_GAM WR Arbitration Register 3

Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	043FCh	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b











Hardware Status Page Layout		
		Must not be used.
16..27	31:0	<b>Context Status DWords</b> Project: All
28..30	31:0	<b>Reserved</b> Project: All Must not be used.
31	31:0	<b>Last Written Status Offset</b> Project: All
32..1023	31:0	<b>General Purpose</b> Project: All These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.

### 1.1.5.2 PP\_DCLV – PPGTT Directory Cacheline Valid Register

PP_DCLV - PPGTT Directory Cacheline Valid Register		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Size (in bits):	64	
Address:	02220h	
<b>Description</b>		<b>Project</b>
Access: R/W		
<p>This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the <b>Force PD Restore</b> bit is set in the context descriptor.</p> <p>The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.</p> <p>This register can also effectively be used to limit the size of a process's virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.</p>		
<b>Programming Notes</b>		<b>Project</b>
Page Directory Base Register is a Global Context Register (power context) and not maintained per context in ring buffer mode of submission. One should explicitly load PP_DCLV followed by PP_DIR_BASE register through Load Register Immediate commands in Ring Buffer before submitting a context. One should program these registers after ensuring the pipe is completely flushed with TLB's invalidated.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	63:32	<b>Reserved</b> Project: All



<b>PP_DCLV - PPGTT Directory Cacheline Valid Register</b>	
	Format: MBZ
31:0	<b>PPGTT Directory Cache Restore [1..32] 16 entries</b>
	Project: All
	Format: BitMask[Enable]
	If set, the [1st..32nd] 16 entries of the directory cache are considered valid and will be brought in on context restore. If clear, these entries are considered invalid and fetch of these entries will not be attempted.

## 1.1.6 GFX TLB In Use Virtual Address Registers

### 1.1.6.1 MTTLB\_VA — MT Virtual Page Address Registers

<b>MTTLB_VA - MT Virtual Page Address Registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04800h-048FCh	
DWord	Bit	Description
0	31:12	<b>Address</b> Format: GraphicsAddress[31:12] Page virtual address.
	11:0	<b>Reserved</b> Format: MBZ



### 1.1.6.2 MTTLB\_VLD — Valid Bit Vector 0 for MTTLB

<b>MTTLB_VLD0 - Valid Bit Vector 0 for MTTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04780h-04783h	
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry

### 1.1.6.3 MTTLB\_VLD — Valid Bit Vector 1 for MTTLB

<b>MTTLB_VLD1 - Valid Bit Vector 1 for MTTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04784h-04787h	
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB, Vertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry



### 1.1.6.4 VICTLB\_VA — VIC Virtual page Address Registers

<b>VICTLB_VA - VIC Virtual page Address Registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04900h-049FCh	
These registers are directly mapped to the current Virtual Addresses in the VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB.)		
DWord	Bit	Description
0	31:12	<b>Address</b> Format: GraphicsAddress[31:12] Page virtual address.
	11:0	<b>Reserved</b> Format: MBZ

### 1.1.6.5 VICTLB\_VLD — Valid Bit Vector 0 for MTVICTLB

<b>VICTLB_VLD0 - Valid Bit Vector 0 for MTVICTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04788h-0478Bh	
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	<b>Valid bits per entry</b>



### 1.1.6.6 VICTLB\_VLD — Valid Bit Vector 1 for MTVICTLB

<b>MTVICTLB_VLD1 - Valid Bit Vector 1 for MTVICTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	0478Ch-0478Fh	
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry

### 1.1.6.7 RCCTLB\_VA — Virtual page Address Registers

<b>RCCTLB_VA - RCC Virtual page Address Registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04A00h-04AFCh	
These registers are directly mapped to the current Virtual Addresses in the RCCTLB (Render Cache for Color TLB).		
DWord	Bit	Description
0	31:12	<b>Address</b> Project: All Format: GraphicsAddress[31:12] Page virtual address.
	11:0	<b>Reserved</b> Format: MBZ



### 1.1.6.8 RCCTLB\_VLD — Valid Bit Vector 0 for RCCTLB

<b>RCCTLB_VLD0 - Valid Bit Vector 0 for RCCTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04790h-04793h	
This register contains the valid bits for entries 0-31 of RCCTLB (Render Cache for Color TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry

### 1.1.6.9 RCZTLB\_VA — RCZ Virtual Page Address Registers

<b>RCZTLB_VA - RCZ Virtual Page Address Registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04B00h-04BFCh	
These registers are directly mapped to the current Virtual Addresses in the RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).		
DWord	Bit	Description
0	31:12	<b>Address</b> Format: GraphicsAddress[31:12] Page virtual address.
	11:0	<b>Reserved</b> Format: MBZ



### 1.1.6.10 RCZTLB\_VLD0 — Valid Bit Vector 0 for RCZTLB

<b>RCZTLB_VLD0 - Valid Bit Vector 0 for RCZTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	04798h-0479Bh	
This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry

### 1.1.6.11 RCZTLB\_VLD1 — Valid Bit Vector 1 for RCZTLB

<b>RCZTLB_VLD1 - Valid Bit Vector 1 for RCZTLB</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	0479Ch-0479Fh	
This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).		
DWord	Bit	Description
0	31:0	Valid bits per entry

## 1.1.7 GFX Pending TLB Cycles Information Registers

The following registers contain information about cycles that did not complete their TLB translation.

Information is organized as 64 entries, where each entry has a valid and ready bit, collapsed into separate registers.



### 1.1.7.1 TLBPEND\_VLD0 - Valid Bit Vector 0 for TLBPEND Registers

<b>TLBPEND_VLD0 - Valid Bit Vector 0 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04700h-04703h	
This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	Valid bits per entry

### 1.1.7.2 TLBPEND\_VLD1 - Valid Bit Vector 1 for TLBPEND Registers

<b>TLBPEND_VLD1 - Valid Bit Vector 1 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04704h-04707h	
This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	Valid bits per entry



### 1.1.7.3 TLBPEND\_RDY0 - Ready Bit Vector 0 for TLBPEND Registers

<b>TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04708h-0470Bh	
This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	Ready bits per entry

### 1.1.7.4 TLBPEND\_RDY1 - Ready Bit Vector 1 for TLBPEND Registers

<b>TLBPEND_RDY1 - Ready Bit Vector 1 for TLBPEND registers</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	0470Ch-0470Fh	
This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description
0	31:0	Ready bits per entry



### 1.1.7.5 TLBPEND\_SEC0 — Section 0 of TLBPEND Entry

<b>TLBPEND_SEC0 - Section 0 of TLBPEND Entry</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04400h-044FCh	
This register is directly mapped to the TLBPEND Array in the Graphic Arbiter.		
DWord	Bit	Description
0	31	<b>vtstatus</b> This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table below.
	30:28	<b>GTT bits</b> Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.
	27:0	<b>Current address</b> The value of this field depends on the stage of the TLB translation for this entry: VA – bits 27:20 = 00, bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.

VTDMODE	Valid	Ready	Vtstatus	Meaning
DC	0	DC	DC	Entry is invalid
0	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
0	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous miss.
0	1	1	0	Not possible
0	1	1	1	TLB translation complete. Entry ready
1	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
1	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous miss.
1	1	1	0	GPA translation complete. Entry ready for VTD translation.
1	1	1	1	TLB translation complete. Entry ready



### 1.1.7.6 TLBPEND\_SEC1 — Section 1 of TLBPEND entry

<b>TLBPEND_SEC1 - Section 1 of TLBPEND Entry</b>																		
Register Space:	MMIO: 0/2/0																	
Source:	RenderCS																	
Default Value:	0x00000000																	
Access:	R/W																	
Size (in bits):	32																	
Trusted Type:	1																	
Address: 04500h-045FCh																		
This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLBRender Cache for Z (Depth), Hi Z, and Stencil TLB).																		
DWord	Bit	Description																
0	31:28	<b>Current address</b> Bits 9:6 of the Virtual Address of the cycle.																
	27:24	<b>Cacheability Control Bits</b>  Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.  3  2 <b>Graphics Data Type (GFDT)</b> . This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.  1:0 <b>Cacheability Control</b> . This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC).  00: use cacheability control bits from GTT entry  01: data is not cached in LLC or MLC  10: data is cached in LLC but not MLC  11: data is cached in both LLC and MLC																
	23	<b>ZLR bit</b> Flag to indicate this is a zero length read, a read used to calculate a physical address for a write.																
	22:4	<b>TAG</b> Cycle identification TAG.																
	3:0	<b>SRC ID</b> Encoding of unit generating this cycle .																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>CS_RD_SRCID</td> </tr> <tr> <td>0001b</td> <td>VF_RD_SRCID</td> </tr> <tr> <td>0010b</td> <td>ISC_SRCID</td> </tr> <tr> <td>0011b</td> <td>MT_SRCID</td> </tr> <tr> <td>0100b</td> <td>RCC_SRCID</td> </tr> <tr> <td>0101b</td> <td>HZARB_SRCID</td> </tr> <tr> <td>0110b</td> <td>RCZ_SRCID</td> </tr> </tbody> </table>	Value	Name	0000b	CS_RD_SRCID	0001b	VF_RD_SRCID	0010b	ISC_SRCID	0011b	MT_SRCID	0100b	RCC_SRCID	0101b	HZARB_SRCID	0110b	RCZ_SRCID
Value	Name																	
0000b	CS_RD_SRCID																	
0001b	VF_RD_SRCID																	
0010b	ISC_SRCID																	
0011b	MT_SRCID																	
0100b	RCC_SRCID																	
0101b	HZARB_SRCID																	
0110b	RCZ_SRCID																	



TLBPEND_SEC1 - Section 1 of TLBPEND Entry	
0111b	CTC_SRCID
1000b	CS_WR_SRCID
1001b	MBC_SRCID
1010b	Reserved
1011b	CS_RD_PWRCTX
1100b	RC_R4WRCMP
1101b	RESRVD2_SRCID
1110b	RESRVD1_SRCID
1111b	RESRVD0_SRCID

### 1.1.7.7 TLBPEND\_SEC2 — Section 2 of TLBPEND entry

TLBPEND_SEC2 - Section 2 of TLBPEND Entry		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04600h-046FCh	
This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).		
DWord	Bit	Description
0	31:14	<b>Reserved</b>
	13	<b>Big Page Attribute</b> This entry is using a 32K page.
	12:8	<b>Current Address</b>
		Format: GraphicsAddress[14:10] Bits 14:10 of the Virtual Address of the cycle.
7:0	<b>PAT Entry</b> Location of Physical Address in Physical Address Table.	



## 1.1.8 Configuration Registers for Graphic Arbiter

### 1.1.8.1 ZSHR — Depth/Early Depth TLB Partitioning Register

<b>ZSHR - Depth/Early Depth TLB Partitioning Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000020	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04050h	
This register is used to determine the number of TLB entries from the total of 64 available to be used by the Depth partition of the TLB. The rest of the entries are used for the Early Depth/Stencil TLB.		
DWord	Bit	Description
0	31:6	<b>Reserved</b>
		Format: MBZ
	5:0	<b>Number of TLB Entries Out of 64 used for Depth TLB</b>
		Default Value: 32 The rest are be used for Early Depth/Stencil TLB. Default value is 32.

### 1.1.8.2 Color/Depth Write FIFO Watermarks

<b>CZWMRK - Color/Depth Write FIFO Watermarks</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	04060h	
This register is directly mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Format: MBZ
	23:18	<b>Color Wr Burst Size</b>
		This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.
17:16	<b>Reserved</b>	
	Format: MBZ	



<b>CZWMRK - Color/Depth Write FIFO Watermarks</b>	
15:12	<b>Color Wr FIFO High Watermark</b> This is the number of accumulated Color writes that will trigger a Burst of Z Writes.
11:6	<b>Z Wr Burst Size</b> This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.
5:4	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 0 20px;"> </span> MBZ
3:0	<b>Z Wr FIFO High Watermark</b> This is the number of accumulated Depth writes that will trigger a Burst of Z Writes.

### 1.1.8.3 PP\_PFD[0:31] – PPGTT Page Fault Data Registers

<b>PP_PFD[0:31] - PPGTT Page Fault Data Registers</b>	
Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x00000000
Access:	RO
Size (in bits):	32
Address:	04580h
The GTT Page Fault Log entries can be read from these registers.  4580h-4583h: Fault Entry 0  ...  45FCh-45FFh: Fault Entry 31	
<b>DWord</b>	<b>Bit</b>
<b>Description</b>	
0	31:12
<b>Fault Entry Page Address</b>	
Format: <span style="border: 1px solid black; padding: 0 20px;"> </span> GraphicsAddress[31:12] This RO field contains the faulting page address for this Fault Log entry. This field will contain a valid fault address only if the bit in the GTT Page Fault Indication Register corresponding with the address offset of this entry is set.	
<b>Reserved</b>	
Format: <span style="border: 1px solid black; padding: 0 20px;"> </span> MBZ	



## 1.1.9 Context Save Registers

### 1.1.9.1 SVG\_CTX — SVG Context Save Register

<b>SVG_CTX - SVG Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	WO	
Size (in bits):	32	
Address:	06FFCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	Description
0	31:16	<b>Masks</b>
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
	15:1	<b>Reserved</b> Format: MBZ
0	0	<b>Context Save Start</b>
		Default Value: 0h
		Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.

### 1.1.9.2 SVL\_CTX— SVL Context Save Register

<b>SVL_CTX - SVL Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	07FFCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	Description
0	31:16	<b>Masks</b>
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
	15:1	<b>Reserved</b>



<b>SVL_CTX - SVL Context Save Register</b>	
	Format: MBZ
0	<b>Context Save Start</b>
	Default Value: 0h
	Format: Enable
	When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save is complete the bit will be cleared.

### 1.1.9.3 WM\_CTX— WM Context Save Register

<b>WM_CTX - WM Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	05FFCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
<b>DWord</b>	<b>Bit</b>	
	<b>Description</b>	
0	31:16	<b>Masks</b>
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
15:1		<b>Reserved</b>
		Format: MBZ
0		<b>Context Save Start</b>
		Default Value: 0h
		Format: Enable
		When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.



### 1.1.9.4 SC\_CTX— SC Context Save Register

<b>SC_CTX - SC Context Save Register</b>	
Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x00000000
Access:	RO
Size (in bits):	32
Address:	0E1FCh
Address:	0F1FCh
Name:	SC_CTX_SLICE1
This register is used to send messages to enable context saving. This register may not be written from CPU.	
DWord	Bit Description
0	<b>31:16 Masks</b> Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
	<b>15:5 Reserved</b> Format: MBZ
	<b>4 Context Save Start(MMIO and NP State)</b> Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.
	<b>3:1 Reserved</b> Format: MBZ
	<b>0 Context Save Start(MMIO Only)</b> Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.

### 1.1.9.5 DM\_CTX — DM Context Save Register

<b>DM_CTX - DM Context Save Register</b>	
Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x00000000
Access:	RO
Size (in bits):	32



<b>DM_CTX - DM Context Save Register</b>		
Address:	0E0FCh	
Address:	0F0FCh	
Name:	DM_CTX_SLICE1	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	
<b>Description</b>		
0	31:16	<b>Masks</b>
	Format:	Mask[15:0]
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.	
15:1	<b>Reserved</b>	
	Format:	MBZ
0	<b>Context Save Start</b>	
	Default Value:	0h
	Format:	Enable
	When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save is complete the bit will be cleared.	

### 1.1.9.6 SARB\_CTX— SARB Context Save Register

<b>SARB_CTX - SARB Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	0B1FCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	
<b>Description</b>		
0	31:16	<b>Masks</b>
	Format:	Mask[15:0]
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0	
15:1	<b>Reserved</b>	
	Format:	MBZ
0	<b>Context Save Start</b>	
	Default Value:	0h
	Format:	Enable
	When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	



### 1.1.9.7 VSC\_CTX— VSC Context Save Register

<b>VSC_CTX - VSC Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	051FCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	Description
0	31:16	<b>Masks</b>
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
	15:1	<b>Reserved</b> Format: MBZ
0	0	<b>Context Save Start</b>
		Default Value: 0h
		Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.

### 1.1.9.8 GPM\_CTX— GPM Context Save Register

<b>GPM_CTX - GPM Context Save Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	080FCh	
This register is used to send messages to enable context saving. This register may not be written from CPU.		
DWord	Bit	Description
0	31:16	<b>Masks</b>
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0
	15:1	<b>Reserved</b> Format: MBZ
0	0	<b>Context Save Start</b>
		Default Value: 0h
		Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.



## GPM\_CTX - GPM Context Save Register

		Default Value:	0h
		Format:	Enable
<p>When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save is complete the bit will be cleared.</p>			

### 1.1.9.9 SOL\_CTX— SOL Context Save Register

## SOL\_CTX - SOL Context Save Register

Register Space:	MMIO: 0/2/0		
Source:	RenderCS		
Default Value:	0x00000000		
Access:	RO		
Size (in bits):	32		
Address:	052FCh		
This register is used to send messages to enable context saving. This register may not be written from CPU.			
DWord	Bit	Description	
0	31:6	<b>Context Save Address/Offset</b>	
		Default Value:	0h
		Format:	Address
		<p>This field specifies where the SOL context is to be saved.</p> <p>If <b>Power Context Save Mode</b> is disabled, then the value of this field is the virtual address of the location for SOL context to be saved.</p> <p>If <b>Power Context Save Mode</b> is enabled, then the value of this field is the offset into the power context image for SOL context to be saved.</p>	
5:2		<b>Reserved</b>	
		Format:	MBZ
1		<b>Power Context Save Mode</b>	
		Default Value:	0h
		Format:	Enable
		<p>If set, then the save from SOL is for Power Context Save. If clear, then the save is for Ring Context Save.</p>	
0		<b>Context Save Start</b>	
		Default Value:	0h
		Format:	Enable
		<p>When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.</p>	



### 1.1.9.10 1.1.9.11 RING\_BUFFER\_HEAD\_PREEMPT\_REG

<b>RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG</b>											
Register Space:	MMIO: 0/2/0										
Default Value:	0x00000000										
Access:	R/W										
Size (in bits):	32										
Address:	0214Ch										
Name:	RCS_RING_BUFFER_HEAD_PREEMPT_REG										
ShortName:	RCS_RING_BUFFER_HEAD_PREEMPT_REG										
<p>This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command.</p> <p>This is a global register and context save restored as part of power context image.</p>											
<b>Programming Notes</b>											
<b>Programming Restriction:</b>											
<b>This register should NEVER be programmed by driver. This is for HW internal use only.</b>											
DWord	Bit	Description									
0	31:21	<b>Reserved</b> Format: MBZ									
	20:2	<b>Preempted Head Offset</b> Format: U19 This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.									
	1:0	<b>Ring/Batch Indicator</b> Format: Enabled									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Ring</td> <td>Preemptable command was executed in ring and caused head pointer to be updated.</td> </tr> <tr> <td>1h</td> <td>Batch</td> <td>Preemptable command was executed in batch and caused head pointer to be updated.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.	1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.
Value	Name	Description									
0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.									
1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.									



### 1.1.9.11 BB\_ADDR\_DIFF—Batch Buffer Address Difference Register

<b>BB_ADDR_DIFF - Batch Address Difference Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02154h	
This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.		
<b>Programming Notes</b>		
<b>Programming Restriction:</b>		
This register should NEVER be programmed by driver, this is for HW internal use only.		
DWord	Bit	Description
0	31:2	<b>Batch Buffer Address Difference</b> Format: GraphicsAddress[31:2] This field specifies the DWord-aligned difference between the starting address of the batch buffer and where the last initiated Batch Buffer is currently fetching commands.
	1:0	<b>Reserved</b> Format: MBZ

## 1.1.10 Mode and Misc Ctrl Registers

### 1.1.10.1 GT4 Mode Control Register

B/D/F/Type: MBCunit

Address Offset: 9038-903Bh

Default Value: 0h

Access: RW; RO;

Size: 32 bits

Bit	Access	Default Value	RST/PWR	Description
1:0	R/W	00b	Core	<b>GT4 Usage mode:</b> <b>00:</b> Non-GT4 <b>01:</b> GT4 is used in Alternate Frame rendering Mode (AFR) <b>10:</b> Basic Split Frame rendering Mode (SFR) <b>11:</b> Complex Split Frame rendering Mode (SFR w/ CBR)



Basic Split Frame Rendering is like CBR for all units except Windower. Windower should not be doing any checker boarding in basic SFR. The split programming should be done scissor range programming.

Complex Split Frame Rendering (aka CBR) is already defined in many DCNs

### 1.1.10.2 MI\_MODE — Render Mode Register for Software Interface

MI_MODE - Render Mode Register for Software Interface				
Register Space:	MMIO: 0/2/0			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	0209Ch			
The MI_MODE register contains information that controls software interface aspects of the Memory Interface function.				
DWord	Bit	Description		
0	31:16	<b>Masks</b>		
		Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0		
	14	<b>Async Flip Performance mode</b>		
		Format: U1		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Performance mode enabled [Default]	The stall of the flip event is in the windower
		1h	Performance mode disabled	The stall of the flip event is in the command stream
		<b>Programming Notes</b>		
		This bit should be set to '1' on all projects disabling Async Flip Performance mode.		
		When Async Flip Performance mode is enabled stall is in the Windower allowing the commands following the MI_WAIT_FOR_EVENT to be parsed by command streamer, this breaks the usage model of controlling the display message generation in display engine using MI_LOAD_REGISTER_IMMEDIATE commands from ring buffer.		
13	<b>Flush Performance mode</b>			
	Format: U1			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	run fast restore [Default]	No NonPipelined SV flush.	
	1h	run slow legacy restore	With NonPipelined SV flush.	
11	<b>Invalidate UHPTR enable</b>			
	Format: Enable			



## MI\_MODE - Render Mode Register for Software Interface

	If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR.	
10	<b>Reserved</b>	
	Format:	MBZ
9	<b>Rings Idle</b>	
	Format:	U1
	Read Only Status bit	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	Not Idle <b>[Default]</b>
	1h	Idle
		Parser not Idle or Ring Arbiter not Idle.
		Parser Idle and Ring Arbiter Idle.
	<b>Programming Notes</b>	
	Writes to this bit are not allowed.	
8	<b>Stop Rings</b>	
	Format:	U1
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	<b>[Default]</b>
	1h	
		Normal Operation.
		Parser is turned off and Ring arbitration is turned off.
	<b>Programming Notes</b>	
	Software must set this bit to force the Rings and Command Parser to Idle. Software must read a 1 in the Ring Idle bit after setting this bit to ensure that the hardware is idle.	
	Software must clear this bit for Rings to resume normal operation.	
6	<b>Vertex Shader Timer Dispatch Enable</b>	
	Format:	Enable
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
	0h	Disable <b>[Default]</b>
	1h	Enable
		Disable the timer for dispatch of single vertices from the vertex shader. Vertex shader will try to collect 2 vertices before a dispatch
		Enable the timer for dispatch of single vertices. Dispatch a single vertex shader thread after the timer expires.
5	<b>Reserved</b>	
	Format:	MBZ
4	<b>Reserved</b>	
	Format:	MBZ
3:1	<b>Reserved</b>	
	Format:	MBZ
0	<b>Mask IIR disable</b>	
	Format:	Disable
	Mask IIR disable. Nominally the Interrupt controller masks interrupts in the IIR register if an interrupt	



## MI\_MODE - Render Mode Register for Software Interface

acknowledge from the 3gio interface is pending. Setting this bit to a 1 allows interrupts to be visible to the interrupt controller while an interrupt acknowledge is pending.

### 1.1.10.3 FF\_Mode - Thread Mode Register

#### FF\_Mode - Thread Mode Register

Register Space:	MMIO: 0/2/0
Source:	RenderCS 0x28A01010
Access:	R/W
Size (in bits):	32
Address:	020A0h

This register is used to program the FF shader Mode.

DWord	Bit	Description	
0	31	<b>Reserved</b>	
		Format: MBZ	
	30	<b>Reserved</b>	
		Format: MBZ	
	29:26	<b>DS Hit Max Value</b>	
		Format: U4	
		<b>Description</b>	
		If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.	
		Programming the value beyond the range will have undefined behavior.	
		<b>Value</b>	
		<b>Name</b>	
		<b>Project</b>	
10		[Default]	
[1,11]			
25:20	<b>VS Hit Max Value</b>		
	Format: U6		
	<b>Description</b>		
	If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.		
	Programming the value beyond the range will have undefined behavior.		
	<b>Value</b>		
	<b>Name</b>		
	<b>Project</b>		



## FF\_Mode - Thread Mode Register

	Value	Name	Project
	10	[Default]	
	[1,58]		
19	<b>DS Reference Count Full Force Miss Enable</b>		
	Project:		
	Format:		Enable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	[Default]	On a hit to the DS cache and the associated handle's reference count is full then stall until a dereference.
	1b		On a hit to the DS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.
18:17	<b>TS Thread Dispatch Mode</b>		
	Format:		U2
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Load Balanced [Default]	Thread Dispatch will load balance the half slices of the threads. Note: this will cause possible corruption if input handles are reused due to instancing or topologies that reuse vertices(i.e. strips and fans)
	1h	Half Slice 0	All threads will be dispatched to Half Slice 0.
	2h	Half Slice 1	All threads will be dispatched to Half Slice 1.
3h	Reserved		
16	<b>TS Thread Dispatch Override Enable</b>		
	Format:		Enable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	Disable [Default]	Hardware will decide which half slice the thread will dispatch.	
1h	Enable	The value in the TS Thread Dispatch Mode will be used for dispatch.	
15	<b>VS Reference Count Full Force Miss Enable</b>		
	Format:		U1
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	[0,1]		
	0b	[Default]	On a hit to the VS cache and the associated handle's reference count is full then stall until a dereference.
	1b		On a hit to the VS cache and the associated handle's reference count is full then force the cycle as a miss and allocate a new handle.
14:13	<b>VS Thread Dispatch Mode</b>		
	Format:		U2





### 1.1.10.4 GFX\_MODE – Graphics Mode Register

<b>GFX_MODE - Graphics Mode Register</b>					
Register Space:	MMIO: 0/2/0				
Project:	All				
Source:	RenderCS				
Default Value:	0x00000800				
Size (in bits):	32				
Trusted Type:	1				
Address:	0229Ch				
<b>Description</b>			<b>Project</b>		
This register contains a control bit for the new 2-level PPGTT functions.					
Default Value = 00002800h					
DWord	Bit	<b>Description</b>			
0	31:16	<b>Mask Bits</b>			
		Format:	Mask[15:0]		
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
	14	<b>Reserved</b>			
		Project:			
		Format:	MBZ		
	13	<b>Flush TLB invalidation Mode</b>			
		Format:	U1		
		This field controls the invalidation if the TLB cache inside the hardware. When enabled this bit limits the invalidation of the TLB only to batch buffer boundaries, to pipe_control commands which have the TLB invalidation bit set and sync flushes. If disabled, the TLB caches are flushed for every full flush of the pipeline.			
	12	<b>Reserved</b>			
		Project:	All		
	Format:	MBZ			
11	<b>Replay Mode</b>				
		Format:	U1 Context Switch Granularity		
		This field controls the granularity of the replay mechanism when coming back into a previously preempted context.			
		<b>Value</b>	<b>Name</b>	<b>Description</b>	<b>Project</b>
		0h	mid-triangle preemption	Super span Level. Pipeline is not flushed. This implies commands parsed are executed speculatively and may not complete before a context switch.	
		1h	mid-cmdbuffer preemption <b>[Default]</b>	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are committed to completing before a context switch	



## GFX\_MODE - Graphics Mode Register

Programming Notes		
A fixed function pipe flush is required before modifying this field Unless pre-emption at a mid-triangle is required the bit must be set.		
10	<b>Reserved</b>	
	Project:	All
	Format:	MBZ
9	<b>Per-Process GTT Enable</b>	
	Format:	Enabled
Per-Process GTT Enable		
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
0h	PPGTT Disable <b>[Default]</b>	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.
1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space. The PD Offset and PD Cacheline Valid registers must be set in all pipes (blitter, MFX, render) before any workload is submitted to hardware. This mode enables support for big pages (32k)
8	<b>Reserved</b>	
	Format:	MBZ
7	<b>Reserved</b>	
	Format:	MBZ
6:1	<b>Reserved</b>	
	Format:	MBZ
0	<b>Reserved</b>	
	Format:	MBZ



### 1.1.10.5 GT\_MODE – GT Mode Register

<b>GT_MODE - GT Mode Register</b>																	
Register Space:	MMIO: 0/2/0																
Source:	RenderCS																
Default Value:	0x00000200																
Access:	R/W																
Size (in bits):	32																
Trusted Type:	1																
Address:	07008h																
<p>This Register is used to control the 6EU and 12EU configuration for GT.</p> <p>Write 0x01FF01FF to this register enables the 6EU mode.</p> <p>RegisterType = MMIO_SVL</p>																	
DWord	Bit	Description															
0	31:16	<b>Mask Bits</b> Format: Mask[15:0] Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)															
	15	<b>Reserved</b> Format: MBZ															
	14:11	<b>Reserved</b> Format: MBZ															
	10	<b>Reserved</b> Format: MBZ															
	9	<b>WIZ Hashing Mode High Bit</b> Format: U1  This field adds additional hashing modes in combination with the WIZ Hashing Mode field. The Value column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (low bit).  This field is don't care if the Hashing Disable bit is set.															
7		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td></td> <td>8x8 Checkerboard hashing</td> </tr> <tr> <td>1h</td> <td>[Default]</td> <td>8x4 Checkerboard hashing</td> </tr> <tr> <td>2h</td> <td></td> <td>16x4 Checkerboard hashing</td> </tr> <tr> <td>3h</td> <td></td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	0h		8x8 Checkerboard hashing	1h	[Default]	8x4 Checkerboard hashing	2h		16x4 Checkerboard hashing	3h		Reserved
	Value	Name	Description														
	0h		8x8 Checkerboard hashing														
	1h	[Default]	8x4 Checkerboard hashing														
	2h		16x4 Checkerboard hashing														
3h		Reserved															
		<b>WIZ Hashing Mode</b> Project: U1															
		Format: U1															



GT_MODE - GT Mode Register							
	<table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.</td> <td></td> </tr> <tr> <td>The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.</td> <td></td> </tr> </tbody> </table>	Description	Project	This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.		The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.	
Description	Project						
This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.							
The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.							
2	<b>Reserved</b> Format: MBZ						
0	<b>Reserved</b>						

### 1.1.10.6 Cache\_Mode\_0— Cache Mode Register 0

Cache_Mode_0 - Cache Mode Register 0											
Register Space:	MMIO: 0/2/0										
Project:	All										
Source:	RenderCS 0x00000004										
Access:	R/W										
Size (in bits):	32										
Address:	07000h										
<p>This register is used to control the operation of the Render and Sampler L2 Caches. All reserved bits are implemented as read/write.</p> <p>Before changing the value of this register, GFX pipeline must be idle i.e. full flush is required.</p> <p>This Register is saved and restored as part of Context.</p> <p>RegisterType = MMIO_SVL</p>											
DWord	Bit	Description									
0	31:16	<b>Masks</b> Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.									
	15	<b>Sampler L2 Disable</b> Format: Disable <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> <td>Sampler L2 Cache Enabled.</td> </tr> <tr> <td>1h</td> <td></td> <td>Sampler L2 Cache Disabled all accesses are treated as misses.</td> </tr> </tbody> </table>	Value	Name	Description	0h	[Default]	Sampler L2 Cache Enabled.	1h		Sampler L2 Cache Disabled all accesses are treated as misses.
Value	Name	Description									
0h	[Default]	Sampler L2 Cache Enabled.									
1h		Sampler L2 Cache Disabled all accesses are treated as misses.									
	14:12	<b>Reserved</b> Format: MBZ									



## Cache\_Mode\_0 - Cache Mode Register 0

11	<b>Reserved</b>		
	Format: MBZ		
	10	<b>Reserved</b>	
		Format: MBZ	
	9	<b>Sampler L2 TLB Prefetch Enable</b>	
		<b>Value</b>	<b>Name</b>
		0h	[Default] TLB Prefetch Disabled
		1h	TLB Prefetch Enabled
	7:6	<b>Sampler L2 Request Arbitration</b>	
		Format: U2	
		<b>Value</b>	<b>Name</b>
00b		Round Robin	
01b		Fetch are Highest Priority	
10b		Constants are Highest Priority	
11b		Reserved	
5	<b>STC Eviction Policy</b>		
	Format: Disable		
	<p>If this bit is set, RCCunit will have LRA as replacement policy. The default value i.e. ( when this bit is reset ) indicates that non-LRA eviction policy. This bit must be reset. LRA replacement policy is not supported.</p> <p>Note: If this bit is set to "1", bit 7 of 0x7010h must also be set to "1"</p>		
4	<b>RCC Eviction Policy</b>		
	Format: Disable		
	<p>If this bit is set, RCCunit will have LRA as replacement policy. The default value i.e. ( when this bit is reset ) indicates that non-LRA eviction policy. This bit must be reset. LRA replacement policy is not supported.</p> <p>Note: If this bit is set to "1", bit 7 of 0x7010h must also be set to "1"</p>		
3	<b>Hierarchical Z Disable</b>		
	Mask:	MMIO(0x2120)#19	
	Format:	U1	
	<b>Value</b>	<b>Name</b>	
	0h	Enable	
2	<b>Hierarchical Z RAW Stall Optimization Disable</b>		
	Format: U1		
	<p>The Hierarchical Z RAW Stall Optimization allows non-overlapping polygons in the same 8x4 pixel/sample area to be processed without stalling waiting for the earlier ones to write to Hierarchical Z</p>		



Cache_Mode_0 - Cache Mode Register 0		
buffer.		
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Enable      Enables the hierarchical Z RAW Stall Optimization.
	1h	Disable <b>[Default]</b> Disables the hierarchical Z RAW Stall Optimization.
1	<b>Disable clock gating in the pixel backend</b>	
	Format:	Disable
0	<b>Render Cache Operational Flush Enable</b>	
	Format:	Enable
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable <b>[Default]</b> Operational Flush Disabled (recommended for performance when not rendering to the front buffer)
	1h	Enable      Operational Flush Enabled (required when rendering to the front buffer)
	<b>Errata</b>	<b>Description</b> <b>Project</b>
	Erratum	This bit must be set to '0' (Disable)

### 1.1.10.7 Cache\_Mode\_1— Cache Mode Register 1

Cache_Mode_1 - Cache Mode Register 1		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000180	
Access:	Read/32 bit Write Only	
Size (in bits):	32	
Address:	07004h	
<b>Description</b>		<b>Project</b>
RegisterType: MMIO_SVL		
Before changing the value of this register, GFX pipeline must be idle; i.e., full flush is required. This Register is saved and restored as part of Context.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>Mask Bits for 15:0</b>
		Format:      Mask[15:0]
		Must be set to modify corresponding data bit. Reads to this field returns zero.
	15	<b>Reserved</b>
		Project:      All
		Format:      MBZ
	14	<b>Reserved</b>



## Cache\_Mode\_1 - Cache Mode Register 1

	Format:	MBZ	
12	<b>HIZ Eviction Policy</b>		
	Project:	All	
	Format:	U1	
	If this bit is set, Hizunit will have LRA as replacement policy. The default value i.e. (when this bit is reset) indicates the non-LRA eviction policy. For performance reasons, this bit must be reset.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	[Default]	Non-LRA eviction Policy
	1h		LRA eviction Policy
	<b>Programming Notes</b>		<b>Project</b>
	If this bit is set to "1", bit 3 of 0x7010h must also be set to "1"		
11	<b>Reserved</b>		
	Format:	MBZ	
8:7	<b>Sampler Cache Set XOR selection</b>		
	Project:	All	
	Format:	U2	
	These bits have an impact only when the Sampler cache is configured in 16 way set associative mode. If the cache is being used for immediate data or for blitter data these bits have no effect.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	None	No XOR.
	01b	Scheme 1	$New\_set\_mask[3:0] = Tiled\_address[16:13].$  $New\_set[3:0] \text{ less than or } = New\_set\_mask[3:0] \wedge Old\_set[3:0].$  Rationale: These bits can distinguish among 16 different equivalent classes of virtual pages. These bits also represent the lsb for tile rows ranging from a pitch of 1 tile to 16 tiles.
	10b	Scheme 2	$New\_set\_mask[3] = Tiled\_address[17] \wedge Tiled\_address[16].$  $New\_set\_mask[2] = Tiled\_address[16] \wedge Tiled\_address[15].$  $New\_set\_mask[1] = Tiled\_address[15] \wedge Tiled\_address[14].$  $New\_set\_mask[0] = Tiled\_address[14] \wedge Tiled\_address[13].$
			<b>Project</b>
			All



## Cache\_Mode\_1 - Cache Mode Register 1

			<p><math>\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0]</math>.</p> <p>Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row size, it reduces the chance of aliasing on sets.</p>	
	11b	Scheme 3 <b>[Default]</b>	<p><math>\text{New\_set\_mask}[3] = \text{Tiled\_address}[22] \wedge \text{Tiled\_address}[21] \wedge \text{Tiled\_address}[20] \wedge \text{Tiled\_address}[19]</math>.</p> <p><math>\text{New\_set\_mask}[2] = \text{Tiled\_address}[18] \wedge \text{Tiled\_address}[17] \wedge \text{Tiled\_address}[16]</math>.</p> <p><math>\text{New\_set\_mask}[1] = \text{Tiled\_address}[15] \wedge \text{Tiled\_address}[14]</math>.</p> <p><math>\text{New\_set\_mask}[0] = \text{Tiled\_address}[13]</math>.</p> <p><math>\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0]</math>.</p> <p>Rationale: More bits on each XOR can give better statistical uniformity on sets and since each XOR has different bits, it reduces the chance of aliasing on sets even more.</p>	
6	<b>Pixel Backend sub-span collection Optimization Disable</b>			
	Format:		Disable	
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	<b>[Default]</b>	Enables two contiguous quads to be collected as 4X2 access for RCZ interface. This allows for less bank collision and less RAM power on RCZ.	
	1h		Disables this optimization and therefore only one valid sub-span is sent to RCZ on the 4X2 interface.	
	<b>Programming Notes</b>		<b>Project</b>	
	This bit must be set.			
5	<b>MCS Cache Disable</b>			
	Format:		Disable	
	For Programming restrictions please refer to the 3D Pipeline.			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	



Cache_Mode_1 - Cache Mode Register 1			
	0h	[Default]	MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non MSRT.
	1h		MCS cache is disabled. Hence no MSAA compression for MSRT and no color clear for non-MSRT.
4	<b>Reserved</b>		
	Format:		MBZ
3	<b>Depth Read Hit Write-Only Optimization Disable</b>		
	Format:		Disable
		<b>Description</b>	<b>Project</b>
		This bit must always be reset to "0".	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	[Default]	Read Hit Write-only optimization is enabled in the Depth cache (RCZ).
	1h		Read Hit Write-only optimization is disabled in the Depth cache (RCZ).
2:1	<b>Reserved</b>		

### 1.1.10.8 GAFS\_MODE — Mode Register for GAFS

GAFS_MODE - Mode Register for GAFS			
Register Space:		MMIO: 0/2/0	
Source:		RenderCS	
Default Value:		0x00000000	
Access:		R/W	
Size (in bits):		32	
Trusted Type:		1	
Address:		0212Ch	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:16	<b>Mask Bits</b>	
		Format:	Mask[15:0]
		Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.	
	15:10	<b>Reserved</b>	
		Format:	MBZ
	8:2	<b>Reserved</b>	
		Format:	MBZ
0	<b>Selection of Arbitration for GAFS</b>		



## GAFS\_MODE - Mode Register for GAFS

	Format:		MBZ
GAFS data return policy from FFROB is a round-robin. This bit freezes the round robin to FF pipeline order.			

### 1.1.10.9 INSTPM—Instruction Parser Mode Register

## INSTPM - Instruction Parser Mode Register

Register Space:	MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Trusted Type:	1

Address: 020C0h

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated – useful for ensuring the completion (vs. only parsing) of rendering instructions.

#### Programming Notes

- If an instruction type is disabled, the parser will read those instructions but not process them.

Error checking will be performed even if the instruction is ignored.

All Reserved bits are implemented.

This Register is saved and restored as part of Context.

DWord	Bit	Description
0	31:1	<b>Mask Bits</b>
	6	Format: Mask[15:0] Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
	14:1	<b>Reserved</b>
	3	Format: MBZ
11	11	<b>CLFLUSH Toggle</b>
		Format: U1
	This bit changes polarity each time the MI_CLFLUSH command completes.	



## INSTPM - Instruction Parser Mode Register

10	<b>Reserved</b>		
	Format:		MBZ
9	<b>TLB Invalidate</b>		
	Format:		U1
	If set, this bit allows the command stream engine to invalidate the 3D render TLBs. This bit is valid only with the Sync flush enable. Note: GFX soft resets do not invalidate TLBs, it is up to GFX driver to explicitly invalidate TLBs post reset.		
8	<b>Memory Sync Enable</b>		
	Format:		U1
	If set, this bit allows the command stream engine to write out the data from the local caches to memory. This bit is valid only with the Sync flush enable		
7	<b>Force Sync Command Ordering</b>		
	Format:		Enable
	<b>Description</b>		<b>Project</b>
	By default, driver/OS synchronization commands (MI_STORE_DATA_IMM, for instance) can execute out of order with respect to 3D state and 3D primitive commands. When set, this bit forces ordering of these commands. See section 3.2.2 for a list of these commands.		
	[This bit should be programmed to 1.		
	<b>Value</b>	<b>Name</b>	
	0b	[Default]	
	1b		
6	<b>CONSTANT_BUFFER Address Offset Disable</b>		
	Format:		Disable
	When this bit is clear, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a DynamicStateOffset. That is, it serves as an offset from the Dynamic State Base Address. Accesses will be subject to Dynamic State bounds checking. When this bit is set, the 3DSTATE_CONSTANT_* Buffers' Starting Address is used as a true GraphicsAddress (not an offset). No bounds checking will be performed during access.		
5	<b>Sync Flush Enable</b>		
	Format:		U1
	This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush (Programming Environment).		
	<b>Programming Notes</b>		<b>Project</b>
	<ul style="list-style-type: none"> <li>The command parser must be stopped prior to issuing this command by setting the Stop Rings bit in register MI_MODE. Only after observing Rings Idle set in</li> </ul>		



## INSTPM - Instruction Parser Mode Register

	<p>MI_MODE can a Sync Flush be issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the command parser is re-enabled by clearing Stop Rings.</p>			
	<p>Workaround :</p> <p>Write 0x2050[31:0] = 0x00010001 (disable sequence)</p> <p>Write 0x2700[31:0] = 0x00000000 (Wake up CS but don't do anything)</p> <p>Poll 0x22AC[3:0] = 0 (Guarantees render pipe is awake)</p> <p>VT-d request(Sync Flush) (Normal VT-d cycles(Replace with Sync Flush Steps)</p> <p>Write 0x2050[31:0] = 0x00010000 ( Enable sequence (to enter RC6) )</p>			
3	<p><b>Media Instruction Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check Media instructions, but not execute them. Format = Disable</p>	Format:	U1	
Format:	U1			
2	<p><b>3D Rendering Instruction Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check 3D Rendering instructions, but not execute them. This bit must always be set by software if 3D State Instruction Disable is set. Setting this bit without setting 3D State Instruction Disable is allowed.</p> <p>Format = Disable</p>	Format:	U1	
Format:	U1			
1	<p><b>3D State Instruction Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table>	Format:	Disable	
Format:	Disable			
0	<p><b>Texture Palette Load Instruction Disable</b></p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This bit instructs the Renderer instruction parser to parse and error-check Texture Palette Load instructions, but not execute them. Format = Disable</p>	Format:	U1	
Format:	U1			



### 1.1.10.10 EXCC—Execute Condition Code Register

<b>EXCC - Execute Condition Code Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W,RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	02028h	
<p>This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0.</p> <p>This register also contains control for the invalidation of indirect state pointers on context restore.</p>		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Format: Mask[15:0]
		These bits serves as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
	15:12	<b>Reserved</b>
		Format: MBZ
	11	<b>Pending Indirect State Dirty Bit</b>
		This field keeps track of whether or not an indirect state pointer command has been parsed in the current context. Clears either on a context save or explicitly through a flush command.
	10:7	<b>Pending Indirect State Counter</b>
		This field keeps track of the maximum number of indirect state pointers pending in the system. When the register is saved/restored, it saves either a value of 1 or 0. This field is Read-Only.
	6:5	<b>Reserved</b>
	Format: MBZ	
4:0	<b>User Defined Condition Codes</b>	
	The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).	



### 1.1.10.11 NOPID — NOP Identification Register

<b>NOPID - NOP Identification Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Size (in bits):	32	
Trusted Type:	1	
Address:	02094h	
<b>Description</b>		<b>Project</b>
Access: RW		
The NOPID register contains the Noop Identification value specified by the last MI_NOOP instruction that enabled this register to be updated.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:22	<b>Reserved</b>
		Format: MBZ

### 1.1.10.12 FBC RT BASE ADDRESS REGISTER

<b>FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	Read/32 bit Write Only	
Size (in bits):	32	
Address:	07020h	
This Register is saved and restored as part of Context.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:12	<b>FBC RT Base Address</b>
		Format: PPGraphicsAddress[31:12]
		4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target. Must be set to modify corresponding data bit. Reads to this field returns zero. This base address must be the one that is either front buffer or the back-buffer (a flip target). It can be only programmed once per context. It must be programmed before any draw call binding that render target base address.
	11:2	<b>Reserved</b>
		Format: MBZ
1		<b>FBC Front Buffer Target</b>
		Format: Enable



## FBC\_RT\_BASE\_ADDR\_REGISTER - FBC\_RT\_BASE\_ADDR\_REGISTER

Value	Name	Description	Project
0h	[Default]	FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.	
1h		FBC is targeting the Font Buffer for compression. This buffer cannot be cached in the MLC/LLC. FBC compression can begin after any RC flush.	
<b>0 PPGTT Render Target Base Address Valid for FBC</b>			
Access:		None	
Exists If:		Always	
Format:		Enable	
Format:		GraphicsAddress[31:0]U32	
Value	Name	Description	Project
0h	[Default]	Base address in this register [31:12] is not valid and therefore FBC will not get any modifications from rendering.	
1h		Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.	
<b>Programming Notes</b>			
Workaround : Do not enable Render Command Streamer tracking for FBC. Instead insert a LRI to address 0x50380 with data 0x00000004 after the PIPE_CONTROL that follows each render submission.			

### 1.1.10.13 RVSYNC – Render/Video Semaphore Sync Register

## RVSYNC - Render/Video Semaphore Sync Register

Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	02040h	
This register is written by VCS, read by CS.		
DWord	Bit	Description
0	31:0	<b>Semaphore Data</b> Semaphore data for synchronization between render engine and blitter engine.



### 1.1.10.14 RBSYNC – Render/Blitter Semaphore Sync Register

<b>RBSYNC - Render/Blitter Semaphore Sync Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	02044h	
This register is written by BCS, read by CS.		
DWord	Bit	Description
0	31:0	<b>Semaphore Data</b> Semaphore data for synchronization between render engine and blitter engine.

### 1.1.11 RINGBUF — Ring Buffer Registers

See the “Device Programming Environment” chapter for detailed information on these registers

#### 1.1.11.1 RING\_BUFFER\_TAIL

<b>RING_BUFFER_TAIL - Ring Buffer Tail</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Access:	R/W	
Address:	02030h	
Name:	RCS Ring Buffer Tail	
ShortName:	RCS_RING_BUFFER_TAIL	
Address:	12030h	
Name:	VCS Ring Buffer Tail	
ShortName:	VCS_RING_BUFFER_TAIL	
Address:	22030h	
Name:	BCS Ring Buffer Tail	
ShortName:	BCS_RING_BUFFER_TAIL	
<p>These registers are used to define and operate the “ring buffer” mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information.</p> <p>Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.</p> <p>Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when</p>		



RING_BUFFER_TAIL - Ring Buffer Tail		
empty.		
DWord	Bit	Description
0	31:21	<b>Reserved</b> Format: MBZ
	20:3	<b>Tail Offset</b> Format: GraphicsAddress[20:3] This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data – which may require instruction padding by software. See <b>Head Offset</b> for more information.
	2:0	<b>Reserved</b> Format: MBZ

### 1.1.11.2 RING\_BUFFER\_HEAD

RING_BUFFER_HEAD - Ring Buffer Head		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Access:	R/W	
Address:	02034h	
Name:	RCS Ring Buffer Head	
ShortName:	RCS_RING_BUFFER_HEAD	
Address:	12034h	
Name:	VCS Ring Buffer Head	
ShortName:	VCS_RING_BUFFER_HEAD	
Address:	22034h	
Name:	BCS Ring Buffer Head	
ShortName:	BCS_RING_BUFFER_HEAD	
<p>This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.</p> <p><b>Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.</b></p>		
DWord	Bit	Description
0	31:21	<b>Wrap Count</b>
		Format: U11 count of ring buffer wraps



<b>RING_BUFFER_HEAD - Ring Buffer Head</b>	
	<p>This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head “Pointer” which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.</p>
20:2	<p><b>Head Offset</b></p> <p>Format: GraphicsAddress[20:2] DWord Offset</p> <p>This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field to select the first DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is enabled is UNDEFINED). Subsequently, the device will increment this offset as it executes instructions – until it reaches the QWord specified by the <b>Tail Offset</b>. At this point the ring buffer is considered “empty”.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>A RB can be enabled empty or containing some number of valid instructions.</p>
1	<p><b>Reserved</b></p> <p>Format: MBZ</p>
0	<p><b>Wait for Condition Indicator</b></p> <p>Source: RenderCS</p> <p>This is a read only value used to indicate whether or not the command streamer is currently waiting for a conditional code to be cleared from 0x2028</p>
0	<p><b>Reserved</b></p> <p>Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS</p> <p>Format: MBZ</p>

### 1.1.11.3 RING\_BUFFER\_START

<b>RING_BUFFER_START - Ring Buffer Start</b>	
Register Space:	MMIO: 0/2/0
Default Value:	0x00000000
Access:	R/W
Address:	02038h
Name:	RCS Ring Buffer Start
ShortName:	RCS_RING_BUFFER_START
Address:	12038h
Name:	VCS Ring Buffer Start
ShortName:	VCS_RING_BUFFER_START
Address:	22038h
Name:	BCS Ring Buffer Start



<b>RING_BUFFER_START - Ring Buffer Start</b>		
ShortName:		BCS_RING_BUFFER_START
<p>These registers are used to define and operate the “ring buffer” mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.</p>		
DWord	Bit	Description
0	31:12	<b>Starting Address</b>
		Format: GraphicsAddress[31:12]RingBuffer This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.
	11:0	<b>Reserved</b>
		Format: MBZ

#### 1.1.11.4 RING\_BUFFER\_CONTROL

<b>RING_BUFFER_CTL - Ring Buffer Control</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Access:	R/W	
Address:	0203Ch	
Name:	RCS Ring Buffer Control	
ShortName:	RCS_RING_BUFFER_CTL	
Address:	1203Ch	
Name:	VCS Ring Buffer Control	
ShortName:	VCS_RING_BUFFER_CTL	
Address:	2203Ch	
Name:	BCS Ring Buffer Control	
ShortName:	BCS_RING_BUFFER_CTL	
<p>These registers are used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.</p>		
<p><b>Ring Buffer Head and Tail Offsets must be properly programmed before it is enabled. A Ring Buffer can be enabled when empty.</b></p>		
DWord	Bit	Description
0	31:21	Reserved



## RING\_BUFFER\_CTL - Ring Buffer Control

	Format:	MBZ	
20:12	<b>Buffer Length</b>		
	Format:	U9-1 in 4 KB pages – 1	
	This field is written by SW to specify the length of the ring buffer in 4 KB Pages. Range = [0 = 1 page = 4 KB, 1FFh = 512 pages = 2 MB]		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0		1 page = 4 KB
	1FFh		512 pages = 2 MB
11	<b>RBWait</b>		
	Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a “1” to clear this bit, write of “0” has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.		
10	<b>Semaphore Wait</b>		
	<b>Description</b>		<b>Project</b>
	Indicates that this ring has executed a MI_SEMAPHORE_MBOX instruction with register compare and is currently waiting.		
9	<b>Reserved</b>		
	Format:	MBZ	
8	<b>Reserved</b>		
	Source:	RenderCS, BlitterCS	
	Format:	MBZ	
8	<b>Disable Register Accesses</b>		
	Source:	VideoCS, VideoCS2, VideoEnhancementCS	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	R/W	Ring is allowed to access (read or write) MMIO space.
	1	Read Only	Ring is not allowed to <u>write</u> MMIO space. Ring <b>is</b> allowed to read registers.
7:3	<b>Reserved</b>		
	Format:	MBZ	
2:1	<b>Automatic Report Head Pointer</b>		
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
	<b>Description</b>		<b>Project</b>
	This field is written by software to control the automatic “reporting” (write) of this ring buffer’s “Head Pointer” register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.		
	The head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page when it passes each 4KB page boundary. When the above-mentioned bit is set, reporting will behave just as on the prior devices (as documented above), and option 2 is not legal.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0	MI_AUTOREPORT_OFF	Automatic reporting disabled



<b>RING_BUFFER_CTL - Ring Buffer Control</b>		
1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)
2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.
3	MI_AUTOREPORT_128KB	Report every 32 pages (128KB)
2:1	<b>Reserved</b>	
	Source:	RenderCS
	Format:	MBZ
0	<b>Ring Buffer Enable</b>	
	Format:	Enable
	This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.	
	<b>Programming Notes</b>	<b>Project</b>
	SW should follow the below programming notes while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset.	
	SW should set the Force Wakeup bit to prevent GT from entering C6.	
	SW should dispatch workload (dummy) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states should point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register.	
	Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.	

### 1.1.11.5 UHPTR — Pending Head Pointer Register

<b>UHPTR - Pending Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Default Value:	0x00000000
Access:	R/W
Address:	02134h
Name:	RCS Pending Head Pointer Register
ShortName:	RCS_UHPTR
Address:	12134h
Name:	VCS Pending Head Pointer Register
ShortName:	VCS_UHPTR
Address:	22134h
Name:	BCS Pending Head Pointer Register



<b>UHPTR - Pending Head Pointer Register</b>			
ShortName:		BCS_UHPTR	
<b>Programming Notes</b>			
Once SW uses UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the preempted context status before submitting the new workload. In case SW doesn't want to save the state of the preempted context, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new workloads.			
DWord	Bit	Description	
0	31:3	<b>Head Pointer Address</b>	
		Format: GraphicsAddress[31:3] This register represents the GFX address offset where execution should continue in the ring buffer following execution of an MI_ARB_CHECK command.	
	2:1	<b>Reserved</b>	
		Format: MBZ	
0	0	<b>Head Pointer Valid</b>	
		This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated.	
		<b>Value Name</b>	
		<b>Description</b>	
	0	InValid	No valid updated head pointer register, resume execution at the current location in the ring buffer
	1	Valid	Indicates that there is an updated head pointer programmed in this register

### 1.1.12 Watchdog Timer Registers

These 2 registers together implement a watchdog timer. Writing ones to the control register enables the counter, and writing zeroes disables the counter. The 2<sup>nd</sup> register is programmed with a threshold value which, when reached, signals an interrupt then resets the counter to 0. Program the threshold value before enabling the counter or extremely frequent interrupts may result.

Note that the counter itself is not observable. It increments with the main render clock.



### 1.1.12.1 PR\_CTR\_CTL—Render Watchdog Counter Control

<b>PR_CTR_CTL - Render Watchdog Counter Control</b>				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02178h			
DWord	Bit	Description		
0	31	<b>Count Select</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">select</td> </tr> <tr> <td colspan="2">0 – Use the timestamp to increment the watchdog count (every 640ns) 1 – Use the fixed function clock (csclk) to increment the watchdog count</td> </tr> </table>	Format:	select
Format:	select			
0 – Use the timestamp to increment the watchdog count (every 640ns) 1 – Use the fixed function clock (csclk) to increment the watchdog count				
	30:0	<b>Counter Logic Op</b> This field specifies the action to be taken by the clock counter to generate interrupts. Writing 0 into this register causes a core render clock counter to be kicked off. Writing 1 into this register causes a core render clock counter to be stopped and reset to 0.		

### 1.1.12.2 PR\_CTR\_THRSH—Render Watchdog Counter Threshold

<b>PR_CTR_THRSH - Render Watchdog Counter Threshold</b>			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x00150000		
Access:	R/W		
Size (in bits):	32		
Address:	0217Ch		
DWord	Bit	Description	
0	31:0	<b>Counter logic Threshold</b>	
		Default Value:	00150000h
		Format:	U32
		This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the “Media Hang Notify” interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.	



### 1.1.12.3 PR\_CTR—Render Watchdog Counter

PR_CTR - Render Watchdog Counter		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	02190h	
DWord	Bit	Description
0	31:0	<b>Counter Value</b>
		Format: U32
		This register reflects the render watchdog counter value itself. It cannot be written to.

### 1.1.13 Interrupt Control Registers

The Interrupt Control Registers described in this section all share the same bit definition. The bit definition is as follows:

Bit Definition for Interrupt Control Registers		
Source:	RenderCS	
Default Value:	0x00000000	
DWord	Bit	Description
0	31:12	<b>Reserved</b>
		Format: MBZ
		Reserved for other command streamers - can not be allocated by main command streamer.
	11:10	<b>Reserved</b>
		Format: MBZ
		These bits may be assigned to interrupts on future products/steppings.
9		<b>Performance Monitoring Buffer Half-Full Interrupt</b>
		For internal trigger (timerbased) based reporting, if the report buffer crosses half full limit, this interrupt is generated.
8		<b>Context Switch Interrupt</b>
7		<b>Page Fault</b>
		Project: All



## Bit Definition for Interrupt Control Registers

		Description	Project
		This bit is set whenever there is a pending GGTT/PPGTT (page or directory) fault in Render command streamer.	
6	<b>Timeout Counter Expired</b>	Set when the render pipe timeout counter (0x02190) has reached the timeout thresh-hold value (0x0217c).	
5	<b>Reserved</b>		
	Format:		MBZ
4	<b>PIPE_CONTROL Notify Interrupt</b>	The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.	
3	<b>Render Command Parser Master Error</b>	<p>When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.</p> <p><b>Page Table Error:</b> Indicates a page table error.</p> <p><b>Instruction Parser Error:</b> The Render Instruction Parser encounters an error while parsing an instruction.</p>	
2	<b>Sync Status</b>		
		This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). <b>It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled.</b>	
0	<b>Render Command Parser User Interrupt</b>	This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.	



The following table specifies the settings of interrupt bits stored upon a “Hardware Status Write” due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
9	<b>Performance Monitoring Buffer Half-Full Interrupt</b>	Set when event occurs, cleared when event cleared
8	<b>Context Switch Interrupt:</b> Set when a context switch has just occurred.	Not supported to be unmasked
7	<b>Page Fault:</b> This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	<b>Media Decode Pipeline Counter Exceeded Notify Interrupt:</b> The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	<b>L3 Parity interrupt</b>	
4	PIPE_CONTROL packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Toggled every SyncFlush Event
1	Reserved	
0	User Interrupt	0

### 1.1.13.1 HWSTAM — Hardware Status Mask Register

<b>HWSTAM - Hardware Status Mask Register</b>	
Register Space:	MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0xFFFFFFFF
Access:	R/W,RO
Size (in bits):	32
Trusted Type:	1
Address:	02098h
<p>The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.</p>	
<b>Programming Notes</b>	
<ul style="list-style-type: none"> <li>To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).</li> <li>At most 1 bit can be unmasked at any given time.</li> </ul>	



DWord	Bit	Description
0	31:0	<b>Hardware Status Mask Register</b>
		Default Value: FFFFFFFFh
		Format: Array of Masks
		Refer to the Interrupt Control Register section for bit definitions. Reserved bits are RO.

### 1.1.13.2 IMR—Interrupt Mask Register

IMR - Interrupt Mask Register														
Register Space:	MMIO: 0/2/0													
Project:	All													
Source:	RenderCS													
Default Value:	0xFFFFFFFF													
Access:	R/W,RO													
Size (in bits):	32													
Address:	020A8h													
The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.														
DWord	Bit	Description												
0	31:0	<b>Interrupt Mask Bits</b>												
		Format: InterruptMask[32] Refer to the Interrupt Control Register section for bit definitions.												
		This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR. Reserved bits in the Interrupt Control Register are RO.												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>FFFF FFFFh</td> <td>[Default]</td> <td></td> </tr> <tr> <td>0h</td> <td>Not Masked</td> <td>Will be reported in the IIR</td> </tr> <tr> <td>1h</td> <td>Masked</td> <td>Will not be reported in the IIR</td> </tr> </tbody> </table>	Value	Name	Description	FFFF FFFFh	[Default]		0h	Not Masked	Will be reported in the IIR	1h	Masked	Will not be reported in the IIR
Value	Name	Description												
FFFF FFFFh	[Default]													
0h	Not Masked	Will be reported in the IIR												
1h	Masked	Will not be reported in the IIR												

### 1.1.13.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1' (except for the unrecoverable bits described below).

The following table describes the Hardware-Detected Error bits:



Hardware-Detected Error Bit Definitions			
Source:	RenderCS		
Default Value:	0x00000000		
DWord	Bit	Description	
0	31:3	<b>Reserved</b>	
		Format: MBZ	
	2	<b>Reserved</b>	
		Format: MBZ	
	1	<b>Reserved</b>	
		Format: MBZ	
	0	<b>Instruction Error</b>	
		This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include:	
		Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Deafeatured MI Instruction Opcodes:	
		<b>Value</b>	<b>Name</b> <b>Description</b>
1		Instruction Error detected	
<b>Programming Notes</b>			
This error indications cannot be cleared except by reset (i.e., it is a fatal error).			

### 1.1.13.3.1 EIR — Error Identity Register

EIR - Error Identity Register		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W,RO	
Size (in bits):	32	
Address:	020B0h	
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)), except for the unrecoverable bits described.)		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Format: MBZ
	15:0	<b>Error Identity Bits</b>
	Format:	Array of Error condition bits See the table titled Hardware-Detected Error Bits.
This register contains the persistent values of ESR error status bits that are unmasked via the EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined) bits in		



<b>EIR - Error Identity Register</b>	
<p>this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a 1 to the appropriate bit(s) in this field. If required, software should then proceed to clear the Master Error bit of the IIR. Reserved bits are RO.</p>	
Value	Name
1h	Error occurred
<b>Programming Notes</b>	
<p>Writing a 1 to a set bit will cause that error condition to be cleared. However, neither the Page Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error).</p>	

### 1.1.13.3.2 EMR—Error Mask Register

<b>EMR - Error Mask Register</b>				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x000000FF			
Access:	R/W,RO			
Size (in bits):	32			
Address:	020B4h			
<p>The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.</p>				
DWord	Bit	Description		
0	31:8	<b>Reserved</b>		
		Format: Must Be One		
		<b>Programming Notes</b>		
		These bits are not implemented in HW and must be set to '1'		
7:0	7:0	<b>Error Mask Bits</b>		
		Format: Array of error condition mask bits See the table titled Hardware-Detected Error Bits.		
		This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.		
		Value	Name	Description
		FFh	<b>[Default]</b>	
0h	Not Masked	Will be reported in the EIR		
1h	Masked	Will not be reported in the EIR		



### 1.1.13.3.3 ESR—Error Status Register

<b>ESR - Error Status Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RO	
Size (in bits):	32	
Address:	020B8h	
The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Format: MBZ
	15:0	<b>Error Status Bits</b>
		Format: Array of error condition bits See the table titled Hardware-Detected Error Bits.
This register contains the non-persistent values of all hardware-detected error condition bits.		
	<b>Value</b>	<b>Name</b>
	1h	Error Condition Detected

## 1.1.14 Logical Context Support

### 1.1.14.1 BB\_ADDR — Batch Buffer Head Pointer

<b>BB_ADDR - Batch Buffer Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Default Value:	0x00000000
Access:	RO
Size (in bits):	32
Address:	02140h
Name:	RCS Batch Buffer Head Pointer Register
ShortName:	RCS_BB_ADDR
Address:	12140h
Name:	VCS Batch Buffer Head Pointer Register
ShortName:	VCS_BB_ADDR
Address:	1A140h



<b>BB_ADDR - Batch Buffer Head Pointer Register</b>			
Name:	VECS Batch Buffer Head Pointer Register		
ShortName:	VECS_BB_ADDR		
Address:	22140h		
Name:	BCS Batch Buffer Head Pointer Register		
ShortName:	BCS_BB_ADDR		
This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.			
<b>Programming Notes</b>			
<b>Programming Restriction:</b> This register should NEVER be programmed by driver. This is for HW internal use only.			
DWord	Bit	Description	
0	31:3	<b>Batch Buffer Head Pointer</b>	
		Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
		Format: GraphicsAddress[31:3]	
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.	
	31:2	<b>Batch Buffer Head Pointer</b>	
		Source: RenderCS	
		Format: GraphicsAddress[31:2]	
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will be meaningless.	
	2	<b>Reserved</b>	
		Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
	Format: MBZ		
1	<b>Reserved</b>		
	Format: MBZ		
0	<b>Valid</b>		
	Format: U1		
	<b>Value</b>	<b>Name</b>	
	<b>Description</b>		
	0h	Invalid <b>[Default]</b>	Batch buffer Invalid
	1h	Valid	Batch buffer Valid



### 1.1.14.2 BB\_STATE – Batch Buffer State Register

<b>BB_STATE - Batch Buffer State Register</b>				
Register Space:	MMIO: 0/2/0			
Source:	RenderCS			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	02110h			
Name:	RCS Batch Buffer State Register			
ShortName:	RCS_BB_STATE			
<p>This register contains the attributes of the current batch buffer initiated from the Ring Buffer. These include the security indicator.</p> <p>This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.</p> <p>This register is saved and restored with context.</p>				
DWord	Bit	Description		
0	31:9	<b>Reserved</b>		
		Format: MBZ		
	8	<b>Reserved</b>		
		Format: MBZ		
	7	<b>Reserved</b>		
		Format: MBZ		
	5	<b>Address Space Indicator</b>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	GGTT <b>[Default]</b>	This batch buffer is located in GGTT memory
	1h	PPGTT	This batch buffer is located in PPGTT memory.	
	3:0	<b>Reserved</b>		
Format: MBZ				



### 1.1.14.3 CCID—Current Context Register

<b>CCID - Current Context Register</b>						
Register Space:	MMIO: 0/2/0					
Source:	RenderCS					
Default Value:	0x00000000					
Access:	R/W					
Size (in bits):	32					
Address:	02180h					
This register contains the current logical rendering context address associated with the ring buffer in ring buffer mode of scheduling. This register contents are not valid in Exec-List mode of scheduling.						
<b>Programming Notes</b>						
The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI_SET_CONTEXT command.						
DWord	Bit	Description				
0	31:12	<b>Logical Render Context Address (LRCA)</b>				
		Default Value: 0h				
		Format: GraphicsAddress[31:11]				
		This field contains the 4 KB-aligned Graphics Memory Address of the current Logical Rendering Context. Bit 11 MBZ.				
	11:10	<b>Reserved</b>				
		Format: MBZ				
	8	<b>Reserved</b>				
		Format: Must Be One				
	7:4	<b>Reserved</b>				
		Format: MBZ				
	3	<b>Extended State Save Enable</b>				
		Format: Enable If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, is saved as part of switching away from this logical context.				
	2	<b>Extended State Restore Enable</b>				
Format: Enable If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, was loaded (or restored) as part of switching to this logical context.						
1	<b>Reserved</b>					
	Format: MBZ					
0	<b>Valid</b>					
	Format: U1					
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Invalid [Default]</td> <td>The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Invalid [Default]
Value	Name	Description				
0h	Invalid [Default]	The other fields of this register are invalid. A switch away from the context will not invoke a context save operation.				



## CCID - Current Context Register

		1h	Valid	The other fields of this register are valid, and a switch from the context will invoke the normal context save/restore operations.
--	--	----	-------	--

### 1.1.14.4 CXT\_SIZE—Context Sizes

## CXT\_SIZE - Context Sizes

Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x48A7B8CD
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Address:	021A8h

The actual size of a logical rendering context is the amount of data stored/restored during a context switch and is measured in 64B cache lines. This register will be power context save/restored. Note that this register will default to the correct value, so software should not have to modify it.

DWord	Bit	Description
0	31:25	<b>Power Context Size</b> Default Value: <span style="float: right;">24h</span> This field indicates the Power context data that need to be save restored.
	24:22	<b>Ring Context Size</b> Default Value: <span style="float: right;">2h</span> This field indicates the Ring context data that need to be save restored.
	21:16	<b>Render Context Size</b> Default Value: <span style="float: right;">27h</span> This field indicates the render context data that need to be save restored when extended mode is not enabled for a context.
	15:9	<b>Extended Context Size</b> Default Value: <span style="float: right;">5Ch</span> This field indicates the render context data that need to be save restored when extended mode is enabled for a context. Note: Render context is subset of this context.
	8:6	<b>GT1 Mode</b> Default Value: <span style="float: right;">3h</span> This field indicates the amount of data that need not be save/restored from render context in GT1 mode. Note: This is the amount of data not save/restored from TDL and SC in GT1 mode.
	5:0	<b>VF State Context Size</b> Default Value: <span style="float: right;">Dh</span> This field indicates the amount of VF unit data context save/restored in cachelines.



### 1.1.14.5 MTCH\_CID\_RST – Matched Context ID Reset Register

<b>MTCH_CID_RST - Matched Context ID Reset Register</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	0222Ch	
<p>This register is used to generate a Context ID specific reset (Render Only). To initiate a reset, the register is written with the pending bit set. Hardware compares the current context ID with the register and on match generates a Render Only reset. After reset is complete, HW clears the pending bit and can be programmed to generate an interrupt. The match bit is set. If the current context ID does not match this register, the pending bit is reset and an interrupt is generated. The match bit is reset. The match indicates the result of the last comparison, and its valid only when pending bit is zero. Please see MCIDRST interrupt bit assignment in the Interrupt Control Registers.</p>		
DWord	Bit	Description
0	31:12	<b>Match Context ID</b>
		Format: U20 Contains the context ID to be compared with the currently running context ID.
	11:2	<b>Reserved</b>
		Format: MBZ
1	<b>Match</b>	
	Format: U20 This bit indicates the result of the match operation; 1 means the Current Context ID matches the Match Context ID field.	
0	<b>Pending</b>	
	Format: U20 This bit indicates that a matched context ID reset is pending. The bit should be set when the register is written (in order to have a pending MTCH_CID_RST request), and will be reset by hardware to indicate that the operation is completed (Either with a match or mismatch)	



### 1.1.14.6 SYNC\_FLIP\_STATUS – Wait for Event and Display Flip Flags Register

<b>SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register</b>	
Register Space:	MMIO: 0/2/0
Project:	All
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	022D0h
Name:	RCS Wait For Event and Display Flip Flags Register
ShortName:	RCS_SYNC_FLIP_STATUS
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.	
<b>Programming Notes</b>	
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
DWord	Bit Description
0	31 <b>Reserved</b> Format: _____ MBZ
	30 <b>Display Plane A Asynchronous Display Flip Pending</b> Format: _____ Enable This field enables a wait for the duration of a Display Plane A “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
	29 <b>Display Plane A Synchronous Flip Display Pending</b> Format: _____ Enable This field enables a wait for the duration of a Display Plane A “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
	28 <b>Display Sprite A Synchronous Flip Display Pending</b> Format: _____ Enable This field enables a wait for the duration of a Display Sprite A “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.
	27 <b>Reserved</b> Format: _____ MBZ
	26 <b>Display Plane B Asynchronous Display Flip Pending</b> Format: _____ Enable This field enables a wait for the duration of a Display Plane B “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

	now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).				
25	<p><b>Display Plane B Synchronous Flip Display Pending</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
24	<p><b>Display Sprite B Synchronous Flip Display Pending</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable				
23	<p><b>Display Plane A Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Source:</td> <td>RenderCS</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Source:	RenderCS	Format:	Enable
Source:	RenderCS				
Format:	Enable				
22	<p><b>Display Plane A Asynchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
21	<p><b>Display Plane A Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable				
20	<p><b>Display Sprite A Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Sprite A Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable				
19	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ				



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

18	<b>Display Pipe A Scan Line Wait Enable</b>	Format:	Enable
<p>This field enables a wait while a Display Pipe A Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>			
17	<b>Display Pipe A Vertical Blank Wait Enable</b>	Format:	Enable
<p>This field enables a wait until the next Display Pipe A Vertical Blank event occurs. This event is defined as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>			
16	<b>Display Pipe A H Blank Wait Enable</b>	Format:	Enable
<p>This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is defined as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions.</p>			
15	<b>Display Plane B Asynchronous Performance Flip Pending Wait Enable</b>	Source:	RenderCS
		Format:	Enable
<p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>			
14	<b>Display Plane B Asynchronous Flip Pending Wait Enable</b>	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>			
13	<b>Display Plane B Synchronous Flip Pending Wait Enable</b>	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>			
12	<b>Display Sprite B Synchronous Flip Pending Wait Enable</b>	Format:	Enable
<p>This field enables a wait for the duration of a Display Sprite B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>			



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

11	<b>Reserved</b>	Format: MBZ												
10	<b>Display Pipe B Scan Line Wait Enable</b>	Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.												
9	<b>Display Pipe B Vertical Blank Wait Enable</b>	Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).												
8	<b>Display Pipe B H Blank Wait Enable</b>	Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This event is defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions.												
7:5	<b>Reserved</b>	Format: MBZ												
4:0	<b>Condition Code Wait Select</b>	This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared. <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not Enabled</td> <td>Condition Code Wait not enabled</td> </tr> <tr> <td>1h-5h</td> <td>Enabled</td> <td>Condition Code select enabled; selects one of 5 codes, 0 – 4</td> </tr> <tr> <td>6h-15h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table> <p style="text-align: center; margin-top: 10px;"><b>Programming Notes</b></p> Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.	Value	Name	Description	0h	Not Enabled	Condition Code Wait not enabled	1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, 0 – 4	6h-15h	Reserved	
Value	Name	Description												
0h	Not Enabled	Condition Code Wait not enabled												
1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, 0 – 4												
6h-15h	Reserved													



### 1.1.14.7 SYNC\_FLIP\_STATUS\_1 – Wait for Event and Display Flip Flags Register 1

<b>SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	022D4h	
Name:	RCS Wait For Event and Display Flip Flags Register 1	
ShortName:	RCS_SYNC_FLIP_STATUS_1	
This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.		
DWord	Bit	Description
0	31:27	<b>Reserved</b> Format: MBZ
	26:15	<b>Reserved</b> Format: MBZ
11		<b>SyncFlush Status</b> Format: Enable This field toggles on completion of sync flush. This bit toggle generates Interrupt and also reports interrupt status to HWSP on sync flush done.
	10	<b>Display Plane C Asynchronous Display Flip Pending</b> Format: Enable This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
9		<b>Display Plane C Synchronous Flip Display Pending</b> Format: Enable This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
	8	<b>Display Sprite C Synchronous Flip Display Pending</b> Format: Enable This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

7	<b>Display Plane C Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
6	<b>Display Plane C Asynchronous Flip Pending Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane C “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
5	<b>Display Plane C Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait for the duration of a Display Plane C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
4	<b>Display Sprite C Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>		
3	<b>Reserved</b>	
	Format:	MBZ
2	<b>Display Pipe C Scan Line Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>		
1	<b>Display Pipe C Vertical Blank Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is defined as the start of the next Display Pipe C vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>		
0	<b>Display Pipe C H Blank Wait Enable</b>	
	Format:	Enable
<p>This field enables a wait until the start of next Display Pipe C Horizontal Blank event occurs. This event is defined as the start of the next Display C Horizontal blank period. Note that this can cause a wait for</p>		



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions.

### 1.1.15 Pipelines Statistics Counter Registers

These registers keep continuous count of statistics regarding the 3D pipeline. They are saved and restored with context but should not be changed by software except to reset them to 0 at context creation time. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream.

#### 1.1.15.1 IA\_VERTICES\_COUNT — Reported Vertices Counter

<b>IA_VERTICES_COUNT</b>	
Register Space:	MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0x00000000, 0x00000000
Access:	R/W
Size (in bits):	64
Trusted Type:	1
Address:	02310h
This register stores the count of vertices processed by VF. This register is part of the context save and restore.	
<b>DWord</b>	<b>Bit</b>
<b>Description</b>	
0	63:0
<b>IA Vertices Count Report</b>	
Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)	



### 1.1.15.2 IA\_PRIMITIVES\_COUNT — Reported Vertex Fetch Output Primitives Counter

IA_PRIMITIVES_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02318h		
This register stores the count of primitives generated by VF. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>IA Primitives Count Report</b> Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)

### 1.1.15.3 VS\_INVOCATION\_COUNT— Reported Vertex Shader Invocation Counter

VS_INVOCATION_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02320h		
This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>VS Invocation Count Report</b> Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)



### 1.1.15.4 HS\_INVOCATION\_COUNT— Reported Hull Shader Invocation Counter

HS_INVOCATION_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02300h	
This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>HS Invocation Count</b> Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS

### 1.1.15.5 DS\_INVOCATION\_COUNT— Reported Domain Shader Invocation Counter

DS_INVOCATION_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02308h	
This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>DS Invocation Count</b> Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS



### 1.1.15.6 GS\_INVOCATION\_COUNT — Reported Geometry Shader Thread Invocation Counter

GS_INVOCATION_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02328h		
This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>GS Invocation Count</b> Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when <b>Statistics Enable</b> is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)

### 1.1.15.7 GS\_PRIMITIVES\_COUNT — Reported Geometry Shader Output Primitives Counter

GS_PRIMITIVES_COUNT		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02330h		
This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>GS Primitives Count</b> Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)



### 1.1.15.8 CL\_INVOCATION\_COUNT— Reported Clipper Thread Invocation Counter

<b>CL_INVOCATION_COUNT</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02338h		
This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>CL Invocation Count Report</b> Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)

### 1.1.15.9 CL\_PRIMITIVES\_COUNT— Reported Clipper Output Primitives Counter

<b>CL_PRIMITIVES_COUNT</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02340h		
This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>Clipped Primitives Output Count</b> Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)



### 1.1.15.10 PS\_INVOCATION\_COUNT— Reported Pixels Shaded Counter

<b>PS_INVOCATION_COUNT</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02348h		
DWord	Bit	Description
0	63:0	<b>PS Invocation Count</b> Reflects a count of the total number of pixels (including unlit “helper pixels” within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.

### 1.1.15.11 PS\_DEPTH\_COUNT — Reported Pixels Passing Depth Test Counter

<b>PS_DEPTH_COUNT</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address: 02350h		
This register stores the value of the count of pixels that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.		
DWord	Bit	Description
0	63:0	<b>Depth Count</b> This register reflects the total number of pixels that have passed the depth test (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



### 1.1.15.12 TIMESTAMP — Reported Timestamp Count

<b>TIMESTAMP - Reported Timestamp Count</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	RO. This register is not set by the context restore.	
Size (in bits):	64	
Address:	02358h	
<p>This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the “3D and Media” volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed.</p> <p>Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 38:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).</p>		
DWord	Bit	Description
0	63:36	<b>Reserved</b> Format: MBZ
	35:0	<b>Timestamp Value</b> Format: U32 This register toggles every 80 ns. The upper 28 bits are zero.

### 1.1.15.13 SO\_NUM\_PRIMS\_WRITTEN[0:3]— Stream Output Num Primitives Written Counters

<b>SO_NUM_PRIMS_WRITTEN[0:3] - Stream Output Num Primitives Written Counter</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	05200h-0521Fh	
<p>There is one 64-bit register for each of the 4 supported streams: 5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0) 5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1) 5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2) 5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3) These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular “stream’s” Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore.</p>		



DWord	Bit	Description
0	63:0	<b>Num Prims Written Count</b>
		Format: U64
		This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)

#### 1.1.15.14 SO\_PRIM\_STORAGE\_NEEDED[0:3] —Stream Output Primitive Storage Needed Counters

<b>SO_PRIM_STORAGE_NEEDED[0:3] - Stream Output Primitive Storage Needed Counters</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	RO. This register is set by the context restore.	
Size (in bits):	64	
Address:	05240h-0525Fh	
There is one 64-bit register for each of the 4 supported streams:		
5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0)		
5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1)		
5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2)		
5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3)		
These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular “stream’s” Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).		
These registers are part of the context save and restore.		
DWord	Bit	Description
0	63:0	<b>Prim Storage Needed Count</b>
		Format: U64
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream’s output buffers. The count is not affected by the actual number of buffers bound to the stream.



### 1.1.15.15 SO\_WRITE\_OFFSET[0:3] —Stream Output Write Offsets

<b>SO_WRITE_OFFSET[0:3] - Stream Output Write Offsets</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	RW. This register is set by the context restore.	
Size (in bits):	32	
Address:	05280h-0528Fh	
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:</p> <p>5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)</p> <p>5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)</p> <p>5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)</p> <p>528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>		
<b>Programming Notes</b>		
<ul style="list-style-type: none"> <li>Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targetted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>		
DWord	Bit	Description
0	31:2	<b>Write Offset</b> Format: U30 This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).
	1:0	<b>Reserved</b> Format: MBZ



## 1.1.16 Predicate Render Registers

### 1.1.16.1 MI\_PREDICATE\_SRC0 - Predicate Rendering Temporary Register0

<b>MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02400h-02407h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	63:0	<b>MI_PREDICATE_SRC0</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.

### 1.1.16.2 1.1.16.2 MI\_PREDICATE\_SRC1– Predicate Rendering Temporary Register1

<b>MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Address:	02408h-0240Fh	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	63:0	<b>MI_PREDICATE_SRC1</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



### 1.1.16.3 MI\_PREDICATE\_DATA– Predicate Rendering Data Storage

<b>MI_PREDICATE_DATA - Predicate Rendering Data Storage</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02410h-02417h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	63:0	<b>MI_PREDICATE_DATA</b> This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.

### 1.1.16.4 MI\_PREDICATE\_RESULT – Predicate Rendering Data Result

<b>MI_PREDICATE_RESULT - Predicate Rendering Data Result</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02418h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:1	<b>Reserved</b>
		Format: MBZ
	0	<b>MI_PREDICATE_RESULT</b> This bit is the result of the last MI_PREDICATE.



## 1.1.17 AUTO\_DRAW Registers

### 1.1.17.1 3DPRIM\_END\_OFFSET – Auto Draw End Offset

<b>3DPRIM_END_OFFSET - Auto Draw End Offset</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02420h-02423h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>End Offset</b>
		Format: U32
		This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.

### 1.1.17.2 3DPRIM\_START\_VERTEX – Load Indirect Start Vertex

<b>3DPRIM_START_VERTEX - Load Indirect Start Vertex</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02430h-02433h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Start Vertex</b>
		Format: U32
		This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.



### 1.1.17.3 3DPRIM\_VERTEX\_COUNT – Load Indirect Vertex Count

<b>3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02434h-02437h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Vertex Count</b>
		Format: U32
		This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.

### 1.1.17.4 3DPRIM\_INSTANCE\_COUNT – Load Indirect Instance Count

<b>3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02438h-0243Bh	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Instance Count</b>
		This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.



### 1.1.17.5 3DPRIM\_START\_INSTANCE – Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	0243Ch-0243Fh	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Start Vertex</b>
		Format: U32
		This register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect Enable is set.

### 1.1.17.6 3DPRIM\_BASE\_VERTEX – Load Indirect Base Vertex

3DPRIM_BASE_VERTEX - Load Indirect Base Vertex		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02440h-02443h	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Base Vertex</b>
		Format: S31
		This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.

## 1.1.18 MMIO Registers for GPGPU Indirect Dispatch

This register is normally written with the MI\_LOAD\_REGISTER\_MEMORY command rather than from the CPU.

These registers should not be written with 0 for these projects. To avoid this, the MI\_LOAD\_REGISTER\_MEMORY command which writes them from an address in memory which was



written by a previous GPGPU\_WALKER command will need to be checked with the following command sequence. The commands in red are the additional commands to implement the workaround:

```
MI_LOAD_REGISTER_MEMORY Xaddress, GPGPU_DISPATCHDIMX
MI_CONDITIONAL_BATCH_BUFFER_END Xaddress, 0 // Compare X dimension to 0, end batch buffer if 0
MI_LOAD_REGISTER_MEMORY GPGPU_DISPATCHDIMY
MI_CONDITIONAL_BATCH_BUFFER_END Yaddress, 0 // Compare Y dimension to 0, end batch buffer if 0
MI_LOAD_REGISTER_MEMORY GPGPU_DISPATCHDIMZ
MI_CONDITIONAL_BATCH_BUFFER_END Zaddress, 0 // Compare Z dimension to 0, end batch buffer if 0
GPGPU_WALKER // Walker with indirect dispatch
```

This way, if any dimension is 0 we would not execute the GPGPU\_WALKER. This has the limitation that the indirect GPGPU\_WALKER has to be the last WALKER of the batch buffer.

### 1.1.18.1 GPGPU\_DISPATCHDIM(X/Y/Z) - GPGPU Dispatch Dimension (X/Y/Z)

These registers are normally written with the MI\_LOAD\_REGISTER\_MEMORY command rather than from the CPU.

GPGPU_DISPATCHDIMX - GPGPU Dispatch Dimension X								
Register Space:		MMIO: 0/2/0						
Source:		RenderCS						
Default Value:		0x00000000						
Access:		R/W						
Size (in bits):		32						
Address:		02500h						
DWord	Bit	Description						
0	31:0	<b>Dispatch Dimension X</b>						
		Format: U32						
		The number of thread groups to be dispatched in the X dimension (max x + 1).						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>1,FFFFFFFFh</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Project	1,FFFFFFFFh		
Value	Name	Project						
1,FFFFFFFFh								



<b>GPGPU_DISPATCHDIMY - GPGPU Dispatch Dimension Y</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02504h	
DWord	Bit	Description
0	31:0	<b>Dispatch Dimension Y</b>
		Format: U32
		The number of thread groups to be dispatched in the Y dimension (max y + 1)
		<b>Value</b> <b>Name</b> <b>Project</b>
		1,FFFFFFFFh

<b>GPGPU_DISPATCHDIMZ - GPGPU Dispatch Dimension Z</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	02508h	
DWord	Bit	Description
0	31:0	<b>Dispatch Dimension Z</b>
		Format: U32
		The number of thread groups to be dispatched in the Zdimension (max Z + 1)
		<b>Value</b> <b>Name</b> <b>Project</b>
		1,FFFFFFFFh



### 1.1.18.2 TS\_GPGPU\_THREADS\_DISPATCHED – Count Active Channels Dispatched

<b>TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched</b>		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02290h	
This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h		
DWord	Bit	Description
0	63:0	<b>GPGPU_THREADS_DISPATCHED</b>
		Format: U64
		This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.

## 1.1.19 Memory Interface Registers

### 1.1.19.1 PWRCTX\_REST\_DONE - Power Context Restore Done

<b>PWRCTX_REST_DONE - Power Context Restore Done</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04000h-04003h	
Power Context Restore Done		
DWord	Bit	Description
0	31:16	<b>Mask Bits</b>
		Default Value: 0000h
		Access: RO
		Mask Bits
15:1	15:1	<b>Extra Mask Bits</b>
		Default Value: 0000000000000000b
		Access: R/W



<b>PWRCTX_REST_DONE - Power Context Restore Done</b>	
	Extra Mask Bits
0	<b>Restore Done</b> Default Value: 0b Access: R/W  GAM - CS will write to indicate 'restore done'  It is a config message register between CS & GAM

### 1.1.19.2 WR\_WATERMARK - Write Watermark

<b>WR_WATERMARK - Write Watermark</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x000FFEA4	
Address:	04028h-0402Bh	
Write Watermark		
DWord	Bit	Description
0	31:20	<b>Counter Extra Bits</b> Default Value: 000000000000b Access: R/W  Counter Extra Bits
	19	<b>Watermark Timeout Enable</b> Default Value: 1b Access: R/W  Watermark timeout enable.
	18:8	<b>Watermark Timeout</b> Default Value: 1111111110b Access: R/W  Number of clocks that the write pipe queue is allowed to keep a ready write cycle, without reads or writes to the queue. Once this value is met, and if the feature is enabled, the watermark will be considered reach, and all pending write requests will be issued.



<b>WR_WATERMARK - Write Watermark</b>	
7	<b>Watermark En</b>
	Default Value: 1b
	Access: R/W
Enable write request grouping	
6:0	<b>High Watermark</b>
	Default Value: 0100100b
	Access: R/W
This is the number of write requests to be collected before initiating a write burst. Once a burst is initiated, it will continue until all the available writes are requested.	

### 1.1.19.3 GFX\_PRIO\_CTRL - GFX Arbiter Client Priority Control

<b>GFX_PRIO_CTRL - GFX Arbiter Client Priority Control</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00011D10	
Address:	0402Ch-0402Fh	
GFX Arbiter Client Priority Control		
DWord	Bit	Description
0	31:17	<b>Extra 402C Register</b>
		Default Value: 000000000000000b
		Access: R/W
	Extra 402C Register	
	16:12	<b>Read Rstrm Max Reject</b>
		Default Value: 10001b
		Access: R/W
	Read Rstrm Max Reject	
	11:9	<b>gapc_gam_c_priority</b>
Default Value: 110b		
Access: R/W		



<b>GFX_PRIO_CTRL - GFX Arbiter Client Priority Control</b>	
	gapc_gam_c_priority - Lowest Bit [9] is not used
8:6	<b>gapc_gam_z_priority</b>
	Default Value: 100b
	Access: R/W
	gapc_gam_z_priority - Lowest Bit [6] is not used
5:3	<b>gapc_gam_l3_priority</b>
	Default Value: 010b
	Access: R/W
	gapc_gam_l3_priority - Lowest Bit [3] is not used
2:0	<b>gafm_gam_priority</b>
	Default Value: 000b
	Access: R/W
	Client Priority control bits
	gafm_gam_priority - Lowest Bit [0] is not used

#### 1.1.19.4 1.1.19.4 GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0

<b>GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04034h-04037h	
GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0		
DWord	Bit	Description
0	31	<b>TEX Limit Enable Bit</b>
		Default Value: 0b



## GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0

		Access:	R/W
		<p>TEX Limit Enable bit Project: All Format: U1</p> <p>This bit is used to enable the pending TLB requests limitation function for the Texture Cache</p> <p>When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>	
30	<b>Reserved Bit</b>		
	Default Value:	0b	
	Access:	RO	
	Reserved Project: All Format: MBZ		
29:24	<b>TEX TLB Limit Count</b>		
	Default Value:	000000b	
	Access:	R/W	
	<p>TEX TLB Limit Count Project: All Format: U6</p> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read</p>		
23	<b>DC Limit Enable bit</b>		
	Default Value:	0b	
	Access:	R/W	
	<p>DC Limit Enable bit Project: All Format: U1</p> <p>This bit is used to enable the pending TLB requests limitation function for the Instruction Cache.</p> <p>When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>		
22	<b>Reserved Bit</b>		
	Default Value:	0b	
	Access:	RO	
	Reserved Project: All Format: MBZ		
21:16	<b>DC TLB Limit Count</b>		
	Default Value:	000000b	



## GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0

	<b>Access:</b>	R/W
	DC TLB Limit Count Project:All Format:U6	
	This is the MAX number of Allowed internal pending read requests which require a TLB read.	
15	<b>VF Limit Enable bit</b>	
	<b>Default Value:</b>	0b
	<b>Access:</b>	R/W
	VF Limit Enable bit Project: All Format: U1	
	This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch	
	When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
14	<b>Reserved Bit</b>	
	<b>Default Value:</b>	0b
	<b>Access:</b>	RO
	Reserved Project: All Format: MBZ	
13:8	<b>VF TLB Limit Count</b>	
	<b>Default Value:</b>	000000b
	<b>Access:</b>	R/W
	VF TLB Limit Count Project: All Format: U6	
	This is the MAX number of Allowed internal pending read requests which require a TLB read.	
7	<b>VMC Limit Enable bit</b>	
	<b>Default Value:</b>	0b
	<b>Access:</b>	R/W
	VMC Limit Enable bit Project: All Format: U1	
	This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
6	<b>Reserved Bit</b>	
	<b>Default Value:</b>	0b
	<b>Access:</b>	RO



<b>GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0</b>	
Reserved Project: All Format: MBZ	
5:0	<b>VMC TLB Limit Count</b> Default Value: 000000b Access: R/W VMC TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read.

B/D/F/Type:0/0/0/GAMunit\_Config

Address Offset:4034-4037h

Default Value:00000000h

Access: RO; RW;

Size:32 bits

GFX\_PEND\_TLB\_0 - Max Outstanding Pending TLB Requests 0

Bit	Access	Default Value	RST/PWR	Description
31	RW	0b	Core	<b>TEX Limit Enable Bit (TEXLEN):</b> <b>TEX Limit Enable bit</b> Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Texture Cache When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.
30	RO	0b	Core	<b>Reserved Bit (RSVD):</b> <b>Reserved</b> Project: All Format: MBZ
29:24	RW	000000b	Core	<b>TEX TLB Limit Count (TEXTLBCNT):</b> <b>TEX TLB Limit Count</b> Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read
23	RW	0b	Core	<b>DC Limit Enable bit (DCLEN):</b> <b>DC Limit Enable bit</b> Project: All Format: U1



Bit	Access	Default Value	RST/PWR	Description
				<p>This bit is used to enable the pending TLB requests limitation function for the Instruction Cache.</p> <p>When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>
22	RO	0b	Core	<p><b>Reserved Bit (RSVD):</b></p> <p><b>Reserved</b> Project: All Format: MBZ</p>
21:16	RW	000000b	Core	<p><b>DC TLB Limit Count (DCTLBLCNT):</b></p> <p><b>DC TLB Limit Count</b> Project:All Format:U6</p> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>
15	RW	0b	Core	<p><b>VF Limit Enable bit (VFLEN):</b></p> <p><b>VF Limit Enable bit</b> Project: All Format: U1</p> <p>This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch</p> <p>When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>
14	RO	0b	Core	<p><b>Reserved Bit (RSVD):</b></p> <p><b>Reserved</b> Project: All Format: MBZ</p>
13:8	RW	000000b	Core	<p><b>VF TLB Limit Count (VFTLBCNT):</b></p> <p><b>VF TLB Limit Count</b> Project: All Format: U6</p> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>
7	RW	0b	Core	<p><b>VMC Limit Enable bit (VMCLEN):</b></p> <p><b>VMC Limit Enable bit</b> Project: All Format: U1</p> <p>This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>
6	RO	0b	Core	<p><b>Reserved Bit (RSVD):</b></p> <p><b>Reserved</b> Project: All Format: MBZ</p>



Bit	Access	Default Value	RST/PWR	Description
5:0	RW	000000b	Core	<b>VMC TLB Limit Count (VMCTLBLCNT):</b> <b>VMC TLB Limit Count</b> Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read.

### 1.1.19.5 GFX\_PEND\_TLB\_1 - Max Outstanding Pending TLB Requests 1

GFX_PEND_TLB_1 - Max Outstanding Pending TLB Requests 1			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04038h-0403Bh	
GFX_PEND_TLB_1 - Max Outstanding pending TLB requests 1			
DWord	Bit	Description	
0	31	<b>SOL Limit Enable bit</b>	
		Default Value:	0b
		Access:	R/W
		SOL Limit Enable bit Project: All Format: U1  This bit is used to enable the pending TLB requests limitation function for the SOL. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
30	<b>Reserved Bits</b>		
	Default Value:	0b	
	Access:	RO	
Reserved Project: All Format: MBZ			
29:24	<b>SOL TLB Limit Count</b>		
	Default Value:	000000b	
	Access:	R/W	
	SOL TLB Limit Count Project: All Format: U6  This is the MAX number of Allowed internal pending read requests which require a TLB read.		
23	<b>L3 Limit Enable bit</b>		
	Default Value:	0b	
	Access:	R/W	



## GFX\_PEND\_TLB\_1 - Max Outstanding Pending TLB Requests 1

		L3 Limit Enable bit Project: All      Format: U1	
		This bit is used to enable the pending TLB requests limitation function for the L3. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
22	<b>Reserved Bit</b>		
	Default Value:	0b	
	Access:	RO	
	Reserved Project: All Format: MBZ		
21:16	<b>L3 TLB Limit Count</b>		
	Default Value:	000000b	
	Access:	R/W	
	L3 TLB Limit Count Project: All      Format: U6		
	This is the MAX number of Allowed internal pending read requests which require a TLB read.		
15	<b>RCZ Limit Enable bit</b>		
	Default Value:	0b	
	Access:	R/W	
	RCZ Limit Enable bit Project: All Format: U1		
	This bit is used to enable the pending TLB requests limitation function for the Render Depth Cache		
	When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.		
14	<b>Reserved Bit</b>		
	Default Value:	0b	
	Access:	RO	
	Reserved Project: All Format: MBZ		
	<b>Programming Notes</b>		
	""		
13:8	<b>RCZ TLB Limit Count</b>		
	Default Value:	000000b	
	Access:	R/W	
	RCZ TLB Limit Count Project: All Format: U6		
	This is the MAX number of Allowed internal pending read requests which require a TLB read.		



## GFX\_PEND\_TLB\_1 - Max Outstanding Pending TLB Requests 1

7	<b>RCC Limit Enable bit</b>		
	Default Value:	0b	
	Access:	R/W	
<p>RCC Limit Enable bit Project: All Format: U1</p> <p>This bit is used to enable the pending TLB requests limitation function for the Render Color Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.</p>			
6	<b>Reserved Bit</b>		
	Default Value:	0b	
	Access:	RO	
<p>Reserved Project: All Format: MBZ</p>			
5:0	<b>RCC TLB Limit Count</b>		
	Default Value:	000000b	
	Access:	R/W	
<p>RCC TLB Limit Count Project: All Format: U6</p> <p>This is the MAX number of Allowed internal pending read requests which require a TLB read.</p>			

### 1.1.19.6 L3\_LRA\_0 - L3 LRA 0

<b>L3_LRA_0 - L3 LRA 0</b>		
Register Space:		MMIO: 0/2/0
Default Value:		0x3F201F00
Address:		0403Ch-0403Fh
L3 LRA 0		
DWord	Bit	Description
0	31:24	<b>L3 LRA1 Max</b>
		Default Value: 00111111b
		Access: R/W
<p>L3 LRA1 Max Project: All Format: U6</p> <p>Maximum value of programmable LRA1</p>		



<b>L3_LRA_0 - L3 LRA 0</b>		
	23:16	<b>L3 LRA1 Min</b>
		Default Value: 00100000b
		Access: R/W
		L3 LRA1 Min Project: All      Format: U6 Minimum value of programmable LRA1
	15:8	<b>L3 LRA0 Max</b>
		Default Value: 00011111b
		Access: R/W
		L3 LRA0 Max Project: All      Format: U6 Maximum value of programmable LRA0
	7:0	<b>L3 LRA0 Min</b>
		Default Value: 00000000b
Access: R/W		
L3 LRA0 Min Project: All      Format: U6 Minimum value of programmable LRA1		

### 1.1.19.7 L3\_LRA\_1 - L3 LRA 1

<b>L3_LRA_1 - L3 LRA 1</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x0900FF40	
Address:	04040h-04043h	
L3 LRA 1		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:30	<b>Reserved Bits</b>
		Default Value: 00b
		Access: RO
		Reserved Bits
	29:28	<b>DC</b>
		Default Value: 00b Access: R/W
		Which LRA should DC use



## L3\_LRA\_1 - L3 LRA 1

<b>L3_LRA_1 - L3 LRA 1</b>	
27:26	<b>TEXTURE</b>
	Default Value: 10b
	Access: R/W
	Which LRA should TEXTURE use
25:24	<b>L3</b>
	Default Value: 01b
	Access: R/W
Which LRA should L3 use	
23:16	<b>Reserved Bits</b>
	Default Value: 00000000b
	Access: RO
Reserved Bits	
15:8	<b>L3 LRA2 Max</b>
	Default Value: 11111111b
	Access: R/W
	L3 LRA2 Max Project: All      Format: U6 Maximum value of programmable LRA2
7:0	<b>L3 LRA2 Min</b>
	Default Value: 01000000b
	Access: R/W
	L3 LRA2 Min Project: All      Format: U6 Minimum value of programmable LRA2



### 1.1.19.8 CVS\_TLB\_LRA\_0 - CVS TLB LRA 0

<b>CVS_TLB_LRA_0 - CVS TLB LRA 0</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x1F080700	
Address:		04044h-04047h	
CVS TLB LRA 0			
DWord	Bit	Description	
0	31:29	<b>Reserved Bits</b>	
		Default Value:	000b
		Access:	RO
		Reserved Project: All      Format: MBZ	
	28:24	<b>CVS LRA1 Max</b>	
		Default Value:	11111b
		Access:	R/W
		CVS LRA1 Max Project: All      Format: MBZ Maximum value of programmable LRA1	
	23:21	<b>Reserved Bits</b>	
		Default Value:	000b
		Access:	RO
		Reserved Project: All      Format: MBZ	
	20:16	<b>CVS LRA1 Min</b>	
		Default Value:	01000b
		Access:	R/W
		CVS LRA1 Min      Project: All      Format: U6 Minimum value of programmable LRA1	
	15:13	<b>Reserved Bits</b>	
		Default Value:	000b
		Access:	RO
		Reserved Project: All      Format: MBZ	
	12:8	<b>CVS LRA0 Max</b>	
		Default Value:	00111b
		Access:	R/W
		CVS LRA0 Max Project: All      Format: MBZ Maximum value of programmable LRA0	



<b>CVS_TLB_LRA_0 - CVS TLB LRA 0</b>						
7:5	<b>Reserved Bits</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved Project: All      Format: MBZ</td> </tr> </table>	Default Value:	000b	Access:	RO	Reserved Project: All      Format: MBZ
Default Value:	000b					
Access:	RO					
Reserved Project: All      Format: MBZ						
4:0	<b>CVS LRA0 Min</b>					
	Default Value:	00000b				
	Access:	R/W				
	CVS LRA0 Min Project: All      Format: U6  Minimum value of programmable LRA0					

### 1.1.19.9 \_TLB\_LRA\_1 - CVS TLB LRA 1

<b>CVS_TLB_LRA_1 - CVS TLB LRA 1</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00001F18		
Address:	04048h-0404Bh		
CVS TLB LRA 1			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:13	<b>Reserved Bits</b>	
		Default Value:	00000000000000000000b
		Access:	RO
		Reserved Project: All      Format: MBZ	
	12:8	<b>CVS LRA2 Max</b>	
		Default Value:	11111b
		Access:	R/W
		CVS LRA2 Max Project: All      Format: MBZ  Maximum value of programmable LRA2	
	7:5	<b>Reserved Bits</b>	
		Default Value:	000b
		Access:	RO
		Reserved Project: All      Format: MBZ	
4:0	<b>CVS LRA2 Min</b>		



<b>CVS_TLB_LRA_1 - CVS TLB LRA 1</b>					
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>11000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CVS LRA2 Min Project: All Format: U6</p> <p>Minimum value of programmable LRA2</p>	Default Value:	11000b	Access:	R/W
Default Value:	11000b				
Access:	R/W				

### 1.1.19.10 CVS\_TLB\_LRA\_2 - CVS TLB LRA 2

<b>CVS_TLB_LRA_2 - CVS TLB LRA 2</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000005		
Address:	0404Ch-0404Fh		
CVS TLB LRA 2			
DWord	Bit	Description	
0	31:6	<b>Reserved Bits</b>	
		Default Value:	000000000000000000000000b
		Access:	RO
		Reserved Project: All Format: MBZ	
	5:4	<b>CS LRA</b>	
		Default Value:	00b
		Access:	R/W
		CS LRA Project: All Format: U6	
			Which LRA should CS use
	3:2	<b>VF LRA</b>	
		Default Value:	01b
		Access:	R/W
VF LRA Project: All Format: U1			
		Which LRA should VF use	
1:0	<b>SO LRA</b>		
	Default Value:	01b	
	Access:	R/W	
	SO LRA Project: All Format: MBZ		
		Which LRA should SO use	



### 1.1.19.11 ZTLB\_LRA\_0 - ZTLB LRA 0

<b>ZTLB_LRA_0 - ZTLB LRA 0</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x1F107F00		
Address:	04050h-04053h		
ZTLB TLB LRA 0			
DWord	Bit	Description	
0	31	<b>Reserved Bits</b>	
		Default Value:	0b
		Access:	RO
		Reserved Bits	
	30:24	<b>ZTLB LRA1 Max</b>	
		Default Value:	0011111b
		Access:	R/W
		ZTLB LRA1 Max Project: All      Format: U6 Maximum value of programmable LRA1	
	23	<b>Reserved Bit</b>	
		Default Value:	0b
Access:		RO	
Reserved Project: All      Format: U1			
22:16	<b>ZTLB LRA1 Min</b>		
	Default Value:	0010000b	
	Access:	R/W	
	ZTLB LRA1 Min Project: All      Format:      MBZ Minimum value of programmable LRA1		
15	<b>Reserved Bits</b>		
	Default Value:	0b	
	Access:	RO	
	Reserved Bits		
14:8	<b>ZTLB LRA0 Max</b>		
	Default Value:	1111111b	
	Access:	R/W	
	ZTLB LRA0 Max Project: All      Format: U1 Maximum value of programmable LRA0		



<b>ZTLB_LRA_0 - ZTLB LRA 0</b>	
7	<b>Reserved Bit</b> Default Value: 0b Access: RO  Reserved Project: All      Format: U1
	<b>ZTLB LRA0 Min</b> Default Value: 0000000b Access: R/W  ZTLB LRA0 Min Project: All      Format: U6  Minimum value of programmable LRA0

### 1.1.19.12 ZTLB\_LRA\_1 - ZTLB LRA 1

<b>ZTLB_LRA_1 - ZTLB LRA 1</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00002F20	
Address:	04054h-04057h	
ZTLB TLB LRA 1		
<b>DWord</b>	<b>Bit</b>	
<b>Description</b>		
0	31:22	<b>Reserved Bits</b> Default Value: 0000000000b Access: RO  Reserved Project: All      Format: MBZ
	21:20	<b>STC LRA</b> Default Value: 00b Access: R/W  STC LRA Project: All      Format: U6  Which LRA should STC use
		<b>HIZ LRA</b> Default Value: 00b Access: R/W  HIZ LRA Project: All      Format: U1  Which LRA should HIZ use



<b>ZTLB_LRA_1 - ZTLB LRA 1</b>	
17:16	<b>RCZ LRA</b>
	Default Value: 00b
	Access: R/W
	RCZ LRA Project: All Format: MBZ
	Which LRA should RCZ use
15	<b>Reserved Bits</b>
	Default Value: 0b
	Access: RO
	Reserved Bits
14:8	<b>ZTLB LRA2 Max</b>
	Default Value: 0101111b
	Access: R/W
	ZTLB LRA2 Max Project: All Format: U1 Maximum value of programmable LRA2
7	<b>Reserved Bits</b>
	Default Value: 0b
	Access: RO
	Reserved Project: All Format: MBZ
6:0	<b>ZTLB LRA2 Min</b>
	Default Value: 0100000b
	Access: R/W
	ZTLB LRA2 Min Project: All Format: U6 Minimum value of programmable LRA2



### 1.1.19.13 RCC\_LRA\_0 - RCC LRA 0

<b>RCC_LRA_0 - RCC LRA 0</b>		
Register Space:		MMIO: 0/2/0
Default Value:		0x3F100F00
Address:		04058h-0405Bh
RCC LRA 0		
DWord	Bit	Description
0	31:30	<b>Reserved Bit</b>
		Default Value: 00b
		Access: RO
	Reserved Project: All      Format: U1	
	29:24	<b>RCC LRA1 Max</b>
		Default Value: 111111b
Access: R/W		
RCC LRA1 Max Project: All      Format: U6		
Maximum value of programmable LRA1		
23:22	<b>Reserved Bit</b>	
	Default Value: 00b	
	Access: RO	
Reserved Project: All      Format: U1		
21:16	<b>RCC LRA1 Min</b>	
	Default Value: 010000b	
	Access: R/W	
RCC LRA1 Min Project: All      Format: MBZ		
Minimum value of programmable LRA1		
15:14	<b>Reserved Bit</b>	
	Default Value: 00b	
	Access: RO	
Reserved Project: All      Format: U1		
13:8	<b>RCC LRA0 Max</b>	
	Default Value: 001111b	
	Access: R/W	
RCC LRA0 Max Project: All      Format: U1		
Maximum value of programmable LRA0		



<b>RCC_LRA_0 - RCC LRA 0</b>				
	7:6	<b>Reserved Bit</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved Project: All      Format: U1</p>	Default Value:	00b
Default Value:	00b			
Access:	RO			
	5:0	<b>RCC LRA0 Min</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RCC LRA0 Min Project: All      Format: U6</p> <p>Minimum value of programmable LRA0</p>	Default Value:	000000b
Default Value:	000000b			
Access:	R/W			

#### 1.1.19.14 RCC\_LRA\_1 - RCC LRA 1

<b>RCC_LRA_1 - RCC LRA 1</b>						
Register Space:	MMIO: 0/2/0					
Default Value:	0x00010000					
Address:	0405Ch-0405Fh					
RCC LRA 1						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:20	<b>Reserved Bits</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved Project: All      Format: MBZ</p>	Default Value:	0000000000000b	Access:	RO
		Default Value:	0000000000000b			
	Access:	RO				
	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MSC LRA Project: All      Format: U1</p> <p>Which LRA should MSC use</p>	Default Value:	00b	Access:	R/W	
	Default Value:	00b				
	Access:	R/W				
	17:16	<b>RCC LRA</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RCC LRA Project: All Format: MBZ</p>	Default Value:	01b	Access:	R/W
		Default Value:	01b			
Access:	R/W					



<b>RCC_LRA_1 - RCC LRA 1</b>	
	Which LRA should RCC use
15:0	<b>Reserved Bits</b>
	Default Value: 0000000000000000b
	Access: RO
	Reserved Project: All      Format: MBZ

### 1.1.19.15 CASC\_LRA\_0 - CASC LRA 0

<b>CASC_LRA_0 - CASC LRA 0</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x1F100F00	
Address:	04060h-04063h	
CASC LRA 0		
DWord	Bit	Description
0	31:24	<b>CASC LRA1 Max</b>
		Default Value: 00011111b
		Access: R/W
	CASC LRA1 Max Project: All      Format: U6	
	Maximum value of programmable LRA1	
	Maximum Allow Value: 159	
	23:16	<b>CASC LRA1 Min</b>
		Default Value: 00010000b
		Access: R/W
CASC LRA1 Min Project: All      Format: U6		
Minimum value of programmable LRA1		
15:8	<b>CASC LRA0 Max</b>	
	Default Value: 00001111b	
	Access: R/W	
CASC LRA0 Max Project: All      Format: U6		
Maximum value of programmable LRA0		



<b>CASC_LRA_0 - CASC LRA 0</b>	
	Maximum Allow Value: 159
7:0	<b>CASC LRA0 Min</b>
	Default Value: 00000000b
	Access: R/W
	CASC LRA0 Min Project: All      Format: U6 Minimum value of programmable LRA1

### 1.1.19.16 CASC\_LRA\_1 - CASC LRA 1

<b>CASC_LRA_1 - CASC LRA 1</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x3F302F20	
Address:	04064h-04067h	
CASC LRA 1		
DWord	Bit	Description
0	31:24	<b>CASC LRA3 Max</b>
		Default Value: 00111111b
		Access: R/W
		CASC LRA3 Max Project: All      Format: U6 Maximum value of programmable LRA3
	23:16	<b>CASC LRA3 Min</b>
		Default Value: 00110000b
		Access: R/W
		CASC LRA3 Min Project: All      Format: U6 Minimum value of programmable LRA3
	15:8	<b>CASC LRA2 Max</b>
		Default Value: 00101111b
		Access: R/W
		CASC LRA2 Max Project: All      Format: U6 Maximum value of programmable LRA2
7:0	<b>CASC LRA2 Min</b>	
	Default Value: 00100000b	



<b>CASC_LRA_1 - CASC LRA 1</b>							
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">CASC LRA2 Min Project: All      Format: U6</td> </tr> <tr> <td colspan="2">Minimum value of programmable LRA2</td> </tr> </table>	Access:	R/W	CASC LRA2 Min Project: All      Format: U6		Minimum value of programmable LRA2	
Access:	R/W						
CASC LRA2 Min Project: All      Format: U6							
Minimum value of programmable LRA2							

### 1.1.19.17 CASC\_LRA\_2 - CASC LRA 2

<b>CASC_LRA_2 - CASC LRA 2</b>		
Register Space:      MMIO: 0/2/0		
Default Value:      0x00009F40		
Address:      04068h-0406Bh		
CASC LRA 2		
DWord	Bit	Description
0	31:16	<b>Reserved Bits</b>
		Default Value:      0000h
		Access:      RO
		Reserved Project:      All      Format:      MBZ
	15:8	<b>CASC LRA4 Max</b>
		Default Value:      10011111b
		Access:      R/W
		CASC LRA4 Max Project:      All      Format:      U6 Maximum value of programmable LRA4 Maximum Allow Value: 159
	7:0	<b>CASC LRA4 Min</b>
		Default Value:      01000000b
Access:      R/W		
CASC LRA4 Min Project:      All      Format:      U6 Minimum value of programmable LRA4		



### 1.1.19.18 CASC\_LRA\_3 - CASC LRA 3

<b>CASC_LRA_3 - CASC LRA 3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x000014E4	
Address:		0406Ch-0406Fh	
CASC LRA 3			
DWord	Bit	Description	
0	31:18	<b>Reserved Bits</b>	
		Default Value:	000000000000000b
		Access:	RO
		Reserved Project: All	Format: MBZ
	17:15	<b>BCS LRA</b>	
		Default Value:	000b
		Access:	R/W
		BCS LRA Project: All	Format: U6
			Which LRA should use
	14:12	<b>BLB LRA</b>	
		Default Value:	001b
		Access:	R/W
		BLB LRA Project: All	Format: U6
			Which LRA should use
	11:9	<b>VCS LRA</b>	
		Default Value:	010b
		Access:	R/W
		VCS LRA Project: All	Format: U6
			Which LRA should use
	8:6	<b>VMX LRA</b>	
Default Value:		011b	
Access:		R/W	
VMX LRA Project: All		Format: U6	
		Which LRA should use	
5:3	<b>VMC LRA</b>		
	Default Value:	100b	
	Access:	R/W	



<b>CASC_LRA_3 - CASC LRA 3</b>	
	VMC LRA Project: All Format: U6 Which LRA should use
2:0	<b>VCR LRA</b> Default Value: 100b Access: R/W VCR LRA Project: All Format: U6 Which LRA should use

### 1.1.19.19 MEDIA\_MAX\_REQ\_COUNT - MAX Requests Allowed - CASC

<b>MEDIA_MAX_REQ_COUNT - MAX Requests Allowed - CASC</b>	
Register Space:	MMIO: 0/2/0
Default Value:	0x10202020
Address:	04070h-04073h
Programmable Request Count - CASC	
<b>DWord</b>	<b>Bit</b>
	<b>Description</b>
0	<b>31:24 GFX Max Request Limit Count</b> Default Value: 00010000b Access: R/W This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine . Requests are counted, regardless of kind of cycle (Miss/Hit/Present) Minimum count value must be = 1
	<b>23:16 MFX/BLT Max Request Limit Count</b> Default Value: 00100000b Access: R/W This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine . Requests are counted, regardless of kind of cycle (Miss/Hit/Present) Minimum count value must be = 1
	<b>15:14 Reserved Bits</b> Default Value: 00b



<b>MEDIA_MAX_REQ_COUNT - MAX Requests Allowed - CASC</b>									
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved Bits</td> </tr> </table>	Access:	RO	Reserved Bits					
Access:	RO								
Reserved Bits									
13:8	<table border="1"> <tr> <td colspan="2"><b>VLF Max Request Limit Count</b></td> </tr> <tr> <td>Default Value:</td> <td>100000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2"> <p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p> </td> </tr> </table>	<b>VLF Max Request Limit Count</b>		Default Value:	100000b	Access:	R/W	<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p>	
<b>VLF Max Request Limit Count</b>									
Default Value:	100000b								
Access:	R/W								
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p>									
7:6	<table border="1"> <tr> <td colspan="2"><b>Reserved Bits</b></td> </tr> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2"> <p>Reserved Project: All                      Format: MBZ</p> </td> </tr> </table>	<b>Reserved Bits</b>		Default Value:	00b	Access:	RO	<p>Reserved Project: All                      Format: MBZ</p>	
<b>Reserved Bits</b>									
Default Value:	00b								
Access:	RO								
<p>Reserved Project: All                      Format: MBZ</p>									
5:0	<table border="1"> <tr> <td colspan="2"><b>CASC Max Request Limit Count</b></td> </tr> <tr> <td>Default Value:</td> <td>100000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2"> <p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p> </td> </tr> </table>	<b>CASC Max Request Limit Count</b>		Default Value:	100000b	Access:	R/W	<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p>	
<b>CASC Max Request Limit Count</b>									
Default Value:	100000b								
Access:	R/W								
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p>									

### 1.1.19.20 GFX\_MAX\_REQ\_COUNT - MAX Requests Allowed - GAM

<b>GFX_MAX_REQ_COUNT - MAX Requests Allowed - GAM</b>	
Register Space:	MMIO: 0/2/0
Default Value:	0x43F20101
Address:	04074h-04077h
Programmable Request Count - GAM	
<b>DWord</b>	<b>Bit</b>
	<b>Description</b>
0	31:26
<b>GAP Writes Max Request Limit Count</b>	
	Default Value: 010000b
	Access: R/W
<p>This is the MAX number of Allowed Write Requests Count - These counters keep track of the accepted write requests from all GAP clients (RCZ, HiZ,Stc, RCC, L3).</p> <p>Minimum count value must be = 1</p>	



## GFX\_MAX\_REQ\_COUNT - MAX Requests Allowed - GAM

25:20	<b>CVS Max Request Limit Count</b>	
	Default Value:	111111b
	Access:	R/W
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present )</p> <p>Minimum count value must be = 1</p>		
19	<b>Reserved Bits</b>	
	Default Value:	0b
	Access:	RO
<p>Reserved Project: All            Format: MBZ</p>		
18:13	<b>L3 Max Request Limit Count</b>	
	Default Value:	010000b
	Access:	R/W
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present)</p> <p>Minimum count value must be = 1</p>		
12	<b>Reserved Bits</b>	
	Default Value:	0b
	Access:	RO
<p>Reserved Project: All            Format: MBZ</p>		
11:6	<b>Z Request Limit Count</b>	
	Default Value:	000100b
	Access:	R/W
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present)</p> <p>Minimum count value must be = 1</p>		
5:0	<b>RCC Request Limit Count</b>	
	Default Value:	000001b
	Access:	R/W
<p>This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present)</p> <p>Minimum count value must be = 1</p>		



### 1.1.19.21 GAM\_HWSP\_REG - GAM Hardware Status Page Address Register

GAM_HWSP_REG - GAM Hardware Status Page Address Register			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04080h-04083h		
<p>This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. This address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.</p>			
DWord	Bit	Description	
0	31:12	<b>GAM HWSP Register</b>	
		Default Value:	00000h
		Access:	R/W
	11:0	<b>Reserved Bits</b>	
		Default Value:	000h
		Access:	RO

### 1.1.19.22 GFX\_ENG\_FR - Graphics Engine Fault Register

GFX_ENG_FR - Graphics Engine Fault Register			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04094h-04097h		
Graphics Engine Fault Register			
DWord	Bit	Description	
0	31:12	<b>Virtual Address of Fault</b>	
		Default Value:	00000h
		Access:	R/W
		<p>This is the original Address of the Page that generated the First fault for this engine.</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	



## GFX\_ENG\_FR - Graphics Engine Fault Register

11	<b>GTTSEL</b>
	Default Value: 0b
	Access: R/W
	This bit indicates if the valid bit happened while using PPGTT or GGTT: 0 - PPGTT, 1 - GGTT
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW
10:3	<b>SRCID of Fault</b>
	Default Value: 00h
	Access: R/W
	This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine.
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW
2:1	<b>Fault Type</b>
	Default Value: 00b
	Access: R/W
	Type of Fault recorded:
	00 - Page Fault.
	01 - Invalid PD Fault
	10 - Unloaded PD Fault
	11 - Invalid and Unloaded PD fault
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW
0	<b>Valid Bit</b>
	Default Value: 0b
	Access: R/W
	This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which will also clear the other fields.



### 1.1.19.23 ERROR - Main Graphic Arbiter Error Report

<b>ERROR - Main Graphic Arbiter Error Report</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		040A0h-040A3h	
This register is used to report differet error conditions. Error bits are writable.			
DWord	Bit	Description	
0	31:16	<b>Reserved Bits</b>	
		Default Value:	0000h
		Access:	RO
		Reserved Bits	
	15	<b>Reserved Error Bits 15</b>	
		Default Value:	0b
		Access:	R/W
		Reserved Error bits (Future expansion)	
	14	<b>Reserved Error Bits 14</b>	
		Default Value:	0b
		Access:	R/W
		Reserved Error bits (Future expansion)	
	13	<b>Reserved Error Bits 13</b>	
		Default Value:	0b
		Access:	R/W
Reserved Error bits (Future expansion)			
12	<b>Reserved Error Bits 12</b>		
	Default Value:	0b	
	Access:	R/W	
	Reserved Error bits (Future expansion)		
11	<b>Reserved Error Bits 11</b>		
	Default Value:	0b	
	Access:	R/W	
	Reserved Error bits (Future expansion)		
10	<b>Reserved Error Bits 10</b>		



## ERROR - Main Graphic Arbiter Error Report

	<p>Default Value: 0b</p> <p>Access: R/W</p> <p>Reserved Error bits (Future expansion)</p>
9	<p><b>Reserved Error Bits 9</b></p> <p>Default Value: 0b</p> <p>Access: R/W</p> <p>Reserved Error bits (Future expansion)</p>
8	<p><b>Unloaded PD Error</b></p> <p>Default Value: 0b</p> <p>Access: R/W</p> <p>Unloaded PD error</p> <p>The Cache Line containing a PD entry being accessed, was marked as invalid in the last PD load cycle.</p>
7	<p><b>Reserved Error Bits 7</b></p> <p>Default Value: 0b</p> <p>Access: R/W</p> <p>Reserved Error bits (Future expansion)</p>
6	<p><b>Page Directory Entry VTD Translation Error</b></p> <p>Default Value: 0b</p> <p>Access: R/W</p> <p>Page Directory entry VTD translation error</p> <p>PD entry's VTD translation generated an error (HPA is not accessible for DMA read or write)</p>
4	<p><b>TLB Page VTD Translation Error</b></p> <p>Default Value: 0b</p> <p>Access: R/W</p> <p>TLB Page VTD translation error</p> <p>A TLB Page's VTD translation generated an error (HPA is not accessible for DMA read or write)</p>



<b>ERROR - Main Graphic Arbiter Error Report</b>					
2	<p><b>Invalid Page Directory Entry Error</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Invalid Page Directory entry error</p> <p>PD entry's valid bit is 0</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
0	<p><b>TLB Page Fault Error</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TLB Page Fault error</p> <p>A TLB Page's GTT translation generated a page fault (GTT entry not valid)</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				

#### 1.1.19.24 DONE\_REG - Gam Fub Done Lookup Register

<b>DONE_REG - Gam Fub Done Lookup Register</b>						
Register Space:	MMIO: 0/2/0					
Default Value:	0x00000000					
Address:	040B0h-040B3h					
Gam Fub Done Lookup Register						
DWord	Bit	Description				
0	31:0	<p><b>Gam Fub Done Lookup Reg</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>31 CVS Credit Fifo is Empty</p> <p>30 CVS TLB Don't have any Cycles</p> <p>29 Z Credit fifo is empty</p> <p>28 ZTLB Don't have any cycles</p> <p>27 RCC Credit Fifo is empty</p> <p>26 RCC TLB Don't have any cycles</p> <p>25 L3 Credit fifo is empty</p>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					



## DONE\_REG - Gam Fub Done Lookup Register

24	L3 TLB is don't have any Cycles
23	VLF Credit fifo is empty
22	VLF TLB don't have any cycles
21	CASC Credit fifo empty
20	CASC TLB don't have any Cycles
19	Miss Fub Done
18	Read Stream Done
17	Read Steam Fifo is empty
16	Recycle Fifo in rstrm is empty
15	TLB Pend Done
14	TLB Pend PQ Array Is done
13	TLB pend PB Array is done
12	Read route fub is done
11	Gafm Data fifo is empty
10	GAP data fifo is empty
9	GAC data fifo is empty
8	Wrdp is done with all the cycles
7	Wrdp RID fifo is empty
6	No hold from midarb to RTSTRM
5	No hold from TLBPEND to MIDARB
4	VTD Mode
3	Tied to "1" - to be defined
2	Fence FSM are IDLE
1	Non PD Load Done
0	Tied to "1" - to be defined



### 1.1.19.25 GAC\_HWSP\_REG - GAC Hardware Status Page Address Register

<b>GAC_HWSP_REG - GAC Hardware Status Page Address Register</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04180h-04183h	
<p>This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. The address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.</p>		
DWord	Bit	Description
0	31:12	<b>GAC HWSP Register</b>
		Default Value: 00000h
		Access: R/W
	11:0	<b>Reserved Bits</b>
		Default Value: 000h
		Access: RO

### 1.1.19.26 MEDIA\_ENG\_FR - Media Engine Fault Register

<b>MEDIA_ENG_FR - Media Engine Fault Register</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04194h-04197h	
Media Engine Fault Register		
DWord	Bit	Description
0	31:12	<b>Virtual Address of Fault</b>
		Default Value: 00000h
		Access: R/W
		<p>This is the original Address of the Page that generated the First fault for this engine.</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>



## MEDIA\_ENG\_FR - Media Engine Fault Register

<b>MEDIA_ENG_FR - Media Engine Fault Register</b>					
11	<p><b>GTTSEL</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit indicates if the valid bit happened while using PPGTT or GGTT: 0 - PPGTT, 1 - GGTT</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
10:3	<p><b>SRCID of Fault</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine.</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	00h	Access:	R/W
Default Value:	00h				
Access:	R/W				
2:1	<p><b>Fault Type</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Type of Fault recorded:</p> <ul style="list-style-type: none"> <li>00 - Page Fault.</li> <li>01 - Invalid PD Fault</li> <li>10 - Unloaded PD Fault</li> <li>11 - Invalid and Unloaded PD fault</li> </ul> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
0	<p><b>Valid Bit</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which will also clear the other fields.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				



### 1.1.19.27 GAB\_HWSP\_REG - GAB Hardware Status Page Address Register

<b>GAB_HWSP_REG - GAB Hardware Status Page Address Register</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04280h-04283h	
<p>This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. The address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.</p>		
DWord	Bit	Description
0	31:12	<b>GAB HWSP Register</b>
		Default Value: 00000h
		Access: R/W
	11:0	<b>Reserved Bits</b>
		Default Value: 000h
		Access: RO

### 1.1.19.28 BLT\_ENG\_FR - Blitter Engine Fault Register

<b>BLT_ENG_FR - Blitter Engine Fault Register</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04294h-04297h	
Blitter Engine Fault Register		
DWord	Bit	Description
0	31:12	<b>Virtual Address of Page Fault</b>
		Default Value: 00000h
		Access: R/W
		<p>This is the original Address of the Page that generated the First fault for this engine.</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>



## BLT\_ENG\_FR - Blitter Engine Fault Register

<b>BLT_ENG_FR - Blitter Engine Fault Register</b>					
11	<p><b>Blitter GTTSEL</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit indicates if the valid bit happened while using PPGTT or GGTT: 0 - PPGTT, 1 - GGTT</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
10:3	<p><b>SRCID of Fault</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine.</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	00h	Access:	R/W
Default Value:	00h				
Access:	R/W				
2:1	<p><b>Fault Type</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Type of Fault recorded:</p> <p>00 - Page Fault.</p> <p>01 - Invalid PD Fault</p> <p>10 - Unloaded PD Fault</p> <p>11 - Invalid and Unloaded PD fault</p> <p>This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
0	<p><b>Valid Bit</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which will also clear the other fields.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				



### 1.1.19.29 TLB\_RD\_ADDR - TLB\_RD\_ADDRESS Register

TLB_RD_ADDR - TLB_RD_ADDRESS Register				
Register Space:		MMIO: 0/2/0		
Default Value:		0x00000000		
Address:		04700h-04703h		
TLB Read Address				
DWord	Bit	Description		
0	31:10	<b>Reserved Bits</b>		
		Default Value:	000000000000000000000000b	
		Access:	RO	
		Reserved Bits		
	9:0	<b>TLB Read Address</b>	Default Value:	0000000000b
			Access:	R/W
			TLB Read Address	
			MSB<9:X> :	
		TLB Select	<9:X>	PAT MSB: Section of the PAT used.
		PAT_MSB_VLFTLB	00000	32 entries - 32
PAT_MSB_CVSTLB		00001	32 entries - 32	
PAT_MSB_RCCTLB		0001	64 entries - 64	
PAT_MSB_ZTLB		001	128 entries - 128	
PAT_MSB_L3TLB		01	160 entries - 256	
PAT_MSB_CASCTLB	10	140 entries - 256		
LSB <X:0> :				
GEN RAM ADDRES in Selected TLB				



### 1.1.19.30 TLB\_RD\_DATA - TLB\_RD\_DATA Register

TLB_RD_DATA - TLB_RD_DATA Register			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04704h-04707h		
TLB_READ_DATA Register			
DWord	Bit	Description	
0	31:0	<b>TLB_READ_DATA Register</b>	
		Default Value:	00000000h
		Access:	RO
		Return data	

### 1.1.19.31 VLFTLB\_VLD\_0 - Valid Bit Vector 0 for VLF

VLFTLB_VLD_0 - Valid Bit Vector 0 for VLF			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04720h-04723h		
This register contains the valid bits for entries 0-31 of VLFTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 0 for VLF</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.32 CVSTLB\_VLD\_0 - Valid Bit Vector 0 for CVS

CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS	
Register Space:	MMIO: 0/2/0
Default Value:	0x00000000



<b>CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS</b>			
Address:		04724h-04727h	
This register contains the valid bits for entries 0-31 of CVSTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 0 for CVS</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.33 RCCTLB\_VLD\_0 - Valid Bit Vector 0 for RCC

<b>RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04728h-0472Bh	
This register contains the valid bits for entries 0-31 of RCCTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 0 for RCC</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.34 RCCTLB\_VLD\_1 - Valid Bit Vector 1 for RCC

<b>RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		0472Ch-0472Fh	
This register contains the valid bits for entries 0-31 of RCCTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 1 for RCC</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.35 ZTLB\_VLD\_0 - Valid Bit Vector 0 for Z

<b>ZTLB_VLD_0 - Valid Bit Vector 0 for Z</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04730h-04733h	
This register contains the valid bits for entries 0-31 of ZTLB		
DWord	Bit	Description
0	31:0	<b>Valid Bit Vector 0 for Z</b>
		Default Value: 00000000h
		Access: RO
		Valid bits per entry

### 1.1.19.36 ZTLB\_VLD\_1 - Valid Bit Vector 1 for Z

<b>ZTLB_VLD_1 - Valid Bit Vector 1 for Z</b>		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04734h-04737h	
This register contains the valid bits for entries 0-31 of ZTLB		
DWord	Bit	Description
0	31:0	<b>Valid Bit Vector 1 for Z</b>
		Default Value: 00000000h
		Access: RO
		Valid bits per entry



### 1.1.19.37 ZTLB\_VLD\_2 - Valid Bit Vector 2 for Z

<b>ZTLB_VLD_2 - Valid Bit Vector 2 for Z</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04738h-0473Bh		
This register contains the valid bits for entries 0-31 of ZTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 2 for Z</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.38 ZTLB\_VLD\_3 - Valid Bit Vector 3 for Z

<b>ZTLB_VLD_3 - Valid Bit Vector 3 for Z</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	0473Ch-0473Fh		
This register contains the valid bits for entries 0-31 of ZTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 3 for Z</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.39 L3TLB\_VLD\_0 - Valid Bit Vector 0 for L3

<b>L3TLB_VLD_0 - Valid Bit Vector 0 for L3</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04740h-04743h		
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 0 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.40 L3TLB\_VLD\_1 - Valid Bit Vector 1 for L3

<b>L3TLB_VLD_1 - Valid Bit Vector 1 for L3</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04744h-04747h		
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 1 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.41 L3TLB\_VLD\_2 - Valid Bit Vector 2 for L3

<b>L3TLB_VLD_2 - Valid Bit Vector 2 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04748h-0474Bh	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 2 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.42 L3TLB\_VLD\_3 - Valid Bit Vector 3 for L3

<b>L3TLB_VLD_3 - Valid Bit Vector 3 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		0474Ch-0474Fh	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 3 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.43 L3TLB\_VLD\_4 - Valid Bit Vector 4 for L3

<b>L3TLB_VLD_4 - Valid Bit Vector 4 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04750h-04753h	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 4 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.44 L3TLB\_VLD\_5 - Valid Bit Vector 5 for L3

<b>L3TLB_VLD_5 - Valid Bit Vector 5 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04754h-04757h	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 5 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.45 L3TLB\_VLD\_6 - Valid Bit Vector 6 for L3

<b>L3TLB_VLD_6 - Valid Bit Vector 6 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04758h-0475Bh	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 6 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.46 L3TLB\_VLD\_7 - Valid Bit Vector 7 for L3

<b>L3TLB_VLD_7 - Valid Bit Vector 7 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		0475Ch-0475Fh	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 7 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.47 CASCTLB\_VLD\_0 - Valid Bit Vector 0 for CASC

<b>CASCTLB_VLD_0 - Valid Bit Vector 0 for CASC</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04760h-04763h		
This register contains the valid bits for entries 0-31 of CASCTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 0 for CASC</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.48 CASCTLB\_VLD\_1 - Valid Bit Vector 1 for CASC

<b>CASCTLB_VLD_1 - Valid Bit Vector 1 for CASC</b>			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000000		
Address:	04764h-04767h		
This register contains the valid bits for entries 0-31 of CASCTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 1 for CASC</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.49 CASCTLB\_VLD\_2 - Valid Bit Vector 2 for CASC

<b>CASCTLB_VLD_2 - Valid Bit Vector 2 for CASC</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		04768h-0476Bh	
This register contains the valid bits for entries 0-31 of CASCTLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 2 for CASC</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	

### 1.1.19.50 CASCTLB\_VLD\_3 - Valid Bit Vector 3 for CASC

<b>L3TLB_VLD_3 - Valid Bit Vector 3 for L3</b>			
Register Space:		MMIO: 0/2/0	
Default Value:		0x00000000	
Address:		0474Ch-0474Fh	
This register contains the valid bits for entries 0-31 of L3TLB			
DWord	Bit	Description	
0	31:0	<b>Valid Bit Vector 3 for L3</b>	
		Default Value:	00000000h
		Access:	RO
		Valid bits per entry	



### 1.1.19.51 CASCTLB\_VLD\_4 - Valid Bit Vector 4 for CASC

CASCTLB_VLD_4 - Valid Bit Vector 4 for CASC		
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Address:	04770h-04773h	
This register contains the valid bits for entries 0-31 of CASCTLB		
DWord	Bit	Description
0	31:0	<b>Valid Bit Vector 4 for CASC</b>
		Default Value: 00000000h
		Access: RO
		Valid bits per entry

## 1.2 Memory Interface Commands for Rendering Engine

### 1.2.1 Introduction

This chapter describes the formats of the “Memory Interface” commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term “for Rendering Engine” in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Ivy Bridge family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for product specific summary.

### 1.2.2 Software Synchronization Commands

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution. If set, however, mid-triangle modes like PSMI cannot be enabled.

Command	Qualifications
MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always



Command	Qualifications
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-order

### 1.2.3 MI\_ARB\_CHECK

MI_ARB_CHECK			
Source:	RenderCS		
Length Bias:	1		
<p>The MI_ARB_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.</p>			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>The current head pointer is loaded with the updated head pointer register independent of the location of the updated head</li> <li>If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR</li> <li>This instruction can be in either a ring buffer or batch buffer.</li> <li>For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.</li> </ul>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	05h MI_ARB_CHECK
		Format:	OpCode
22:0	<b>Reserved</b>		
	Format:	MBZ	

### 1.2.4 MI\_ARB\_ON\_OFF

MI_ARB_ON_OFF		
Source:	RenderCS	
Length Bias:	1	
<p>The MI_ARB_ON_OFF instruction is used to disable/enable context switching. Note that context switching will remain disabled until re-enabled through use of this command.</p> <p>This command will also prevent a switch in the case of waiting on events, running out of commands. These will effectively hang the device if allowed to occur while arbitration is off (context switching is disabled.) This command should always be used as an off-on pair with the sequence of instructions to be protected from context switch between MI_ARB_OFF and MI_ARB_ON. Software must use this arbitration control with caution since it has the potential to increase the response time of the Render Engine to pre-emption requests. This is a privileged command; it will not be effective (will be converted to a no-op) if executed from within a non-privileged batch buffer.</p>		
DWord	Bit	Description



<b>MI_ARB_ON_OFF</b>		
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 08h MI_ARB_ON_OFF
		Format: OpCode
	22:1	<b>Reserved</b>
		Format: MBZ
	0	<b>Arbitration Enable</b>
		Format: Enable
This field enables or disables context switches due to pre-emption .		

### 1.2.5 MI\_BATCH\_BUFFER\_END

<b>MI_BATCH_BUFFER_END</b>		
Source:	RenderCS	
Length Bias:	1	
The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 0Ah MI_BATCH_BUFFER_END
		Format: OpCode
	22:0	<b>Reserved</b>
		Format: MBZ

### 1.2.6 MI\_CONDITIONAL\_BATCH\_BUFFER\_END

<b>MI_CONDITIONAL_BATCH_BUFFER_END</b>		
Source:	RenderCS	
Length Bias:	2	
The MI_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND



<b>MI_CONDITIONAL_BATCH_BUFFER_END</b>	
	Format: OpCode
28:23	<b>MI Command Opcode</b>
	Default Value: 36h MI_CONDITIONAL_BATCH_BUFFER_END
	Format: OpCode
22	<b>Use Global GTT</b>
	Default Value: 0h
	Format: U1
	If set, this command will use the global GTT to translate the <b>Compare Address</b> and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the <b>Compare Address</b> .
21	<b>Compare Semaphore</b>
	Default Value: 0h
	Format: U1
	If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword, execution of current command buffer should continue. If clear, no comparison takes place.
19:8	<b>Reserved</b>
	Format: MBZ
7:0	<b>DWord Length</b>
	Default Value: 0h
	Format: =n Total Length - 2. Excludes DWord (0,1).
1	31:0 <b>Compare Data Dword</b>
	Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Compare Address is greater than this dword, the execution of the command buffer should continue.
2	31:3 <b>Compare Address</b>
	Qword address to fetch Data Dword(DW0) from memory.
	HW will compare the Data Dword(DW0) with Compare Data Dword
	2:0 <b>Reserved</b>
	Format: MBZ

### 1.2.7 MI\_BATCH\_BUFFER\_START (Render)

<b>MI_BATCH_BUFFER_START</b>	
Source:	RenderCS
Length Bias:	2
The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a batch buffer.	



## MI\_BATCH\_BUFFER\_START

For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions.

### Programming Notes

It is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient. Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI\_FLUSH.

DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode
	22	<b>Reserved</b>
		Format: MBZ
	21:17	<b>Reserved</b>
		Format: MBZ
	16	<b>Reserved</b>
		Format: MBZ
	15	<b>Reserved</b>
		Format: MBZ
	14	<b>Reserved</b>
		Format: MBZ
	13	<b>Reserved</b>
		Format: MBZ
	11	<b>Clear Command Buffer Enable</b>
		Format: Enable The address of the batch buffer is an offset into the WOPCM area. This batch buffer needs to be preceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.
	10	<b>Reserved</b>
		Format: MBZ
8	<b>Address Space Indicator</b>	
	<b>Description</b>	<b>Project</b>
	SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has "Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second level Batch Buffers) must be in "PPGTT". Not complying to above programming will result in unknown behavior of HW. Second level batch buffer can select its "Address space Indicator" independent of the parent batch buffer. This field must be '0' unless the Per-Process GTT Enable is '1'	



MI_BATCH_BUFFER_START		
Value	Name	Description
0h	GGTT	This batch buffer will be accessed via the GGTT.
1h	PPGTT	This batch buffer will be accessed via the PPGTT.
7:0	<b>DWord Length</b>	
	Default Value:	0h Excludes DWord (0,1)
	Format:	=n Total - Bias
1	31:2	<b>Batch Buffer Start Address</b>
		Format: GraphicsAddress[31:2]BatchBuffer This field specifies Bits 31:2 of the starting address of the batch buffer.
	1:0	<b>Reserved</b>
	Format:	MBZ

### 1.2.7.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered “privileged” memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a “privileged” access through the GGTT rather than an unprivileged access through the context-local PPGTT.

“User mode” command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer’s **Buffer Security** Indicator set to “non-secure”. Commands in such a batch buffer are not allowed to access privileged memory.

“Kernel mode” command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to “secure” in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

#### GGTT and PPGTT Usage by Command

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

\*Command has a GGTT/PPGTT selector added to it vs. previous products.



\*\*Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.

### 2.1.7.2 Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### Privileged Commands

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_DATA_IMM	Command is translated using the Per-process GTT if <b>Per-Process Virtual Address Space</b> is set
MI_STORE_DATA_INDEX	
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.

### 1.2.7.2 User Mode Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

#### User Mode Privileged Commands

User Mode Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Command is converted to NOOP
MI_UPDATE_GTT	Command is converted to NOOP
MI_STORE_DATA_IMM	Command is converted to NOOP if <b>Use Global GTT</b> is enabled.
MI_STORE_DATA_INDEX	Command is converted to NOOP if <b>Use Global GTT</b> is enabled.
MI_STORE_REGISTER_MEM	Command is converted to NOOP
MI_DISPLAY_FLIP	Command is converted to NOOP
MI_ARB_ON_OFF	Command is converted to NOOP
MI_ARB_CHECK	Command is converted to NOOP
MI_WAIT_FOR_EVENT	Command is converted to NOOP



## 1.2.8 MI\_CLFLUSH

MI_CLFLUSH											
Source:	RenderCS										
Length Bias:	2										
Flushes out the page given in the command out to system memory. This command is specific to the render engine. This command is not privileged.											
DWord	Bit	Description									
0	31:29	<b>Command Type</b>									
		Default Value: 0h MI_COMMAND									
		Format: OpCode									
	28:23	<b>MI Command Opcode</b>									
		Default Value: 27h Store DW MI_CLFLUSH									
		Format: OpCode									
	22	<b>Use Global GTT</b>									
		This bit will be ignored and treated as if clear when executing from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be 1 if the <b>Per Process GTT Enable</b> bit is clear.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Per Process Graphics Address</td> <td></td> </tr> <tr> <td>1h</td> <td>Global Graphics Address</td> <td>This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Per Process Graphics Address		1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.
	Value	Name	Description								
0h	Per Process Graphics Address										
1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.									
	21:10	<b>Reserved</b>									
		Format: MBZ									
	9:0	<b>DWord Length</b>									
		Default Value: 0h									
		Format: =n Total Length - 2. Excludes DWord (0,1).									
1	31:12	<b>Page Base Address</b>									
		Format: GraphicsAddress[31:12]									
		4KB aligned Page Address which software requires hardware to flush to DRAM.									
	11:6	<b>Starting Cacheline Offset</b>									
	Format: U6 Zero based starting cacheline offset to the Page Base Address.										
	5:0	<b>Reserved</b>									
		Format: MBZ									
2	31:16	<b>Address</b>									
	15:0	<b>Page Base Address</b>									
		Format: GraphicsAddress[47:32]									
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space.									
3..n	31:0	<b>DW Representing ½ Cache Line</b>									



<b>MI_CLFLUSH</b>	
Format:	MBZ
<p>The information given to hardware is the DW itself, not the contents. Hardware uses the DW count of the command to determine the offset from the base to flush out. The offset is ½ cache line (8 DW = 1HW) granular so for a full page, the command will need 4096 bytes / 4 bytes per DW / 8 DW per HW = 128 DW.</p>	
<b>Programming Notes</b>	
Always even number of "DW Representing 1/2 cacheline" terms must be programmed.	

## 1.2.9 MI\_DISPLAY\_FLIP

<b>MI_DISPLAY_FLIP</b>	
Source:	RenderCS
Length Bias:	2
<p>The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet. The operation this command performs is also known as a “display flip request” operation – in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts (possibly on a future frame), or asynchronously (as soon as possible) to minimize rendering stalls at the cost of tearing artifacts.</p>	
<b>Programming Notes</b>	
<p>This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the PIPE_CONTROL command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command must be used to provide this synchronization to avoid back to back MI_DISPLAY_FLIP commands to the same display plane – by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status.</p> <p>After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or rendering operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the rendering (back) buffer. In addition, prior to any subsequent clear or rendering operations, software must typically ensure that the new rendering buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.</p> <p>The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset. The display buffer command uses the linear dword offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory. For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset. Linear memory does not support asynchronous flips. DWord 3 (Left Eye Display Buffer Base Address) must not be set with synchronous flips or asynchronous flips.</p>	



DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	14h MI_DISPLAY_FLIP
		Format:	OpCode
	22	<b>Async Flip Indicator</b>	
		Format:	Enable
	This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the render pipe while DW2 is used by the display hardware.		
	21:19	<b>Display (Plane) Select</b>	
		Format:	U3
		This field selects which display plane is to perform the flip operation.	
<b>Value</b>		<b>Name</b>	
0h		Display Plane A	
1h		Display Plane B	
2h		Display Sprite A	
3h		Display Sprite B	
4h		Display Plane C	
5h		Display Sprite C	
18:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>DWord Length</b>		
	Format:	=n	
	Total Length - 2. Excludes DWord (0,1).		
	For Synchronous Flips and Asynchronous Flips, this field must be programmed to 1h for a total length of 3.		
	<b>Value</b>	<b>Name</b>	
	0h	[Default]	
1h	For Synchronous Flips and Asynchronous Flips		
1	31	<b>Reserved</b>	
		Format:	MBZ
	30:16	<b>Reserved</b>	
		Format:	MBZ
	15:6	<b>Display Buffer Pitch</b>	
		Default Value:	0h
Format:		U10	
For Synchronous Flips, this field specifies the 64-byte aligned pitch of the new display buffer. For Asynchronous Flips, this parameter is programmed so that all the flips in a flip chain should maintain the same pitch as programmed with the last synchronous flip or direct through MMIO.			
5:1	<b>Reserved</b>		



<b>MI_DISPLAY_FLIP</b>			
		Format: MBZ	
0	<b>Tile Parameter</b>		
	Format: Enable		
	For Asynchronous Flips, this parameter cannot be changed. All the flips in a flip chain should maintain the same tile parameter as programmed with the last synchronous flip or direct thru mmio.		
	<b>Value</b>	<b>Name</b>	
	0h	Linear <b>[Default]</b>	
	1h	Tiled X	
2	<b>31:12 Display Buffer Base Address</b>		
	Format: GraphicsAddress[31:12]		
	This field specifies Bits 31:12 of the Graphics Address of the new display buffer.		
	<b>Programming Notes</b>		
	The Display buffer must reside completely in Main Memory		
	This address is always translated via the global (rather than per-process) GTT		
	<b>11:3 Reserved</b>		
	Format: MBZ		
	1:0	<b>Flip Type</b>	
		This field specifies whether the flip operation should be performed asynchronously to vertical retrace.	
<b>Value</b>		<b>Name</b>	
00b		Sync Flip <b>[Default]</b>	
01b		Async Flip	
11b		Reserved	
<b>Programming Notes</b>			
Asynch flips are Supported on X-Tiled Frame buffers only. For Asynch Flips the Buffers used must be 32KB aligned.			

## 1.2.10 MI\_FLUSH

<b>MI_FLUSH</b>	
Source:	RenderCS
Length Bias:	1
<b>Description</b>	<b>Project</b>
The MI_FLUSH command is used to perform an internal flush operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:	



## MI\_FLUSH

Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.

Invalidate the state and command cache.

**Usage note:** After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI\_FLUSH\_DW.

In order to use this command, bit 12 in the MI\_MODE(0x209c) must be enabled.

If GFX\_MODE(0x229C) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.

MI\_FLUSH command is no longer validated or supported. Use at your own risk.

DWord	Bit	Description								
0	31:29	<b>Command Type</b>								
		Default Value: 0h MI_COMMAND								
		Format: OpCode								
	28:23	<b>MI Command Opcode</b>								
		Default Value: 04h MI_FLUSH								
		Format: OpCode								
	22:7	<b>Reserved</b>								
		Format: MBZ								
	5	<b>Indirect State Pointers Disable</b>								
		Format: Disable								
		At the completion of the flush, the indirect state pointers in the hardware will be considered as invalid ie the indirect pointers will not be restored for the context.								
	4	<b>Generic Media State Clear</b>								
	Format: Disable									
	If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.									
3	<b>Global Snapshot Count Reset</b>									
	Format: Boolean									
	The Statistics Counters are also reset; SW should never set this bit during normal operation since the Statistics Counters are intended to be free running.									
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Don't Reset</td> <td>Do not reset the snapshot counts or Statistics Counters.</td> </tr> <tr> <td>1h</td> <td>Reset</td> <td>Reset the snapshot count for all the units and reset the Statistics Counters except as noted above.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.	1h	Reset	Reset the snapshot count for all the units and reset the Statistics Counters except as noted above.
Value	Name	Description								
0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.								
1h	Reset	Reset the snapshot count for all the units and reset the Statistics Counters except as noted above.								



<b>MI_FLUSH</b>		
<b>Programming Notes</b>		
TIMESTAMP are not reset by MI_FLUSH with this bit set. TIMESTAMP and PS_DEPTH_COUNT can be reset by writing 0 to them		
2	<b>Render Cache Flush Inhibit</b>	
	Format: Boolean	
	If set, the Render Cache is not flushed as part of the processing of this command.	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
0h	Flush	Flush the Render Cache
1h	Don't Flush	Do not flush the Render Cache
1	<b>State/Instruction Cache Invalidate</b>	
	Format: Boolean	
	If set, Invalidates the State and Instruction Cache	
	<b>Value</b>	<b>Name</b>
	<b>Description</b>	
0h	Don't Invalidate	Leave State/Instruction Cache unaffected
1h	Invalidate	Invalidate State/Instruction Cache
0	<b>Reserved</b>	
	Format: MBZ	

## 1.2.11 MI\_LOAD\_REGISTER\_IMM

<b>MI_LOAD_REGISTER_IMM</b>	
Source:	RenderCS
Length Bias:	2
The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).	
<b>Programming Notes</b>	<b>Project</b>
<p>A stalling flush must be sent down pipeline before issuing this command. The behavior of this command is controlled by Dword 3, Bit 8 (Disable Register Access) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.</p> <p>If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH_BUFFER_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.</p> <p>To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.</p> <p>When base address of 0x180000 is added to the Register Offset, when executed will result in updating of the register in the other GT in GTB mode of operation then the GT from which this instruction is executed. When this instruction is executed by Command Streamer with COREID-0 will result in updating the register in GT with COREID-1 and vice versa, when base address of 0x180000 is added to the register offset.</p> <p>The following addresses should NOT be used for LRIs:</p> <ol style="list-style-type: none"> <li>0x8800 - 0x88FF</li> </ol>	



<b>MI_LOAD_REGISTER_IMM</b>		
DWord	Bit	Description
<p>2. &gt;= 0xC0000</p> <p>Limited LRI cycles to the Display Engine (0x40000-0xBFFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.</p> <p>MI_LOAD_REGISTER_IMM command to program Scanline Register followed by Wait For Event command with Scanline Wait, should always be programmed in the same cacheline together without any commands (including pipe control) in between and also should be submitted in the same ring dispatch.</p>		
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 22h MI_LOAD_REGISTER_IMM
		Format: OpCode
	22:12	<b>Reserved</b>
		Format: MBZ
	11:8	<b>Byte Write Disables</b>
		Format: Enable[4] Bit 8 corresponds to Data DWord [7:0]
Range: Must specify a valid register write operation		
If [11:8] is '1111b', then this command will behave as a NOOP.		
Otherwise, the value is forwarded to the destination register.		
7:0	<b>DWord Length</b>	
	Default Value: 1h	
	Format: =n Total Length - 2. Excludes DWord (0,1).	
1	31:2	<b>Register Offset</b>
		Format: MmioAddress[31:2]
	<p>This field specifies bits [31:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset). When the base address of 0x180000 is added to the Register Offset, when executed will result in updating of the register in the other GT in GTB mode of operation then the GT from which this instruction is executed. When this instruction is executed by Command Streamer with COREID-0 will result in updating the register in GT with COREID-1 and vice versa, when base address of 0x180000 is added to the register offset.</p>	
1:0	<b>Reserved</b>	
Format: MBZ		
2	31:0	<b>Data DWord</b>
		Mask: Bytes Write Disables
		Format: U32
		This field specifies the DWord value to be written to the targeted location.



## 1.2.12 MI\_NOOP

<b>MI_NOOP</b>			
Source:	RenderCS		
Length Bias:	1		
<p>The MI_NOOP command basically performs a “no operation” in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging (“breadcrumb”) mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).</p>			
<b>Programming Notes</b>		<b>Project</b>	
Performance : The MI_NOOP process time is reduced to 1 clock. An example use of the improved NOOP throughput is for some multi-pass media applications where some unwanted media object commands are replaced by MI_NOOP commands without repacking the commands in a batch buffer.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND	
	28:23	<b>MI Command Opcode</b> Default Value: 0h MI_NOOP	
	22	<b>Identification Number Register Write Enable</b> Format: Enable	
		This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified, making this command an effective "no operation" function.	
<b>Value</b>		<b>Name</b> <b>Description</b>	
0h		Disable	Do not write the NOP_ID register.
1h	Enable	Write the NOP_ID register.	
21:0	<b>Identification Number</b> Format: U22		
	This field contains a 22-bit number which can be written to the MI NOPID register.		

## 1.2.13 Surface Probing

These commands are only valid when the “Surface Fault Enable” bit is set in the GFX\_MODE register.

## 1.2.14 MI\_REPORT\_HEAD

<b>MI_REPORT_HEAD</b>		
Source:	RenderCS	
Length Bias:	1	
<p>The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location. The location written is relative to the address programmed in the Hardware Status Page Address Register.</p>		



MI_REPORT_HEAD		
Programming Notes		
This command must not be executed from a Batch Buffer. (Refer to the description of the HWS_PGA register.)		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 07h MI_REPORT_HEAD
		Format: OpCode
22:0	<b>Reserved</b>	
	Format: MBZ	

### 1.2.15 MI\_SEMAPHORE\_MBOX

MI_SEMAPHORE_MBOX		
Source:	RenderCS	
Length Bias:	2	
<p>This command is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command.</p> <p>Synchronization between contexts (especially between contexts running on two different engines) is provided by the MI_SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common_sli memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces, or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the Use Global GTT bit set such that they are privileged and will use the (always shared) global GTT.</p> <p>MI_SEMAPHORE with the <b>Update Semaphore</b> bit set (and the <b>Compare Semaphore</b> bit clear) implements the Signal command, while the Wait command is indicated by <b>Compare Semaphore</b> being set. Note that Wait can cause a context switch. Signal increments unconditionally.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 16h MI_SEMAPHORE_MBOX
		Format: OpCode
22	<b>Use Global GTT</b>	
	<p>If set, this command will use the global GTT to translate the <b>Semaphore Address</b> and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the <b>Semaphore Address</b>.</p> <p>This bit will be ignored (and treated as if clear) if this command is executed from a non-privileged</p>	



<b>MI_SEMAPHORE_MBOX</b>													
	<p>batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or directly from a ring buffer.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field is only valid when Compare Register Field is reset.</p>												
21	<p><b>Update Semaphore</b> If set, the value from the <b>Semaphore Data Dword</b> is written to memory. If <b>Compare Semaphore</b> is also set, the semaphore is not updated if the semaphore comparison fails. If clear, the data at <b>Semaphore Address</b> is not changed.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field should be always clear when Compare Register Field is set.</p>												
20	<p><b>Compare Semaphore</b> If set, the value from the <b>Semaphore Data Dword</b> is compared to the value from the <b>Semaphore Address</b> in memory when Compare Register is clear. If set, the value from the <b>Semaphore Data Dword</b> is compared to the value from <b>MMIO Register</b> selected by <b>Register Select</b> field when Compare Register is set. If the value at <b>Semaphore Address/MMIO Register is greater than the Semaphore Data Dword</b>, execution is continued from the current command buffer. If clear, no comparison takes place. <b>Update Semaphore</b> must be set in this case.</p>												
19	<p><b>Reserved</b> Format: MBZ</p>												
18	<p><b>Compare Register</b> If set, data in MMIO register will be used for compare. If clear, data in memory will be used for compare.</p> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Compare Register field should be always set.</p>												
17:16	<p><b>Register Select</b> Format: Register Select If <b>Compare Register</b> is set in bit[18], this field indicates which register will be used.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>RVSYNC</td> <td>VCS Register</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>RBSYNC</td> <td>BCS Register</td> </tr> <tr> <td style="text-align: center;">3h</td> <td colspan="2">Use General Register Select</td> </tr> </tbody> </table>	Value	Name	Description	0h	RVSYNC	VCS Register	2h	RBSYNC	BCS Register	3h	Use General Register Select	
Value	Name	Description											
0h	RVSYNC	VCS Register											
2h	RBSYNC	BCS Register											
3h	Use General Register Select												
15:14	<p><b>Reserved</b> Format: MBZ</p>												
13:8	<p><b>Reserved</b> Format: MBZ</p>												
7:0	<p><b>DWord Length</b> Default Value: 0h Format: =n Total Length - 2. Excludes DWord (0,1).</p>												
1	<p>31:0 <b>Semaphore Data Dword</b> Format: U32 Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer continues.</p>												
2	<p>31:2 <b>PointerBitFieldName/MMIO Register Address</b> Format: GraphicsVirtualAddress[31:2]Semaphore</p>												



<b>MI_SEMAPHORE_MBOX</b>	
	If <b>Compare Register</b> bit[18] is <i>cleared</i> , this field is the Graphics Memory Address of the 32-bit value for the semaphore. If <b>Compare Register</b> bit[18] is <i>set</i> , this field is the MMIO address of the register for the semaphore.
1:0	<b>Reserved</b>
	Format: MBZ



## 1.2.16 MI\_SET\_CONTEXT

<b>MI_SET_CONTEXT</b>		
Source:	RenderCS	
Length Bias:	2	
<p>The MI_SET_CONTEXT command is used to specify the <i>logical</i> context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device saves the current HW context values to the current logical context address, and then restores (loads) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOOP. <b>Specific to the Render command stream only.</b></p> <p>This command also includes some controls over the context save/restore process.</p> <ul style="list-style-type: none"> <li>• The <b>Force Restore</b> bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.</li> <li>• The <b>Restore Inhibit</b> bit can be used to prevent the new context from being loaded at all. This must be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.</li> <li>• This command needs to be always followed by a single MI_NOOP instruction to workaround a silicon issue.</li> <li>• When switching from a generic media context to a 3D context, the generic media state must be cleared via the Generic Media State Clear bit 16 in PIPE_CONTROL (or bit 4 in MI_FLUSH) before saving 3D context.</li> <li>• MI_SET_CONTEXT commands are permitted only within a ring buffer (not within a batch buffer).</li> </ul>		
<b>Programming Notes</b>		
<p>Workaround : If <b>Flush TLB Invalidation Mode</b> is enabled it is the driver's responsibility to invalidate the TLBs at least once after the previous context switch after any GTT mappings changed (including new GTT entries). This can be done by a pipelined PIPE_CONTROL with TLB inv bit set immediately before MI_SET_CONTEXT.</p>		
<p>MI_ARB_ON_OFF with 'Arbitration Enable Reset' set should be programmed before an MI_SET_CONTEXT command. MI_ARB_ON_OFF with 'Arbitration Enable' set should be programmed after an MI_SET_CONTEXT command. This programming ensures that PSMI context switch flows do not conflict with MI_SET_CONTEXT flows.</p>		
<b>DWord</b>	<b>Bit</b>	
<b>Description</b>		
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 18h MI_SET_CONTEXT
		Format: OpCode
	22:8	<b>Reserved</b>
		Format: MBZ
	7:0	<b>DWord Length</b>
		Default Value: 0h
	Format: =n Total Length - 2. Excludes DWord (0,1).	
1	31:12	<b>Logical Context Address</b>



## MI\_SET\_CONTEXT

	Format:	GraphicsAddress[31:12]LogicalContext	
		<b>Description</b>	<b>Project</b>
		This field contains the 4KB-aligned graphics memory address of the Logical Context that is to be loaded into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register.	
		This field needs to be 4KB aligned virtual address.	
11:10	<b>Reserved</b>		
	Format:	MBZ	
9	<b>Reserved</b>		
	Format:	MBZ	
8	<b>Reserved, Must be 1</b>		
	Format:	Must Be One	
7:5	<b>Reserved</b>		
	Format:	MBZ	
4	<b>Reserved</b>		
	Format:	MBZ	
3	<b>Extended State Save Enable</b>		
	Format:	Enable	
		If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is saved as part of switching away from this logical context. This bit will be stored in the associated CCID register to control the context save operation when switching away from this context (as part of a subsequent MI_SET_CONTEXT command). This bit must be 1 when RS2 power state is enabled (via MCHBAR, offset 0x11B8)	
2	<b>Extended State Restore Enable</b>		
	Format:	Enable	
		If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter is loaded (or restored) as part of switching to this logical context. This method can be used to restore things such as filter coefficients using the indirect state restore followed by a restore of the extended logical context data. This bit affects the switch (if required) to the context specified in Logical Context Address. This bit will also be stored in the associated CCID register to control a subsequent context save operation when switching to this context (as part of a subsequent ring buffer switch). This bit must be 1 when RS2 power state is enabled (via MCHBAR, offset 0x11B8)	
1	<b>Force Restore</b>		
		When switching to this logical context a comparison between Logical Context Address and the contexts of the CCID register is performed. Normally, matching addresses prevent a context restore from occurring; however, when this bit is set a context restore is forced to occur. This bit cannot be set with Restore Inhibit. Note: This bit is not saved in the associated CCID register. It only affects the	



<b>MI_SET_CONTEXT</b>	
	processing of this command.
0	<p><b>Restore Inhibit</b></p> <p>If set, the restore of the HW context from the logical context specified by Logical Context Address is inhibited (i.e., the existing HW context values are maintained). This bit must be used to prevent the loading of an uninitialized logical context. If clear, the context switch proceeds normally. This bit cannot be set with Force Restore. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.</p>

## 1.2.17 MI\_STORE\_DATA\_IMM

<b>MI_STORE_DATA_IMM</b>			
Project:	All		
Source:	RenderCS		
Length Bias:	2		
The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).			
<b>Programming Notes</b>			
<p>This command should not be used within a "non-privilege" batch buffer to access global virtual space, doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation. This command can be used within ring buffers and/or privilege batch buffers to access global virtual space.</p> <p>This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).</p> <p>This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	20h MI_STORE_DATA_IMM
		Format:	OpCode
22	<b>Use Global GTT</b>		
	Project:	All	
	Format:	Boolean	
	If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be '1' if the Per Process GTT Enable bit is clear.		



<b>MI_STORE_DATA_IMM</b>		
	21	<b>Reserved</b>
		Format: MBZ
	20:10	<b>Reserved</b>
		Format: MBZ
	9:0	<b>DWord Length</b>
	Default Value: 2h	
	Format: =n Total Length - 2. Excludes DWord (0,1)	
	<b>Programming Notes</b>	
	DWord Length programmed must not exceed 0x3FE	
1	31:0	<b>Reserved</b>
		Format: MBZ
2	31:2	<b>Address</b>
		Format: GraphicsAddress[31:2]U32(2)
	This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.	
	1:0	<b>Reserved</b>
		Format: MBZ
3	31:0	<b>Data DWord 0</b>
		Format: U32
This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).		
4	31:0	<b>Data DWord 1</b>
		Format: U32
This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).		

## 1.2.18 MI\_STORE\_DATA\_INDEX

<b>MI_STORE_DATA_INDEX</b>	
Source:	RenderCS
Length Bias:	2
The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write	



## MI\_STORE\_DATA\_INDEX

targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).

### Programming Notes

- Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.
- This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).
- This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

DWord	Bit	Description
0	31:29	<b>Command Type</b> Default Value: 0h MI_COMMAND Format: OpCode
	28:23	<b>MI Command Opcode</b> Default Value: 21h MI_STORE_DATA_INDEX Format: OpCode
	22	<b>Reserved</b>
	21	<b>Reserved</b> Format: MBZ
	20:8	<b>Reserved</b> Format: MBZ
	7:0	<b>DWord Length</b> Default Value: 1h Format: =n Total Length - 2. Excludes DWord (0,1) = 1 for DWord, 2 for QWord.
	1	31:12
11:2		<b>Offset</b> Format: U10 zero-based DWord offset into the HW status page. Format: HardwareStatusPageOffset[11:2]U32 This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store QW command.
		<b>Value</b>
		<b>Name</b>
	[16, 1023]	
2	1:0	<b>Reserved</b> Format: MBZ
	31:0	<b>Data DWord 0</b> Format: U32 This field specifies the DWord value to be written to the targeted location. For a QWord write this



<b>MI_STORE_DATA_INDEX</b>		
		DWord is the lower DWord of the QWord to be reported (DW 0).
3	31:0	<b>Data DWord 1</b>
		Format: U32
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).

## 1.2.19 MI\_STORE\_REGISTER\_MEM

<b>MI_STORE_REGISTER_MEM</b>			
Project:	All		
Source:	RenderCS		
Length Bias:	2		
The MI_STORE_REGISTER_MEM command requests a register read from a specified memory mapped register location in the device and store of that DWord to memory. The register address is specified along with the command to perform the read.			
<b>Programming Notes</b>			
The command temporarily halts command execution.			
The memory address for the write is snooped on the host bus.			
This command should not be used from within a "non-privilege" batch buffer to access global virtual space. doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation. This command can be used within ring buffers and/or "privilege" batch buffers to access global virtual space.			
This command will cause undefined data to be written to memory if given register addresses for the PGTBL_CTL_0 or FENCE registers.			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	24h MI_STORE_REGISTER_MEM
		Format:	OpCode
22	<b>Use Global GTT</b>		
	It is allowed for this bit to be set when executing this command from a privileged (secure) batch or ring buffer. This bit must be clear when programmed from within a non-privileged batch buffer. This bit must be 1 if the Per Process GTT Enable bit is clear.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Per Process Graphics Address	
1h	Global Graphics	This command will use the global GTT to translate the Address and	
			<b>Project</b>



<b>MI_STORE_REGISTER_MEM</b>			
		Address	this command must be executing from a privileged (secure) batch buffer.
	21	<b>Reserved</b>	
		Format:	MBZ
	20:8	<b>Reserved</b>	
	7:0	<b>DWord Length</b>	
		Default Value:	1h Excludes DWord (0,1)
	Format:	=n Total Length - 2	
1	31:26	<b>Reserved</b>	
		Format:	MBZ
	25:2	<b>Register Address</b>	
		Format:	MMIOAddress[25:2]MMIO_Register
This field specifies Bits 25:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>Storing a VGA register is not permitted and will store an UNDEFINED value.</li> <li>The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified.</li> </ul>			
	1:0	<b>Reserved</b>	
		Format:	MBZ
2	31:2	<b>Memory Address</b>	
		Format:	GraphicsAddress[31:2]MMIO_Register
	This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register		
	1:0	<b>Reserved</b>	
		Format:	MBZ

## 1.2.20 MI\_SUSPEND\_FLUSH

<b>MI_SUSPEND_FLUSH</b>			
Source:	RenderCS		
Length Bias:	1		
<b>Description</b>			<b>Project</b>
Blocks MMIO sync flush or any flushes related to VT-d while enabled.			
<b>Programming Notes</b>			<b>Project</b>
SW must ensure MI_SUSPEND_FLUSH with "Suspend Flush" enabled have a corresponding MI_SUSPEND_FLUSH with "Suspend Flush" disabled in the same ring dispatch. SW must also ensure not			



<b>MI_SUSPEND_FLUSH</b>				
to program MI_WAIT_FOR_EVENT command when "Suspend Flush" is enabled.				
DWord	Bit	Description		
0	31:29	<b>Command Type</b>		
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
	28:23	<b>MI Command Opcode</b>		
		Default Value:	0Bh MI_SUSPEND_FLUSH	
		Format:	OpCode	
	22:1	<b>Reserved</b>		
		Format:	MBZ	
	0	<b>Suspend Flush</b>	Format:	Enable
<b>Description</b>		<b>Project</b>		
This field suspends flush due and IOTLB invalidation.				
<b>Programming Notes</b>		<b>Project</b>		
Workaround: Make sure that Suspend Flush Enabled and Suspend Flush Disabled are in the same tail update.				

## 1.2.21 MI\_UPDATE\_GTT

<b>MI_UPDATE_GTT</b>		
Source:	RenderCS	
Length Bias:	2	
<p>The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.</p> <p>An MI_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush also invalidates TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).</p> <p>This is a privileged command.</p> <p>Note that MI_UPDATE_GTT is mainly for the pages that are strictly used by GT. If driver chooses to update the CPU used pages thru MI_UPDATE_GTT, it needs to write any value to MMIO address 0x101008 to ensure system agent TLBs are invalidated before the new pages can be used.</p> <p>PPGTT updates cannot be done via <b>MI_UPDATE_GTT</b>; gfx driver will have to use MI_STORE_DATA_IMM for PPGTT inline updates.</p>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>



<b>MI_UPDATE_GTT</b>			
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	23h MI_UPDATE_GTT
		Format:	OpCode
	22	<b>Use Global GTT</b>	
		Reserved: Must be 1h. Updating Per Process Graphics Address is not supported.	
		<b>Value</b>	<b>Name</b>
		0h	Per Process Graphics Address
		1h	Global Graphics Address
	21:8	<b>Reserved</b>	
		Format:	MBZ
	7:0	<b>DWord Length</b>	
		Default Value:	0h
		Format:	=n Total Length - 2. Excludes DWord (0,1).
1	31:12	<b>Entry Address</b>	
		Format:	GraphicsAddress[31:12]
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.	
	11:0	<b>Reserved</b>	
		Format:	MBZ
2..n	31:0	<b>Entry Data</b>	
		Format:	Table Entry
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in <i>Memory Interface Registers</i> .	

## 1.2.22 MI\_USER\_INTERRUPT

<b>MI_USER_INTERRUPT</b>			
Source:	RenderCS		
Length Bias:	1		
The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.			
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:29	<b>Command Type</b>	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value:	02h MI_USER_INTERRUPT
		Format:	OpCode



<b>MI_USER_INTERRUPT</b>	
22:0	<b>Reserved</b>
	Format: MBZ

### 1.2.23 MI\_WAIT\_FOR\_EVENT

<b>MI_WAIT_FOR_EVENT</b>		
Source:	RenderCS	
Length Bias:	1	
Description	Project	
<p>The MI_WAIT_FOR_EVENT command is used to pause command stream processing <b>of this pipe only</b> until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in <i>MI Functions</i>. Only one event/condition can be specified. Specifying multiple events is UNDEFINED.</p> <p>Once parsed, the parser will halt (and suspend command arbitration) until the event/condition occurs. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.</p> <p>If CSunit is waiting for V-blank or flip done, HW can go into RC1/RC6 state.</p> <p>MI_NOOP setting NOP register (or any other benign command) must be set after MI_WAIT_FOR_EVENT under the following conditions:</p> <ul style="list-style-type: none"> <li>• Back-to-back MI_WAIT_FOR_EVENT commands</li> <li>• MI_WAIT_FOR_EVENT is the last command before head = tail</li> </ul> <p>Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD_REGISTER_IMMEDIATE command.</p>		
Programming Notes	Project	
Software must always program MI_NOOP command with "Identification Number Register Write Enable" set following MI_WAIT_FOR_EVENT command to avoid know HW issue.		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	<b>MI Command Opcode</b>
		Default Value: 03h MI_WAIT_FOR_EVENT
		Format: OpCode
22	<b>Display Pipe C Horizontal Blank Wait Enable</b>	



## MI\_WAIT\_FOR\_EVENT

	<p>Format: <span style="float: right;">Enable</span></p> <p>This field enables a wait until the start of next Display Pipe C Horizontal Blank event occurs. This event is described as the start of the next Display C Horizontal blank period. Note that this can cause a wait for up to a line.</p>												
21	<p><b>Display Pipe C Vertical Blank Wait Enable</b></p> <p>Format: <span style="float: right;">Enable</span></p> <p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is described as the start of the next Display C vertical blank period. Note that this can cause a wait for up to an entire refresh period.</p>												
20	<p><b>Display Sprite C Flip Pending Wait Enable</b></p> <p>Format: <span style="float: right;">Enable</span></p> <p>This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>												
19:16	<p><b>Condition Code Wait Select</b></p> <p>This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Not enabled</td> <td>Condition Code Wait Not Enabled</td> </tr> <tr> <td>1h-5h</td> <td>Enable</td> <td>Condition Code Select Enabled; selects one of 5 codes, 0 – 4</td> </tr> <tr> <td>6h-15h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.</p>	Value	Name	Description	0h	Not enabled	Condition Code Wait Not Enabled	1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 – 4	6h-15h	Reserved	
Value	Name	Description											
0h	Not enabled	Condition Code Wait Not Enabled											
1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 – 4											
6h-15h	Reserved												
15	<p><b>Display Plane C Flip Pending Wait Enable</b></p> <p>Format: <span style="float: right;">Enable</span></p> <p>This field enables a wait for the duration of a Display Plane C “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>												
14	<p><b>Display Pipe C Scan Line Wait Enable</b></p> <p>Format: <span style="float: right;">Enable</span></p> <p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register.</p>												
13	<p><b>Display Pipe B Horizontal Blank Wait Enable</b></p>												



## MI\_WAIT\_FOR\_EVENT

	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">This field enables a wait until the start of next Display Pipe B “Horizontal Blank” event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line.</td> </tr> </table>	Format:	Enable	This field enables a wait until the start of next Display Pipe B “Horizontal Blank” event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line.			
Format:	Enable						
This field enables a wait until the start of next Display Pipe B “Horizontal Blank” event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line.							
12	<table border="1"> <tr> <td colspan="2"><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>Reserved</b>		Format:	MBZ		
<b>Reserved</b>							
Format:	MBZ						
11	<table border="1"> <tr> <td colspan="2"><b>Display Pipe B Vertical Blank Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">This field enables a wait until the next Display Pipe B “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period.</td> </tr> </table>	<b>Display Pipe B Vertical Blank Wait Enable</b>		Format:	U32	This field enables a wait until the next Display Pipe B “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period.	
<b>Display Pipe B Vertical Blank Wait Enable</b>							
Format:	U32						
This field enables a wait until the next Display Pipe B “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period.							
10	<table border="1"> <tr> <td colspan="2"><b>Display Sprite B Flip Pending Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">This field enables a wait for the duration of a Display Sprite B “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</td> </tr> </table>	<b>Display Sprite B Flip Pending Wait Enable</b>		Format:	Enable	This field enables a wait for the duration of a Display Sprite B “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).	
<b>Display Sprite B Flip Pending Wait Enable</b>							
Format:	Enable						
This field enables a wait for the duration of a Display Sprite B “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).							
9	<table border="1"> <tr> <td colspan="2"><b>Display Plane B Flip Pending Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</td> </tr> </table>	<b>Display Plane B Flip Pending Wait Enable</b>		Format:	Enable	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).	
<b>Display Plane B Flip Pending Wait Enable</b>							
Format:	Enable						
This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).							
8	<table border="1"> <tr> <td colspan="2"><b>Display Pipe B Scan Line Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.</td> </tr> </table>	<b>Display Pipe B Scan Line Wait Enable</b>		Format:	Enable	This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.	
<b>Display Pipe B Scan Line Wait Enable</b>							
Format:	Enable						
This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.							
7:6	<table border="1"> <tr> <td colspan="2"><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>Reserved</b>		Format:	MBZ		
<b>Reserved</b>							
Format:	MBZ						
5	<table border="1"> <tr> <td colspan="2"><b>Display Pipe A Horizontal Blank Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.</td> </tr> </table>	<b>Display Pipe A Horizontal Blank Wait Enable</b>		Format:	U32	This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.	
<b>Display Pipe A Horizontal Blank Wait Enable</b>							
Format:	U32						
This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.							
4	<table border="1"> <tr> <td colspan="2"><b>Reserved</b></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	<b>Reserved</b>		Format:	MBZ		
<b>Reserved</b>							
Format:	MBZ						
3	<table border="1"> <tr> <td colspan="2"><b>Display Pipe A Vertical Blank Wait Enable</b></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">This field enables a wait until the next Display Pipe A “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period.</td> </tr> </table>	<b>Display Pipe A Vertical Blank Wait Enable</b>		Format:	U32	This field enables a wait until the next Display Pipe A “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period.	
<b>Display Pipe A Vertical Blank Wait Enable</b>							
Format:	U32						
This field enables a wait until the next Display Pipe A “Vertical Blank” event occurs. This event is described as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period.							



<b>MI_WAIT_FOR_EVENT</b>	
2	<b>Display Sprite A Flip Pending Wait Enable</b> Format: _____ Enable This field enables a wait for the duration of a Display Sprite A “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).
	<b>Display Plane A Flip Pending Wait Enable</b> Format: _____ Enable This field enables a wait for the duration of a Display Plane A “Flip Pending” condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).
	<b>Display Pipe A Scan Line Wait Enable</b> Format: _____ Enable This field enables a wait while a Display Pipe A “Scan Line” condition exists. This condition is defined as the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register.

## 1.2.24 MI\_LOAD\_REGISTER\_MEM

<b>MI_LOAD_REGISTER_MEM</b>			
Source:	RenderCS		
Length Bias:	2		
The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register.			
<b>Programming Notes</b>			
<p>The command temporarily halts commands that will cause cycles down the 3D pipeline.</p> <p>This command should not be used within a non-privilege batch buffer to access global virtual space, doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation.</p> <p>This command is not allowed to update the privilege register range when executed from a non-privilege batch buffer.</p>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: _____	0h MI_COMMAND
		Format: _____	OpCode
	28:23	<b>MI Command Opcode</b>	
		Default Value: _____	29h MI_LOAD_REGISTER_MEM
		Format: _____	OpCode
22	<b>Use Global GTT</b>	This bit if set when executing from a non-privileged batch buffer will be treated as privilege access	



<b>MI_LOAD_REGISTER_MEM</b>			
		violation. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or ring buffer.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
	0h	Per Process Graphics Address	
	1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.
	21	<b>Async Mode Enable</b>	
		<b>Description</b>	<b>Project</b>
		If this bit is set then the command stream will not wait for completion of this command before executing the next command. Please refer to the LOAD_INDIRECT and Predicate registers for usage of this bit.	
	20:8	<b>Reserved</b>	
		Format:	MBZ
	7:0	<b>DWord Length</b>	
		Default Value:	1h
		Format:	=n Total Length - 2. Excludes DWord (0,1).
1	31:26	<b>Reserved</b>	
		Format:	MBZ
	25:2	<b>Register Address</b>	
		Format:	MMIOAddress[22:2]MMIO_Register
		This field specifies Bits 25:2 of the Register offset the DWord will be written to. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.	
	1:0	<b>Reserved</b>	
		Format:	MBZ
2	31:2	<b>Memory Address</b>	
		Format:	GraphicsAddress[31:2]MMIO_Register
		This field specifies the address of the memory location where the register value specified in the DWord above will read from. The address specifies the DWord location of the data.	
		Range = GraphicsVirtualAddress[31:2] for a DWord register	
	1:0	<b>Reserved</b>	
		Format:	MBZ

## 1.2.25 MI\_URB\_CLEAR

<b>MI_URB_CLEAR</b>	



<b>MI_URB_CLEAR</b>			
Source:	RenderCS		
Length Bias:	2		
The MI_URB_CLEAR command allows SW to clear (write zero) to a section in the URB.			
<b>Programming Notes</b>			
<ul style="list-style-type: none"> <li>The command temporarily halts command execution.</li> <li>This command is part of context save/restore. Only the last instance will be part of context.</li> <li>This command requires the 3D pipeline to be flushed before execution.</li> </ul>			
DWord	Bit	Description	
0	31:29	<b>Command Type</b>	
		Default Value: 0h MI_COMMAND	
		Format: OpCode	
	28:23	<b>MI Command Opcode</b>	
		Default Value: 19h MI_URB_CLEAR	
22:8	<b>Reserved</b>		
	Format: MBZ		
7:0	<b>DWord Length</b>		
	Default Value: 0h		
	Format: =n Total Length - 2. Excludes DWord (0,1).		
1	31:30	<b>Reserved</b>	
		Format: MBZ	
	29	<b>Reserved</b>	
		Format: MBZ	
	28:16	<b>URB Clear Length</b>	
		This field specifies the number of 256b entries in the URB to be cleared to zero.	
		<b>Value</b> <span style="float: right;"><b>Name</b></span>	
		[0,8191]	
	15	<b>Reserved</b>	
		Format: MBZ	
	14	<b>Reserved</b>	
		Format: MBZ	
	13:0	<b>URB Address</b>	
Format: URBAddress[18:5] 256b aligned			
This field specifies Bits 18:5 of the URB Address			



## 1.2.26 MI\_PREDICATE

The MI\_PREDICATE command is used to control the Predicate state bit, which in turn can be used to enable/disable the processing of 3DPRIMITIVE commands.

<b>MI_PREDICATE</b>																	
Source:		RenderCS															
Length Bias:		1															
DWord	Bit	Description															
0	31:29	<b>Command Type</b>															
		Default Value: 0h MI_COMMAND															
		Format: OpCode															
	28:23	<b>MI Command Opcode</b>															
		Default Value: 0Ch MI_PREDICATE															
		Format: OpCode															
	22:8	<b>Reserved</b>															
		Format: MBZ															
	7:6	<b>Load Operation</b>															
		This field controls if/how the Predicate state bit is modified.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>LOADOP_KEEP</td> <td>The Predicate state bit is unmodified.</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>2h</td> <td>LOADOP_LOAD</td> <td>The Predicate state bit is loaded with the combine operation result.</td> </tr> <tr> <td>3h</td> <td>LOADOP_LOADINV</td> <td>The Predicate state bit is loaded with the inverted combine operation result.</td> </tr> </tbody> </table>	Value	Name	Description	0h	LOADOP_KEEP	The Predicate state bit is unmodified.	1h	Reserved		2h	LOADOP_LOAD	The Predicate state bit is loaded with the combine operation result.	3h	LOADOP_LOADINV	The Predicate state bit is loaded with the inverted combine operation result.
	Value	Name	Description														
	0h	LOADOP_KEEP	The Predicate state bit is unmodified.														
	1h	Reserved															
2h	LOADOP_LOAD	The Predicate state bit is loaded with the combine operation result.															
3h	LOADOP_LOADINV	The Predicate state bit is loaded with the inverted combine operation result.															
5	<b>Reserved</b>																
	Format: MBZ																
4:3	<b>Combine Operation</b>																
	This field controls if/how the result of the compare operation is combined with the current Predicate state bit.																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>COMBINEOP_SET</td> <td>The combine operation output the compare result unmodified.</td> </tr> <tr> <td>1h</td> <td>COMBINEOP_AND</td> <td>The combine operation outputs the AND of the compare result and the current Predicate state bit.</td> </tr> <tr> <td>2h</td> <td>COMBINEOP_OR</td> <td>The combine operation outputs the OR of the compare result and the current Predicate state bit.</td> </tr> <tr> <td>3h</td> <td>COMBINEOP_XOR</td> <td>The combine operation outputs the XOR of the compare result and the current Predicate state bit.</td> </tr> </tbody> </table>	Value	Name	Description	0h	COMBINEOP_SET	The combine operation output the compare result unmodified.	1h	COMBINEOP_AND	The combine operation outputs the AND of the compare result and the current Predicate state bit.	2h	COMBINEOP_OR	The combine operation outputs the OR of the compare result and the current Predicate state bit.	3h	COMBINEOP_XOR	The combine operation outputs the XOR of the compare result and the current Predicate state bit.	
Value	Name	Description															
0h	COMBINEOP_SET	The combine operation output the compare result unmodified.															
1h	COMBINEOP_AND	The combine operation outputs the AND of the compare result and the current Predicate state bit.															
2h	COMBINEOP_OR	The combine operation outputs the OR of the compare result and the current Predicate state bit.															
3h	COMBINEOP_XOR	The combine operation outputs the XOR of the compare result and the current Predicate state bit.															
2	<b>Reserved</b>																
	Format: MBZ																
1:0	<b>Compare Operation</b>																
	This field controls how Data DWord 0 and Data DWord 1 fields are used to generate a compare operation result and possibly modify the PredicateData register.																
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>COMPAREOP_TRUE</td> <td>The compare operation outputs TRUE. The PredicateData register is unmodified.</td> </tr> </tbody> </table>	Value	Name	Description	0h	COMPAREOP_TRUE	The compare operation outputs TRUE. The PredicateData register is unmodified.										
Value	Name	Description															
0h	COMPAREOP_TRUE	The compare operation outputs TRUE. The PredicateData register is unmodified.															



MI_PREDICATE			
	1h	COMPAREOP_FALSE	The compare operation outputs FALSE. The PredicateData register is unmodified.
	2h	COMPAREOP_SRCS_EQUAL	(Mltemp0 – Mltemp1) is computed and loaded into the PredicateData register. The compare operation outputs (Mltemp0 == Mltemp1).
	3h	COMPAREOP_DELTAS_EQUAL	(Mltemp0 – Mltemp1) is computed and compared to the PredicateData register. If the values are equal, the compare operation outputs TRUE, otherwise it outputs FALSE. The PredicateData register is unmodified.


### 1.2.26.1 Predicated Rendering Support in HW

DX10 defines predicated rendering, where sequences of rendering commands can be discarded based on the result of a previous predicate test. A new state bit, Predicate, has been added to the command stream. In addition, a PredicateEnable bit is added to 3DPRIMITIVE. When the PredicateEnable bit is set, the command is ignored if the Predicate state bit is set.

A new command, MI\_PREDICATE, is added. It contains several control fields which specify how the Predicate bit is generated.

Refer to the diagram below and the command description for details.

## MI\_PREDICATE Function



MI\_LOAD\_REGISTER\_MEM commands can be used to load the Mltemp0, Mltemp1 and PredicateData registers prior to MI\_PREDICATE. In order to ensure the memory sources of the MI\_LOAD\_REGISTER\_MEM commands are coherent with previous 3D\_PIPECONTROL store-dword operations, software can use the new **Pipe Control Flush Enable** bit in the PIPE\_CONTROL command.

## 1.2.27 MI\_TOPOLOGY\_FILTER

MI_TOPOLOGY_FILTER		
Source:	RenderCS	
Length Bias:	1	
This command is used to specify a specific 3DPrimType value, where the CS will ignore all 3DPRIMITIVE commands that do not have a matching 3DPrimType. This primitive culling is optional (turned off by using this command with a Topology Filter Value of 0). <b>This command is specific to the Render command stream only.</b>		
DWord	Bit	Description
0	31:29	<b>Command Type</b>
		Default Value: 0h MI_COMMAND



<b>MI_TOPOLOGY_FILTER</b>	
	Format:   OpCode
28:23	<b>MI Command Opcode</b>
	Default Value:   0Dh MI_TOPOLOGY_FILTER
	Format:   OpCode
22:6	<b>Reserved</b>
	Format:   MBZ
5:0	<b>Topology Filter Value</b>
	Format:   3D_PrimTopoType
When non-zero, the CS will discard all 3DPRIMITIVE commands which do not match the specified 3DPrimTopologyType. When zero, no filtering is performed (normal operation).	



## Revision History

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

§§