

©2013 Intel Corporation

Intel Open Source Graphics Programmer's Reference Manual (PRM) for the 2013 Intel® Core™ Processor Family, including Intel HD Graphics, Intel Iris™ Graphics and Intel Iris Pro Graphics

Volume 2d: Command Reference: Structures (Haswell)



Copyright

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Command Reference: Structures

Table of Contents

3DSTATE_CONSTANT(Body)	9
AddrSubRegNum	13
Audio Power State Format	14
AVC CABAC	15
AVC CAVLC	17
BCS Hardware-Detected Error Bit Definitions	19
BINDING_TABLE_EDIT_ENTRY	20
BINDING_TABLE_STATE	21
Bit Definition for Interrupt Control Registers - Render	22
BLEND_STATE	24
Border Color clamp to uint16/sint16	33
Border Color clamp to uint8/sint8	36
Border Color ui32/si32 (integer unclamp)	39
BR00 - BLT Opcode and Control	42
BR01 - Setup BLT Raster OP, Control, and Destination Offset	46
BR05 - Setup Expansion Background Color	49
BR06 - Setup Expansion Foreground Color	50
BR07 - Setup Blit Color Pattern Address	51
BR09 - Destination Address	52
BR11 - BLT Source Pitch (Offset)	53
BR12 - Source Address	54
BR13 - BLT Raster OP, Control, and Destination Pitch	55
BR14 - Destination Width and Height	58
BR15 - Color Pattern Address	59
BR16 - Pattern Expansion Background and Solid Pattern Color	60
BR17 - Pattern Expansion Foreground Color	61
BR18 - Source Expansion Background and Destination Color	62
BR19 - Source Expansion Foreground Color	63
CC VIEWPORT	64



Clock Gating Disable Format	65
Clock Gating Disable Format	66
COLOR_CALC_STATE	67
COLOR_PROCESSING_STATE - ACE State	69
COLOR_PROCESSING_STATE - CSC State	75
COLOR_PROCESSING_STATE - PROCAMP State	79
COLOR_PROCESSING_STATE - STD/STE State	81
COLOR_PROCESSING_STATE - TCC State	95
CSC COEFFICIENT FORMAT	100
DDI Buffer Translation 1 Format	101
DDI Buffer Translation 2 Format	102
DEINTERLACE_SAMPLER_STATE	103
DEPTH_STENCIL_STATE	111
Display Engine Render Response Message Bit Definition	116
DstRegNum	118
DstSubRegNum	119
Encoder Statistics Format	120
EU_INSTRUCTION_BASIC_ONE_SRC	124
EU_INSTRUCTION_BASIC_THREE_SRC	125
EU_INSTRUCTION_BASIC_TWO_SRC	128
EU_INSTRUCTION_BRANCH_CONDITIONAL	129
EU_INSTRUCTION_BRANCH_ONE_SRC	131
EU_INSTRUCTION_BRANCH_TWO_SRC	133
EU_INSTRUCTION_COMPACT_TWO_SRC	134
EU_INSTRUCTION_CONTROLS	140
EU_INSTRUCTION_CONTROLS_A	141
EU_INSTRUCTION_CONTROLS_B	143
EU_INSTRUCTION_FLAGS	145
EU_INSTRUCTION_HEADER	146
EU_INSTRUCTION_ILLEGAL	147
EU_INSTRUCTION_IMM64_SRC	148
EU_INSTRUCTION_MATH	149
EU_INSTRUCTION_NOP	150



EU_INSTRUCTION_OPERAND_CONTROLS	151
EU_INSTRUCTION_OPERAND_DST_ALIGN1	153
EU_INSTRUCTION_OPERAND_DST_ALIGN16	155
EU_INSTRUCTION_OPERAND_SEND_MSG	157
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	158
EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	160
EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC	162
EU_INSTRUCTION_SEND	163
EU_INSTRUCTION_SOURCES_IMM32	164
EU_INSTRUCTION_SOURCES_REG	165
EU_INSTRUCTION_SOURCES_REG_IMM	166
EU_INSTRUCTION_SOURCES_REG_REG	167
ExtMsgDescpt	168
FrameDeltaQp	170
FrameDeltaQpRange	171
FunctionControl	172
GT Interrupt Bit Definition	173
GT Interrupt Bit Definition	175
GTC CPU Interrupt Bit Definition	177
Hardware Status Page Layout	178
Hardware-Detected Error Bit Definitions	183
HW Generated BINDING_TABLE_STATE	185
Inline Data Description for MFD_AVC_BSD_Object	186
INTERFACE_DESCRIPTOR_DATA	195
JPEG	200
MEDIA_SURFACE_STATE	201
MEMORY_OBJECT_CONTROL_STATE	208
Message Descriptor - Render Target Write	209
MFD_MPEG2_BSD_OBJECT Inline Data Description	211
MPEG2	214
MsgDescpt31	215
OM Replicated SIMD16 Render Target Data Payload	216
OM SOA SIMD16 Render Target Data Payload	217



OM S0A SIMD8 Render Target Data Payload	219
OM SIMD16 Render Target Data Payload	221
OM SIMD8 Dual Source Render Target Data Payload	223
OM SIMD8 Render Target Data Payload	225
PALETTE_ENTRY	227
Power Management Interrupt Bit Definition	228
Power Management Interrupt Bit Definition	229
RENDER_SURFACE_STATE	231
Replicated SIMD16 Render Target Data Payload	251
Rounding Precision Table_3_Bits	252
S0A SIMD16 Render Target Data Payload	253
S0A SIMD8 Render Target Data Payload	255
SAMPLER_8x8_STATE	257
SAMPLER_BORDER_COLOR_STATE	263
SAMPLER_STATE	267
SAMPLER_STATE for Sample_8x8 Message	280
SCISSOR_RECT	290
SF_CLIP_VIEWPORT	292
SIMD16 Render Target Data Payload	294
SIMD16 Untyped BUFFER Surface 32-Bit Address Payload	296
SIMD16 Untyped BUFFER Surface 64-Bit Address Payload	297
SIMD16 Untyped STRBUF Surface 32-Bit Address Payload	298
SIMD8 Dual Source Render Target Data Payload	299
SIMD8 Render Target Data Payload	301
SIMD8 Untyped BUFFER Surface 32-Bit Address Payload	302
SIMD8 Untyped BUFFER Surface 64-Bit Address Payload	303
SIMD8 Untyped STRBUF Surface 32-Bit Address Payload	304
SO_DECL	305
SplitBaseAddress4KByteAligned	307
SplitBaseAddress64ByteAligned	308
SPR_GAMC REFERENCE POINT FORMAT	309
SrcRegNum	310
SrcSubRegNum	311



SRD Interrupt Bit Definition	312
SW Generated BINDING_TABLE_STATE	313
SZ OM S0A SIMD16 Render Target Data Payload	314
SZ OM S0A SIMD8 Render Target Data Payload	316
SZ OM SIMD16 Render Target Data Payload	318
SZ OM SIMD8 Dual Source Render Target Data Payload	320
SZ OM SIMD8 Render Target Data Payload	322
SZ S0A SIMD16 Render Target Data Payload	324
SZ S0A SIMD8 Render Target Data Payload	327
SZ SIMD16 Render Target Data Payload	329
SZ SIMD8 Dual Source Render Target Data Payload	331
SZ SIMD8 Render Target Data Payload	333
Thread Spawn Message Descriptor	335
VC1	337
VCS Hardware-Detected Error Bit Definitions	338
VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS	339
VEBOX_ACE_LACE_STATE	340
VEBOX_ALPHA_AOI_STATE	347
VEBOX_Ch_Dir_Filter_Coefficient	349
VEBOX_CSC_STATE	351
VEBOX_DNDI_STATE	355
VEBOX_Filter_Coefficient	362
VEBOX_GAMUT_STATE	363
VEBOX_IECP_STATE	380
VEBOX_PROCAMP_STATE	382
VEBOX_RGB_TO_GAMMA_CORRECTION	383
VEBOX_STD_STE_STATE	384
VEBOX_TCC_STATE	399
VEBOX_VERTEX_TABLE	405
VECS Hardware-Detected Error Bit Definitions	408
VERTEX_BUFFER_STATE	409
VERTEX_ELEMENT_STATE	413
VFE STATE EX	417





3DSTATE_CONSTANT(Body)

3DSTATE_CONSTANT(Body)				
Project:	HS\	V	-	
Source:	Ren	derCS		
Size (in bits):	192			
Default Value:	0x0	0000000, 0x00000000, 0x0000	00000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit		Description	
0	31:16	Constant Buffer 1 Read Len	gth	1
		Project:	All	
		Format:	U16 read length	
		This field specifies the length bit units.	of the constant data to be loaded from memo	ory in 256-
		Pr	ogramming Notes	Project
		The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the Pointer to Constant Buffer 1 must be programmed to zero. if gather constant are enabled, this field must be non-zero if a there was a preceding corresponding 3DSTATE_GATHER_CONSTANT_*, otherwise this		
	15:0	Constant Buffer 0 Read Len	ath	<u> </u>
		Project:	All	
		Format:	U16 read length	
		This field specifies the length of the constant data to be loaded from memory in 256-bit units.		
		Programming Notes		
		• The sum of all four read length fields must be less than or equal to the size of 64		
		Setting the value of th	ne register to zero will disable buffer 0.	



	3DSTATE_CONSTANT(Body)				
		• If disable	ed, the Point	er to Constant Buffer 0 must be programmed to zero.	
1	31:16	Constant Buffe	r 3 Read Len	gth	
		Project:		All	
		Format:		U16 read length	
		This field specifi bit units.	es the length	of the constant data to be loaded from memory in 256-	
				Programming Notes	
		 The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 3. If disabled, the Pointer to Constant Buffer 3 must be programmed to zero. 			
	15:0	Constant Buffe	r 2 Read Len	agth	
		Project:		All	
		Format:		U16 read length	
		This field specifi bit units.	es the length	of the constant data to be loaded from memory in 256-	
				Programming Notes	
		The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 2.			
		If disabled, the Pointer to Constant Buffer 2 must be programmed to zero.			
2	31:5	Pointer To Con	stant Buffer	0	
Project: DevHSW		Project: All			
		Format: GraphicsAddress[31:5]ConstantBuffer			
		This field points to the location of Constant Buffer 0. The state of INSTPM < CONSTANT_BUFFER Address Offset Disable > determines whether the Dynamic State Base Address is added to this pointer.			
				Programming Notes	
		Constant buffer	rs must be all	ocated in linear (not tiled) graphics memory.	



		3DST	ATE_CONSTANT(Bod	y)	
	4:0	Constant Buffe	er Object Control State	-	
		Project:	Project: HSW		
		Format: MEMORY_OBJECT_CONTROL_STATE			
		Specifies the m command.	emory object control state for all cor	nstant buffers defined in t	this
3	31:5	Pointer To Constant Buffer 1			
Project: DevHSW		Project:	HSW		
		Format:	GraphicsAddress[31:5]ConstantBuf	fer	
		TI: C. I.I	Description	1	Project
		-	s to the location of Constant Buffer		LICYA
		_	ants are enabled This field is an offseer Pool BASE ADDRESS.	et of constant Buffer1	HSW
			Programming No	tes	
		Constant buffe	rs must be allocated in linear (not tile		
	4:0	Reserved	,	, 3 1	
		Project:		All	
		Format:		MBZ	
4	31:5	Pointer To Cor	nstant Buffer 2		
Project: DevHSW		Project:	HSW		
		Format:	GraphicsAddress[31:5]ConstantBuf	fer	
		This field points	to the location of Constant Buffer 2		
			Programming No	tes	
		Constant buffe	rs must be allocated in linear (not tile	ed) graphics memory.	
	4:0	Reserved			1
		Project:		All	
		Format:		MBZ	
5	31:5	Pointer To Constant Buffer 3			
Project: DevHSW		Project:	HSW		
	Format: GraphicsAddress[31:5]ConstantBuffer				
		This field points to the location of Constant Buffer 3.			
		Programming Notes Constant buffers must be allocated in linear (not tiled) graphics memory.			
	4.0		is must be anocated in linear (not til	eu) graphics memory.	
	4:0	Reserved		LICIM	
		Project:		HSW	



3DSTATE_CONSTANT(Body)				
		Format:	MBZ	



AddrSubRegNum

AddrSubRegNum

Project: HSW Source: EuIsa Size (in bits): 3

Default Value: 0x00000000

Address Subregister Number

This field provides the subregister number for the address register. The address register contains 8 sub-registers. The size of each subregister is one word. The address register contains the register address of the operand, when the operand is in register-indirect addressing mode.

This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand.

This field is present if the operand is in register-indirect addressing mode; it is not present if the operand is directly addressed.

An address subregister used for indirect addressing is often called an index register.

DWord	Bit	Description		
0	2:0	Address Subregister Number		
		Project: HSW		
		Value Name		
		0-7	Address Subregister Number	_



Audio Power State Format

Audio Power State Format					
Project:	HSW				
Source:	PRM				
Size (in bits):	2				
Default Value:	0x000	000003			
DWord	Bit		Description		
0	1:0	Power State			
		Value	Name	Description	
		00b	D0	D0	
		01b,10b	Unsupported	Unsupported	
		11b	D3 [Default]	D3	



AVC CABAC

AVC CABAC							
Project:		HSW					
Source:		VideoCS					
Size (in b	e (in bits): 16						
Default \	/alue	e: 0x00000000					
DWord	Bit	Description					
0	15	Reserved					
		Format:	MBZ				
	14	Coefficient level out-of-bound Error					
		This flag indicates the coded coefficient level SEs in the bi	t-stream is out-of-bound.				
	13	Reserved					
		Format:	MBZ				
	12	Reserved					
		Format:	MBZ				
	11	Temporal Direction Motion Vector Out-of-Bound Erro This flag indicates motion vectors calculated from Tempo allowed range specified by the AVC spec.					
	10	Final Motion Vector Out-of-Bound Error This flag indicates final reconstructed Motion Vector value is larger than the allowed range specified by the AVC spec.					
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.					
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.					
	7	MacroBlock QpDelta Error This flag indicates out-of-bound MB QP delta SEs coded in the bit-stream.					
	6	Motion Vector Delta SE Error This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.					
	5	Reference Index SE Error This flag indicates out-of-bound Refidx SEs coded in the bit-stream.					
	4	Residual Error This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream.					
	3	Slice end Error This flag indicates a pre-matured slice_end SE or inconsistent slice end on the last MB of a slice.					
	2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction m	ode SEs coded in the bit-stream.				



AVC CABAC 1 Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream. 0 MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.



AVC CAVLC

		AVC CAVLC				
Project:		HSW				
Source:		VideoCS				
Size (in b	oits):	16				
Default \	Value	e: 0x00000000				
DWord	Bit	Description				
0	15	Total Zero out-of-bound Error This flag indicates the Total zero SE count exceed the max number of coeffs allowed in an intra16x16 AC block.				
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.				
	13	RunBefore out-of-bound Error This flag indicates the coded RunBefore SE value is larger than the remaining zero block count.				
	12	Total coefficient Out-of-bound Error This flag indicates the coded total coeff SE count exceed the max number of coeffs allowed in an intra16x16 AC block.				
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.				
	10	Final Motion Vector Out-of-Bound Error This flag indicates final reconstructed Motion Vector value is larger than the allowed range specified by the AVC spec.				
	9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.				
	8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.				
	7	RunBefore/TotalZero Error This flag indicates one or more inconsistent RunBefore or TotalZero SEs coded in the bit-stream.				
	6	Exponential Golomb Error This flag indicates hardware detects more than 18 leadzero for skip and more than 19 for other SEs from the Exponential Golomb Logic				
	5	Total Coeff SE Error This flag indicates one or more inconsistent total coeff SEs coded in the bit-stream.				
	4	Macroblock Coded Block Pattern Error This flag indicates inconsistent CBP SEs coded in the bit-stream.				
	3	Mbytpe/submbtype Error This flag indicates inconsistent MBtype/SubMBtype SEs coded in the bit-stream.				



	AVC CAVLC							
2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.							
1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.							
0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.							



BCS Hardware-Detected Error Bit Definitions

	BCS Hardware-Detected Error Bit Definitions						
Project:	Project: HSW						
Source:		BlitterCS					
Size (in b	oits):	16					
Default \	/alue:	0x0000000	00				
DWord	Bit			Description			
0	15:3	Reserved			,		
		Format:			MBZ		
	2	Reserved					
		Project:			HSW		
		Format:			MBZ		
	1	Reserved					
		Format:			MBZ		
	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes:						
Value Name Description							
	Instruction Error detected						
		This superiordical	:	Programming Not			
This error indications cannot be cleared except by reset (i.e., it is a fatal error).				.e., it is a fatal error).			



${\bf BINDING_TABLE_EDIT_ENTRY}$

	BINDING_TABLE_EDIT_ENTRY						
Project:		HSW					
Source:		Rend	erCS				
Size (in b	oits):	32					
Default \	/alue:	0x000	000000				
DWord	Bit		Description				
0	31:24	Reserved					
		Format:		MBZ			
	23:16	Binding Table Index					
		Format:		U8			
			This field s	pecifies the index of binding table entry that w	ill be updated.		
	15:0	Surface Sta	ate Pointer				
		Format:	SurfaceStateOffset[20:5]RENDER_SURFACE_S	TATE [DevHSW]			
			te Pointer. This address points to a surface state Base Address.	te block. This pointer is relative to the			



BINDING_TABLE_STATE

BINDING_TABLE_STATE

Project: HSW
Source: BSpec
Size (in bits): 32

Default Value: 0x00000000

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart. The first element of the binding table is aligned to a 32-byte boundary.

DWord	Bit	Description							
0	31:5	Surface State Pointer							
		Format:	Format: SurfaceStateOffset[31:5]						
		This 32-byte aligned address points to a surface state block. This pointer is relative to the Surface State Base Address .							
	4:0	Reserved							
		Format:		MBZ					



Bit Definition for Interrupt Control Registers - Render

	Bit	Definition for Interrupt Control	Registe	ers - Render				
Project:		HSW						
Source:		RenderCS						
Size (in b	oits):	32						
Default \	Value:	0x00000000						
DWord	Bit	Description						
0	31:12	Reserved						
		Project:	HSW					
		Format:	MBZ					
		Reserved for other command streamers - cannot be allo	cated by m	ain command streamer.				
	11	L3 Parity Error (Slice1)						
		Project:	HSW					
		When this bit is set, L3 cache controller is indicating that checking the data.	t it has enco	ountered an parity error while				
	10	L3 Counter Save Interrupt						
		oject: DevHSW+						
	9	Reserved						
		Project:	HSW					
	8	Context Switch Interrupt Set when a context switch has just occurred. Execlist Enato occur.	able bit need	ds to be set for this interrupt				
	7	Page Fault						
		Project:		All				
		Description		Project				
		This bit is set whenever there is a pending GGTT/PPGTT directory) fault in Render command streamer.	Pre-DevHSW, DevHSW:GT3:A					
		This bit is set whenever there is a pending GGTT/PPGTT directory) fault in Render command streamer when Fau Mode is disabled. This bit is set whenever there is pending GGTT/PPGTT (directory) fault in any of the command streamers (BCS, VECS) when Fault Repair Mode is enabled. When Fault	lt Repair page or RCS, VCS, t Repair	DevHSW, EXCLUDE(DevHSW:GT3:A)				
		Mode is enabled, Interrupt mask register value is not lo generate interrupt due to page fault. Please refer to vo						



Bit	Definition for Interrupt Control Registers - Render				
	Fault Support" section for more details.				
6	Timeout Counter Expired Set when the render pipe timeout counter (0x02190) has reached the timeout threshold value (0x0217c).				
5	L3 Parity Error (Slice0)				
	Project: HSW				
	When this bit is set, L3 cache controller is indicating that it has encountered an parity error while checking the data.				
4	PIPE_CONTROL Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.				
3	Render Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Render Instruction Parser encounters an error while parsing an instruction.				
2	Sync Status				
	Project: HSW				
	This bit is set in the Hardware Status Page DW offset 0 when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The toggle event will happen after the render engine is flushed. The HW Status DWord write resulting from this toggle will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the render cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled.				
1	Reserved				
0	Render Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.				



BLEND_STATE

BLEND_STATE

Project: HSW Source: PRM Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The blend state is stored as an array of up to 8 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the blend state array is aligned to a 64-byte boundary, which is pointed to by a field in 3DSTATE_CC_STATE_POINTERS. The 3-bit Render Target Index field in the Render Target Write data port message header is used to select which of the 8 elements from BLEND_STATE that is used on the current message.

that is used on the current message.							
DWord	Bit	Description					
0	31	Color Buffer Blend Enable					
		Project:			All		
		Format:			Enable	ę	
		Enables the for this rend		erBlending (nee "alpha blendi	ng") fu	nction of the Pixel Proce	essing Pipeline
				Programmin	g Note	es .	
		Enabling Lo	gicOp an	d ColorBufferBlending at the s	same ti	me is UNDEFINED	
	30	Independen	t Alpha I	Blend Enable			
		Project:			All		
		Format: Enable				ę	
		combined in		olor Buffer Blend stage. When e fashion as the color compon		ed, the alpha componen	ts are
	29	Reserved					
			Project:			All	
		Format:				MBZ	
	28:26	Alpha Blend	l Functio	n 			
		Project:		All			
		Format:	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -				
		•		function used to combine the eline when the IndependentAl	•	•	or Buffer blend
		Value		Name			Project
		0	BLENDF	JNCTION_ADD			All
		1	BLENDF	UNCTION_SUBTRACT			All



Αll

BLEND_STATE 2 BLENDFUNCTION_REVERSE_SUBTRACT AII 3 BLENDFUNCTION_MIN AII 4 BLENDFUNCTION_MAX AII

25 Reserved

5 - 7

Project:	All
Format:	MBZ

24:20 Source Alpha Blend Factor

Reserved

Project:	All
Format:	3D_ColorBufferBlendFactor

Controls the "source factor" in alpha Color Buffer Blending stage.Note: For the source/destination alpha blend factors, the encodings indicating "COLOR" are the same as the encodings indicating "ALPHA", as the alpha component of the color is selected.

Value	Name	Project
00h	Reserved	All
01h	BLENDFACTOR_ONE	All
02h	BLENDFACTOR_SRC_COLOR	All
03h	BLENDFACTOR_SRC_ALPHA	All
04h	BLENDFACTOR_DST_ALPHA	All
05h	BLENDFACTOR_DST_COLOR	All
06h	BLENDFACTOR_SRC_ALPHA_SATURATE	All
07h	BLENDFACTOR_CONST_COLOR	All
08h	BLENDFACTOR_CONST_ALPHA	All
09h	BLENDFACTOR_SRC1_COLOR	All
0Ah	BLENDFACTOR_SRC1_ALPHA	All
0Bh-10h	Reserved	All
11h	BLENDFACTOR_ZERO	All
12h	BLENDFACTOR_INV_SRC_COLOR	All
13h	BLENDFACTOR_INV_SRC_ALPHA	All
14h	BLENDFACTOR_INV_DST_ALPHA	All
15h	BLENDFACTOR_INV_DST_COLOR	All
16h	Reserved	All
17h	BLENDFACTOR_INV_CONST_COLOR	All
18h	BLENDFACTOR_INV_CONST_ALPHA	All
19h	BLENDFACTOR_INV_SRC1_COLOR	All
1Ah	BLENDFACTOR_INV_SRC1_ALPHA	All



	BLEND_STATE						
19	9:15	Destination Alpha Blend Factor					
		Project: All					
		Format:		3D_ColorBufferBlendFactor			
		Controls the Blend Factor		ion factor" in alpha Color Buffer Ble dings.	nding stage. Refer to So	ource Alpha	
	14	Reserved					
		Project:			All		
		Format:			MBZ		
13	3:11	Color Blend	Function	l			
		Project:		All			
		Format:		3D_ColorBufferBlendFunction			
		This field specifies the function used to combine the color components in the ColorBufferBlending function of the Pixel Processing Pipeline. If Independent Alpha Blend Enable is disabled, this field will also control the blending of the alpha components in the ColorBufferBlending function.					
		Value Name				Project	
		0	BLENDFUNCTION_ADD			All	
		1	BLENDFU	JNCTION_SUBTRACT		All	
		2	BLENDFU	JNCTION_REVERSE_SUBTRACT		All	
		3	BLENDFU	JNCTION_MIN		All	
		4 BLENDFUNCTION_MAX				All	
	10	Reserved			T	ı	
		Project:			All		
		Format:			MBZ		
١	9:5	Source Blen	d Factor			ı	
		Project:		All	All		
		Format:		3D_ColorBufferBlendFactor			
		Controls the "source factor" in the ColorBufferBlending function.Refer to Source Alpha Blenc Factor for encodings.					
4	4:0	Destination	Blend Fa	ctor			
		Project:		All			
		Format:		3D_ColorBufferBlendFactor	3D_ColorBufferBlendFactor		
		Controls the "destination factor" in the ColorBufferBlending function. Refer to Source Alpha Blend Factor for encodings.					
1	31	AlphaToCov	verage En	able			



			BLEND_STA	TE			
	Project:			All			
	Format:		e				
	If set, Source0 Alpha is converted to a temporary 1/2/4-bit coverage mask and the m corresponding to the sample# ANDed with the sample mask bit. If set, sample covera computed based on src0 alpha value. Value of 0 disables all samples and value of 1 e samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. value of src0 alpha between 0 and 1 monotonically increases the number of enabled same coverage needs to be applied to all the RTs in MRT case.						
30	AlphaTo	One Enable					
	Project:			All			
	Format: Ena				e		
29	Blending	is enabled, t	me coverage needs to be a his bit must be disabled.	ррпеч то	o all the KTS III WIKT Case.II L	Juai 30ui	
23	AlphaToCoverage Dither Enable Project: All				II		
	Format:			Enabl			
	samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. The same coverage needs to be applied to all the RTs in MRT case. If AlphaToCoverage is disabled, AlphaToCoverage Dither does not have any impact.						
28	Reserved						
	Project:				All		
	Format:				MBZ		
27	Write Di	sable Alpha		1			
	Project:						
	Format:			Disable	sable		
	This field controls the writing of the alpha component in				o the Render Target.		
	Value	Value Name Descrip			on	Proje	
	0b Enabled Alpha component can be overwr			overwritt	ten	All	
	1b Disabled Writes to the color buffer will not modify Alpha. All					All	
	Programming Notes						
	For YUV surfaces, this field must be set to 0B (enabled).						
26	Write Di	sable Red					



BLEND STATE Project: ΑII Format: Disable This field controls the writing of the red component into the Render Target. **Value Name Description Project** 0b Enabled Red component can be overwritten ΑII 1b Disabled ΑII Writes to the color buffer will not modify Red. **Programming Notes** For YUV surfaces, this field must be set to 0B (enabled). 25 Write Disable Green ΑII Project: Disable Format: This field controls the writing of the green component into the Render Target. **Value** Name **Description Project** 0b Enabled Green component can be overwritten ΑII 1b Disabled Writes to the color buffer will not modify Green. ΑII **Programming Notes** For YUV surfaces, this field must be set to 0B (enabled). 24 **Write Disable Blue** ΑII Project: Format: Disable This field controls the writing of the Blue component into the Render Target. **Value Name Description Project** Enabled 0b Blue component can be overwritten ΑII ΑII 1b Disabled Writes to the color buffer will not modify Blue. **Programming Notes** For YUV surfaces, this field must be set to 0B (enabled). Reserved 23 Project: ΑII MBZ Format: 22 **Logic Op Enable** Project: ΑII Format: Enable Enables the LogicOp function of the Pixel Processing pipeline. **Programming Notes**



	Enabling LogicOp and Color Buffer Blending at the same time is UNDEFINED									
21:18										
	Project:		All							
	Format:		3D_LogicOpF	unction						
	Pixel Production Pixel Production	cessing pipeline. No P code defined in N ps. However, this fie	ote that the en WINGDI.H, and eld was defined codes used in	coding of the is a rather constant such that, when the Blter. No	n enabled) in the Logic Op so his field is one less than the contorted mapping of the O when the 4 bits are replicate ote: if the Logic Op Function	correspondi penGL Logi ed to 8 bits,				
	Value	Nar			Description	Proje				
	0h	LOGICOP_CLEAR		BLACK; a	all 0's	All				
	1h	LOGICOP_NOR		NOTMER	RGEPEN; NOT (S OR D)	All				
	2h	LOGICOP_AND_IN	IVERTED	MASKNO	OTPEN; (NOT S) AND D	All				
	3h	LOGICOP_COPY_I	NVERTED	NOTCOF	NOTCOPYPEN; NOT S					
	4h	LOGICOP_AND_RI	EVERSE	MASKPE	MASKPENNOT; S AND NOT D					
	5h	LOGICOP_INVERT		NOT; NO	NOT; NOT D					
	6h	LOGICOP_XOR		XORPEN	XORPEN; S XOR D					
	7h	LOGICOP_NAND		NOTMA:	OTMASKPEN; NOT (S AND D)					
	8h	LOGICOP_AND		MASKPE	MASKPEN; S AND D					
	9h	LOGICOP_EQUIV		NOTXOF	NOTXORPEN; NOT (S XOR D)					
	Ah	LOGICOP_NOOP		NOP; D		All				
	Bh	LOGICOP_OR_INV	'ERTED	MERGEN	MERGENOTPEN; (NOT S) OR D					
	Ch	LOGICOP_COPY		COPYPE	N; S	All				
	Dh	LOGICOP_OR_REV	/ERSE	MERGEPENNOT; S OR NOT D		All				
	Eh	LOGICOP_OR		MERGEPEN; S OR D		All				
	Fh	LOGICOP_SET		WHITE; all 1's		All				
17	Reserved									
	Project:				All					
	Format:				MBZ					
16		est Enable								
	Project:			All						
	Format: Enable									
	Enables the AlphaTest function of the Pixel Processing pipeline.									
	Programming Notes Alpha Test can only be enabled if Pixel Shader outputs a float alpha value. Alpha Test									



			BLEND_S	STATI	E					
	alpha value against the alpha reference value. If the alpha test fails, the corresponding pixel write will be supressed only for that render target. The depth/stencil update occur if alpha test passes for any render target.						_			
	When Alpha Test is disabled, Alpha Test Function must be COMPAREFUNCTION_ALWAYS.							HSW		
15:13	Alpha Test Function									
	Project	i:	All							
	Format	t:	3D_CompareFu	unction						
	This fiel	d specifies the comp	parison function	used in	the AlphaTest	function				
	Value	Name	9		Descri	ption		Project		
	0h	COMPAREFUNCTIO	N_ALWAYS	Always p	oass			All		
	1h	COMPAREFUNCTIO	N_NEVER	Never pa	ass			All		
	2h	COMPAREFUNCTIO	N_LESS	Pass if th	ne value is less	than the refe	rence	All		
	3h	COMPAREFUNCTIO	N_EQUAL	Pass if the value is equal to the reference		rence	All			
	4h	COMPAREFUNCTIO	Pass if the value is less than or equal to the reference			All				
	5h	COMPAREFUNCTIO	N_GREATER	Pass if the value is greater than the reference			All			
	6h	COMPAREFUNCTIO	N_NOTEQUAL	Pass if the value is not equal to the reference			All			
	7h	COMPAREFUNCTIO	Pass if the	ne value is grea	iter than or e	qual to	All			
12	Color D	Dither Enable								
	Project: All									
	Format	t:	Enable							
	Enables dithering of colors (including any alpha component) before they are written to the Colo Buffer.							he Color		
	Note:						Pro	ject		
	Alternative Procedure: This bit must be reset when MSC is enabled for a render target.							V:GT3:A0		
11:10	X Dithe	er Offset								
	Project	:		All						
	Format: U2									
	Specifies offset to apply to pixel X coordinate LSBs when accessing dither table.									
9:8	Y Dithe	er Offset								
	Project	i:				All				
	Format	t:				U2				



	Specifie	es offset to	BLEI apply to pixel Y co	ND_STATI		cessina	dither table.		
			apply to pine.	33. da.t3 23 23 .			u		
7:4	Reserved								
	Project	:				All			
	Format	t:				MBZ			
3:2	Color C	lamp Ran	ige						
	Project	:					All		
	both of	those fun		l. Note that this	range s	election	or Clamp functions if or is shared between the re disabled		
	Value		Name			scriptio		Proje	
	0	COLORCI	_AMP_UNORM	Clamp Range [0				All	
	1	COLORCI	AMP_SNORM	Clamp Range [-				All	
	2	COLORCI	AMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format).			All		
	3 Reserved			Reserved			All		
1	Pre-Blend Color Clamp Enable								
	Project:			All					
	Format	t:		Enable					
	This field specifies whether the source, destination and constant color channels are clamped pri to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.								
	Value	Name		Desc	ription	1		Proj	
	0	Disabled	No clamping is pe	erformed prior to	o blend	ing.		All	
	1	Enabled	All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.				r to the blend to the	All	
	Programming Notes								
	See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.								
0	Post-Bl	end Colo	r Clamp Enable						
	Project			All					
	Format	t:		Enable					
	If blending is enabled, this field specifies whether the blending output channels are first clampe to the range specified by Color Clamp Range. Regardless of whether this clamping is enabled,								



BLEND_STATE

the blending output channels will be clamped to the RT surface format just prior to being written.

Programming Notes

See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.



Border Color clamp to uint16/sint16

Border Color clamp to uint16/sint16

Project: HSW Source: PRM Size (in bits): 128

Programming Notes

If any color channel is missing from the surface format, corresponding border color should be programmed as zero and if alpha channel is missing, corresponding Alpha border color should be programmed as 1.

DWord	Bit		Description						
0	31:16	Border Color Green clamp to uint16							
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'						
		Format:	U16						
		Texture B	Border Color Mode = DX10/OGL						
	31:16	Border C	Color Green clamp to sint16						
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'						
		Format:	S15						
		Texture B	Border Color Mode = DX10/OGL						
	15:0	Border Color Red clamp to uint16							
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'						
		Format:	U16						
		Texture B	Border Color Mode = DX10/OGL						



			Border Color clamp to uint16/sint16					
	15:0	Border Color Red clamp to sint16						
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'					
		Format:	S15					
		Texture I	Border Color Mode = DX10/OGL					
1	31:0	Reserve	d					
		Format:	MBZ					
2	31:16	Border 0	Color Alpha clamp to uint16					
		Exists Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'						
		Format:	U16					
		Texture Border Color Mode = DX10/OGL						
	31:16	Border Color Alpha clamp to sint16						
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT'					
		Format:	S15					
		Texture I	Border Color Mode = DX10/OGL					
	15:0	Border (Color Blue clamp to uint16					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT'					
		Format:	U16					
		Texture I	Border Color Mode = DX10/OGL					
	15:0	Border (Color Blue clamp to sint16					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR					



Border Color clamp to uint16/sint16									
			Structure[RENDER_SURFACE_STATE][Surface For Structure[RENDER_SURFACE_STATE][Surface For	-					
		Format:	S15						
		Texture B	Sorder Color Mode = DX10/OGL						
3	31:0	Reserved							
		Format: MBZ							



Border Color clamp to uint8/sint8

Border Color clamp to uint8/sint8

Project: HSW
Source: PRM
Size (in bits): 128

Programming Notes

If any color channel is missing from the surface format, corresponding border color should be programmed as zero and if alpha channel is missing, corresponding Alpha border color should be programmed as 1.

DWord	Bit	Description							
0	31:24	Border Color Alpha clamp to uint8							
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'						
		Format:	U8						
		Texture Border Color Mode = DX10/OGL							
	31:24	Border Color Alpha clamp to sint8							
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR						
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR						
			Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR						
		_	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'						
		Format:							
		Texture Border Color Mode = DX10/OGL							
	23:16	Border Color Blue clamp to uint8							
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'						
		Format:	U8						
		Texture Border Color Mode = DX10/OGL							
	23:16	Border C	Color Blue clamp to sint8						
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR						
	1								



		Border Color clamp to uint8/sint8
	If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'
	Format:	
	Texture E	Border Color Mode = DX10/OGL
15:8	Border C	Color Green clamp to uint8
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'
	Format:	
		Border Color Mode = DX10/OGL
15:8	Border C	Color Green clamp to sint8
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'
	Format:	S7
		Border Color Mode = DX10/OGL
7:0	Border F	Red Alpha clamp to uint8
	Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT'
	Format:	U8
	Toytura	Border Color Mode = DX10/OGL
	rexture t	Solder Mode BALO, 662
7:0		Red Alpha clamp to sint8
7:0		
7:0	Border F	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'
7:0	Border F Exists If: Format:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'



		Border Color clamp to uint	8/sint8			
		Format:	MBZ			
2	31:0	Reserved				
		Format:	MBZ			
3	31:0	Reserved				
		Format:	MBZ			



Border Color ui32/si32 (integer unclamp)

		В	order Color ui32/si32 (integer unclamp)						
Project:	Project: HSW								
Source:	ource: PRM								
Size (in b	Size (in bits): 128								
Default \	/alue:	0:	x00000000, 0x00000000, 0x00000000, 0x00000000						
			Programming Notes						
If any co	olor cl	nannel is i	missing from the surface format, corresponding border color should be programmed as						
zero an	d if al	pha chanr	nel is missing, corresponding Alpha border color should be programmed as 1.						
DWord	Bit		Description						
0	31:0	Border C	Color Red ui32 (integer unclamp)						
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR						
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR						
			Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'						
		Format:							
			Border Color Mode = DX10/OGL						
		Texture Dorder Color Mode - DALOYOGE							
	31:0	B1:0 Border Color Red si32 (integer unclamp)							
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR						
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT)						
	S31								
		Texture E	Border Color Mode = DX10/OGL						
1	31:0	Border C	Color Green ui32 (integer unclamp)						
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR						
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR						
			Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT'						
		Farmati	OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'						
		Format:	Border Color Mode = DX10/OGL						
		Sorder Color Mode = DX10/OGL							
	31:0	Border C	Color Green si32 (integer unclamp)						
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR						
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT'						
		Format:							
		Texture E	Border Color Mode = DX10/OGL						



		В	order Color ui32/si32 (integer unclamp)					
	21.0	0 Reserved						
	31:0							
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'					
		Format:						
2	31:0		Color Blue ui32 (integer unclamp)					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'					
		Format:	U32					
		Texture B	Border Color Mode = DX10/OGL					
	31:0	Border C	Color Blue si32 (integer unclamp)					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT')					
		Format:	S31					
		Texture Border Color Mode = DX10/OGL						
	31:0	Border Color Green ui32 (integer unclamp)						
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT'					
		Format:	U32					
		Texture B	Border Color Mode = DX10/OGL					
	31:0	Border C	Color Green si32 (integer unclamp)					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT'					
		Format:	S31					
		Texture B	Border Color Mode = DX10/OGL					
3	31:0	Border C	Color Alpha ui32 (integer unclamp)					
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT'					
		Format:	U32					
		Texture Border Color Mode = DX10/OGL						
	31:0	Border C	Color Alpha si32 (integer unclamp)					
		Exists	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR					
		If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT')					



	Border Color ui32/si32 (integer unclamp)								
		Format:	S31						
		Texture Border Color Mode = DX10/OGL							
3	1:0	Reserved	I						
		Exists If:	Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT')						
		Format:	MBZ						



BR00 - BLT Opcode and Control

		BR00 -	- BI	Opcode and Control			
Droinet		HSW					
Project: Source:							
	vitc).	32					
DWord	Bit	0x00000000					
0	31	BLT Engine Busy		Description			
	31	_		LT Engine is busy (1) or idle (0). This bit is replicated in the SETUP er.			
		Value		Name			
		0		Idle [Default]			
		1		Busy			
-	30	Setup Instruction Instru	uction				
		Default Value:		0			
		The current instruction performs clipping (1).					
	29	Setup Monochrome Pattern This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.					
		Value		Name			
		0		olor [Default]			
-		1	N	lonochrome			
	28:22						
		Default Value:		0000000b			
		This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.					
	21:20	32bpp Byte Mask This field is only used for	r 32bpj				
		Value		Name			
		00b	[Defa	ult]			
				ult] Alpha Channel			
		00b	Write				



		BR	00 - BLT Op	code and Control		,
	Default	t Value:	<u> </u>		000b	
	This fiel	d indicates operand. Tl	the starting monoche ne monochrome sou ould be discarded u			
16	_	e Packed cked is for	the NT driver.			
		Valu		Name		
	0b		Bit [[Default]		
	1b		Byte			
15	Src Tili	ng Enable				
	Val			Name		Project
	0b	Tilir	ıg Disabled (Linear)	[Default]		
	1b	Tilir	ig enabled: Tile-X or	Tile-Y		HSW
14:12	Horizo					
	Default Value: 0b					
	This fiel	d indicates	the pattern pixel po	sition which corresponds to X	= 0.	
11	When s Linear r	node. Pre-I	s means that Blitter Dev Blitter never exec	is executing in Tiled mode. If '(cutes in Tiled-Y mode, DevGT+ be '0'. This definition applies t	- Blitter supp	oorts both Tile-X
	Valu	ue		Name		Project
	0b	Tiling	g Disabled (Linear bl	it) [Default]		
	1b Tiling enabled: Tile-X or Tile-Y				HSW	
10:8	10:8 Transparency Range Mode These bits control whether or not the byte(s) at the destination corresponding to a given will be conditionally written, and what those conditions are. This feature can make it perform various masking functions in order to selectively write or preserve graphics at the destination.					
	Value	Name		Description		
	xx0b	[Default]	•	ncy mode enabled. This causes ata to the destination.	normal ope	eration with
	[Source color transparency] The Transparency Color Low: Equal) (source background register) and the Transparency Less or Equal) (source foreground register) are compared pixels. The range comparisons are done on each compon then logically ANDed. If the source pixel components are range defined by the Transparency Color registers, then t destination corresponding to the current pixel are written					lor High: (Pixel the source (R,G,B) and within the byte(s) at the



		BR00 - BLT Opcode and Cont	rol		
		the bit-wise operation.			
	011b	[Source and Alpha color transparency] The T Greater or Equal) (source background regist. High: (Pixel Less or Equal) (source foreground source pixels. The range comparisons are do and then logically ANDed. If the source pixe range defined by the Transparency Color registers destination corresponding to the current pixels."	er) and the Transparency Color d register) are compared to the one on each component (A,R,G,B) I components are not within the gisters, then the byte(s) at the		
	101b	[Destination and Alpha color transparency] (Pixel Greater or Equal) (source background Color High: (Pixel Less or Equal) (source fore to the destination pixels. The range compari component (A,R,G,B) and then logically AND within the range, then the byte(s) at the descurrent pixel are written with the result of the	register) and the Transparency ground register) are compared sons are done on each ped. If the destination pixels are tination corresponding to the		
	111b	[Destination color transparency] The Transparency or Equal) (source background register) and to (Pixel Less or Equal) (source foreground register) destination pixels. The range comparisons at (R,G,B) and then logically ANDed. If the destination coare written with the result of the bit-wise op	the Transparency Color High: ster) are compared to the re done on each component ination pixels are within the rresponding to the current pixel		
7:5	Pattern Verti	cal Seed			
	Default Value	:	000b		
	This field spec	ifies the pattern scan line which corresponds to Y	=0.		
4	Destination R	Read Modify Write			
	Default Value	:	0b		
		oded from the last instruction's opcode field and I ether a Destination read is needed.	Destination Transparency Mode		
3	Color Source				
	Default Value: 0b				
	This bit is decoused.	oded from the last instructions opcode field to ide	entify whether a color (1) source is		
2	Monochrome	Source			
	Default Value	:	0b		
	This bit is deco	oded from the last instructions opcode field to ide	entify whether a monochrome (1)		



	BR00 - BLT Opcode and Control	
1	Color Pattern	
	Default Value:	0b
	This bit is decoded from the last instructions opcode field to identify whether is used.	a color (1) pattern
0	Monochrome Pattern	
	Default Value:	0b
	This bit is decoded from the last instructions opcode field to identify whether pattern is used.	a monochrome (1)



BR01 - Setup BLT Raster OP, Control, and Destination Offset

BF	R01	- Set	up BLT	Raster OP,	Control, and Destination Offset			
Project:		Н	SW					
Source:		BlitterCS						
Size (in b	its):	32						
Default \	/alue:	0:	x00000000					
DWord	Bit				Description			
0	31	Solid Pattern Select This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.						
		Value	Name		Description			
	I operation with regard to the use of the pattern data. The ds with the process of reading the pattern data, and the d as the pattern operand for all bit-wise operations.							
		1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set the pattern operand for all bit-wise operations is forced to the bac color specified in the Color Expansion Background Color Register.				
	30	Clippin	g Enabled					
			Val	lue	Name			
		0b			[Default]			
		1b						
Monochrome Source Transparency Mode This bit applies only when the source data is in monochrome. This bit determines where the byte(s) at the destination corresponding to the pixel to which a given bit of the source also corresponds will actually be written if that source data bit has the value of 0. The make it possible to use the source as a transparency mask. The BLT Engine is configurately accepted either monochrome or color source data via the opcode field.								
	Description							
		0b	[Default]	Wherever a bit in the background cooperation for the pat the destination	I operation with regard to the use of the source data. The source data has the value of 0, the color specified in plor register is used as the source operand in the bit-wise pixel corresponding to the source data bit, and the bytes corresponding to that pixel are written with the result.			
		1b		wherever a bit in t	he source data has the value of 0, the byte(s) at the			



This bit applies the byte(s) at the also correspond can make it possore accepted either Value Name Ob [Defaut 1b 27:26 32bpp Byte Ma This bit applies the byte(s) at the also correspond can make it possessions.	attern only whe destings will assible to monocompose the core with the cope at the core with the cope at the core with the cope at the core with the core with the cope at the core with	responds are simply not written, and the data at those byte(s) at the stination are allowed to remain unchanged. Transparency Mode The pattern data is monochrome. This bit determines whether or nation corresponding to the pixel to which a given bit of the pattern ctually be written if that pattern data bit has the value of 1. This feature has a transparency mask. The BLT Engine is configure throme or color pattern data via the opcode field. Description Is causes normal operation with regard to the use of the pattern data have rever a bit in the pattern data has the value of 0, the color specified explanation for the pixel corresponding to the pattern data bit, and the bit destination corresponding to that pixel are written with the result prever a bit in the pattern data has the value of 0, the byte(s) at the stination corresponding to the pixel to which the pattern data bit also cresponds are simply not written, and the data at those byte(s) at the stination are allowed to remain unchanged.			
This bit applies the byte(s) at the also correspond can make it possor accepted either Value Name Ob [Defaut 1b] 27:26 32bpp Byte Ma This bit applies the byte(s) at the also correspond can make it possor accepted either Value Oob 1xb x1b 25:24 Color Depth Value Oob O1b	only when destricts will a sible to monocomble. It] This who have at the control of the control	nen the pattern data is monochrome. This bit determines whether or nation corresponding to the pixel to which a given bit of the pattern ctually be written if that pattern data bit has the value of 1. This feature use the pattern as a transparency mask. The BLT Engine is configured throme or color pattern data via the opcode field. Description Is causes normal operation with regard to the use of the pattern data an erever a bit in the pattern data has the value of 0, the color specified to background color register is used as the pattern operand in the bit-eration for the pixel corresponding to the pattern data bit, and the bit destination corresponding to that pixel are written with the result therever a bit in the pattern data has the value of 0, the byte(s) at the estination corresponding to the pixel to which the pattern data bit also cresponds are simply not written, and the data at those byte(s) at the			
27:26 32bpp Byte Ma This bit applies the byte(s) at th also correspond can make it pos accepted either Value 00b 1xb x1b 25:24 Color Depth Value 00b 01b	t] Thi Who the ope at t	is causes normal operation with regard to the use of the pattern data herever a bit in the pattern data has the value of 0, the color specified background color register is used as the pattern operand in the biteration for the pixel corresponding to the pattern data bit, and the bythe destination corresponding to that pixel are written with the result herever a bit in the pattern data has the value of 0, the byte(s) at the stination corresponding to the pixel to which the pattern data bit also cresponds are simply not written, and the data at those byte(s) at the			
27:26 32bpp Byte Ma This bit applies the byte(s) at th also correspond can make it pos accepted either Value 00b 1xb x1b 25:24 Color Depth Value 00b 01b	When the operator to the opera	nerever a bit in the pattern data has the value of 0, the color specified be background color register is used as the pattern operand in the bit-eration for the pixel corresponding to the pattern data bit, and the buthe destination corresponding to that pixel are written with the result nerever a bit in the pattern data has the value of 0, the byte(s) at the stination corresponding to the pixel to which the pattern data bit also cresponds are simply not written, and the data at those byte(s) at the			
27:26 32bpp Byte Ma This bit applies the byte(s) at th also correspond can make it pos accepted either Value 00b 1xb x1b 25:24 Color Depth Value 00b 01b	des	stination corresponding to the pixel to which the pattern data bit als rresponds are simply not written, and the data at those byte(s) at the			
This bit applies the byte(s) at the lass correspond can make it poss accepted either Value 00b 1xb x1b 25:24 Color Depth Value 00b 01b		sandan are anowed to remain anchanged.			
00b 1xb x1b 25:24 Color Depth Value 00b 01b	ible to	ctually be written if that pattern data bit has the value of 1. This feature use the pattern as a transparency mask. The BLT Engine is configure chrome or color pattern data via the opcode field. Name			
1xb x1b 25:24 Color Depth Value 00b 01b		[Default]			
x1b 25:24 Color Depth Value 00b 01b		Write Alpha Channel			
Value 00b 01b		Write RGB Channel			
00b 01b					
01b		Name			
	8 1	8 Bit Color Depth [Default]			
10b	16	16 Bit Color Depth			
	16	16 Bit Color Depth			
11b	32	2 Bit Color Depth			
-	6 Raster Operation Select These 8 bits are used to select which one of 256 possible raster operations is to be pe				
15:0 Destination Pit For non-XY Blits					



BR01 - Setup BLT Raster OP, Control, and Destination Offset

bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Destination will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to

which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within offscreen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.



BR05 - Setup Expansion Background Color

		BR05 - Setup Expansion Background Color			
Project:		HSW			
Source:		BlitterCS			
Size (in l	oits):	32			
Default \	√alue:	0x00000000			
DWord	Bit	Description			
0	31:0	Setup Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the			
		color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.			



BR06 - Setup Expansion Foreground Color

	BR06 - Setup Expansion Foreground Color						
Project:		HSW					
Source:		BlitterCS					
Size (in b	oits):	32					
Default Value: 0x00000000							
DWord	Bit	Description					
0	31:0	Setup Expansion Foreground Color Bits					
		These bits provide the one, two, or four bytes worth of color data that select the foreground color					
	to be used in the color expansion of monochrome pattern or source data for either the						
	SCANLINE_BLT or TEXT_BLT instructions. Whether one, two, or three bytes worth of color data						
	needed depends upon the color depth to which the BLT Engine has been set. For a color depth o						
		32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.					



BR07 - Setup Blit Color Pattern Address

		BR07 -	Setup Blit Color Patter	n Address		
Project:	Project: HSW					
Source:		BlitterCS				
Size (in b	oits):	32				
Default \	/alue:	0x00000000				
DWord	Bit		Description			
0	31:29	Reserved				
		Format:		MBZ		
	28:6	Setup Blit Color Pa	attern Address			
		Format: GraphicsAddress[28:6]				
These 26 bits specify the starting address of the (8X8) pixel instruction. This register works identically to the Pattern Act is only used with the SCANLINE_BLT instruction execution (done in XY_SETUP_BLT command). The pattern data must be pattern data must be located on a pattern-size boundary. It therefore, its size is dependent upon its pixel depth. The pixel if the pattern is in color (the pixel depth of a color pat which the graphics system has been set). Monochrome pat through the instruction. Color patterns of 8, 16, and 32 bits 64-byte, 128-byte and 256-byte boundaries, respectively.		ddress register (BR15), but this version (the actual programming for this, is be located in linear memory. The The pattern is always of 8x8 pixels, and ixel depth may be 8, 16, or 32 bits per attern must match the pixel depth to atterns require 8 bytes and is supplied				
	5:0	Reserved				
		Format:		MBZ		



BR09 - Destination Address

	BR09 - Destination Address					
Project:		HSW				
Source:		BlitterCS				
Size (in l	oits):	32				
Default \	/alue:	0x00000000				
DWord	Bit		Description			
0	31:0	Destination Address E	Bits			
		Format:	GraphicsAddress[31:0]			
		When tiling is enabled for XY-blits, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before. These specify the starting pixel address of the destination data. This register is also the working destination address register and changes as the				
BLT Engine performs the accesses. Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y address registers to determine whether the scan line should be written or not. The Destination address is the top scan line to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this address points to the first byte to be written. Note: Some instructions af only one scan line (requiring only one coordinate); other instructions affect multiple scan line need both coordinates.						



BR11 - BLT Source Pitch (Offset)

	BR11 - BLT Source Pitch (Offset)						
Project:		HSW					
Source:		BlitterCS					
Size (in bits): 32							
Default \	/alue:	0x00000000					
DWord	Bit	Description					
0	31:16	Reserved					
	15:0	Source Pitch (Offset) For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying upto + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is read from the frame buffer by the BLT Engine, so that the source address will point to the next memory address from which the next scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within off-screen memory, this offset can be set to accommodate a situation in which the source data exists as a single contiguous block of bytes where in each subsequent scan line's worth of source data is stored at a location immediately after the location where the source data for the last scan line ended.					



BR12 - Source Address

	BR12 - Source Address						
Project:		HSW					
Source:		BlitterCS					
Size (in b	oits):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Description				
0	31:0	Source Address Bits					
		Format:	GraphicsAddress[31:0]				
		When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited o 4KB. Otherwise for XY blits, there is no restriction and it is same as before, including for monosource and text blits. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read. These specify the starting pixel address of the color cource data. The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword of the source data.					



BR13 - **BLT** Raster **OP**, Control, and Destination Pitch

	BF	R13 -	BLT Ra	ster OP, Control, and Destination Pitch		
Project:		HSW				
Source:		BlitterCS				
Size (in b	its):	3.	2			
Default V	'alue:	0:	x00000000			
DWord	Bit			Description		
Solid Pattern Select This bit applies only when the pattern data is monochrome. This bit determines when the BLT Engine actually performs read operations from the frame buffer in order to pattern data. Use of this feature to prevent these read operations can increase BLT Engine is contact.				y when the pattern data is monochrome. This bit determines whether or not ually performs read operations from the frame buffer in order to load the f this feature to prevent these read operations can increase BLT Engine		
		Value	Name	Description		
		0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.		
		1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.		
	30	Clippin	g Enabled			
		Default	t Value:	0		
	29	This bit the byte also cor make it	applies only e(s) at the d responds w possible to	rce Transparency Mode y when the source data is in monochrome. This bit determines whether or not estination corresponding to the pixel to which a given bit of the source data will actually be written if that source data bit has the value of 0. This feature can use the source as a transparency mask. The BLT Engine is configured to enochrome or color source data via the opcode field.		
		Value	Name	Description		
		0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.		
		1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.		



BR13 - BLT Raster OP, Control, and Destination Pitch

28 Monochrome Pattern Transparency Mode

This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accepted either monochrome or color pattern data via the opcode in the Opcode and Control register.

Value	Name	Description		
0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.		
1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.		

27:26 **32bpp Byte Mask**

This field is only used for 32bpp.

Value	Name
00b	[Default]
1xb	Write Alpha Channel
x1b	Write RGB Channel

25:24 Color Depth

Value	Name		
00b	8 Bit Color Depth [Default]		
01b	16 Bit Color Depth		
10b	24 Bit Color Depth		
11b	Reserved		

23:16 | Raster Operation Select

Default Value: 00000000b

These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.

15:0 **Destination Pitch(Offset)**

These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within onscreen frame buffer memory, this offset is normally set so that each subsequent scan line's worth



BR13 - BLT Raster OP, Control, and Destination Pitch

of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.



BR14 - Destination Width and Height

BR14 - Destination	Width a	and Hei	iaht
---------------------------	---------	---------	------

Project: HSW

Source: BlitterCS Size (in bits): 32

Default Value: 0x00000000

BR14 contains the values for the height and width of the data to be BLT. If these values are not correct, such that the BLT Engine is either expecting data it does not receive or receives data it did not expect, the system can hang.

DWord	Bit	Description			
0	31:29	Reserved			
	28:16	Destination Height			
		These 13 bits specify the height of the destination data in terms of the number of scan lines. T			
		is a working register.			
	15:13	Reserved			
	12:0	Destination Byte Width			
		These 13 bits specify the width of the destination data in terms of the number of bytes per scan			
		line. The number of pixels per scan line into which this value translates depends upon the color			
		depth to which the graphics system has been set.			



BR15 - Color Pattern Address

	BR15 - Color Pattern Address						
Project:		HSW					
Source:		BlitterCS					
Size (in b	its):	32					
Default \	/alue:	0x00000000					
DWord	Bit		Description				
0	31:29	Reserved					
		Format:		MBZ			
	28:6	Color Pattern Address					
		Format:	GraphicsAddress[28:6]				
There is no change to the Color Pattern address specification remains the same as before. The pattern data must be locat specify the starting address of the (8X8) pixel color pattern. a pattern-size boundary. The pattern is always of 8x8 pixels, upon its pixel depth. The pixel depth may be 8, 16, or 32 bit (the pixel depth of a color pattern must match the pixel depth been set). Monochrome patterns require 8 bytes and are appatterns of 8, 16, and 32 bits per pixel color depth must star boundaries, respectively.		ated in linear memory. These 26 bits in. The pattern data must be located on s, and therefore, its size is dependent bits per pixel if the pattern is in color epth to which the graphics system has applied through the instruction. Color					
	5:0	Reserved					
		Format:		MBZ			



BR16 - Pattern Expansion Background and Solid Pattern Color

BR16 - Pattern Expansion Background and Solid Pattern Color HSW Project: Source: **BlitterCS** Size (in bits): 32 Default Value: 0x00000000 **DWord** Bit **Description** 0 31:0 Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.



BR17 - Pattern Expansion Foreground Color

	BR17 - Pattern Expansion Foreground Color					
Project:		HSW				
Source:		BlitterCS				
Size (in bits):		32				
Default '	Value:	0x00000000				
DWord	Bit	Description				
0	31:0	Pattern Expansion Background Color Bits				
		These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				



BR18 - Source Expansion Background and Destination Color

ВІ	BR18 - Source Expansion Background and Destination Color					
Project:		HSW				
Source:		BlitterCS				
Size (in b	oits):	32				
Default \	/alue:	0x00000000				
DWord	Bit	Description				
0	31:0	Source Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color				
		to be used in the color expansion of monochrome source data during BLT operations. This register is also used to support destination transparency mode and Solid color fill. Whether one, two, three, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				



BR19 - Source Expansion Foreground Color

	BR19 - Source Expansion Foreground Color					
Project:		HSW				
Source:		BlitterCS				
Size (in b	oits):	32				
Default \	√alue:	0x00000000				
DWord	Bit	Description				
0	31:0	Pattern/Source Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				



CC_VIEWPORT

CC_VIEWPORT

Project: HSW Source: PRM Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The viewport state is stored as an array of up to 16 elements, each of which contains the DWords described here. The start of each element is spaced 2 DWords apart. The first element of the viewport state array is aligned to a 32-byte boundary. The Minimum Depth field in CC_Viewport state must be be greater than or equal to zero on D16_UNORM, D24_UNORM_X8_UINT, or D24_UNORM_S8_UINT depth formats

DWord	Bit	Description			
0	31:0	Minimum Depth			
		Project: All			
		Format: IEEE_Float			
		Indicates the minimum depth. The interpolated or computed depth is clamped to this value prior to the depth test.			
1	31:0	Maximum Depth			
		Project: All			
		Format: IEEE_Float			
		Indicates the maximum depth. The interpolated or computed depth is clamped to this value prior to the depth test.			



Clock Gating Disable Format

	Clock Gating Disable Format						
Project:	Project: HSW						
Source:		PRM	PRM				
Size (in bits): 1							
Default Value	e:	0x00000	0000				
DWord	Bit			Description			
0	0	Clock Gate	Clock Gate Disable				
	Value Name		Name	Description			
	0b Enable Clock gating controlled by unit enabling logic						
		1b	Disable	Disable clock gating function			



Clock Gating Disable Format

	Clock Gating Disable Format					
Project:		HSW				
Source:		PRM				
Size (in bits):		1				
Default Value:		0x00000000				
DWord	Bit			Description		
0	0	Clock_Gate	_Disable			
		Value Name Description				
		0b Enable Clock gating controlled by unit logic				
		1b	Disable	Disable clock gating function		



COLOR_CALC_STATE

	COLOR_CALC_STATE							
Project:		Н	ISW					
Source:	Source: PRM							
Size (in l	ize (in bits): 192							
Default \	Value:	0	x00000000, 0x0	0000000, 0x00000000, 0x00000000	0, 0x00000	000, 0x00000000		
COLOR_ boundar		STATE is	pointed to by a	field in 3DSTATE_CC_STATE_POIN	TERS, and	stored at a 64-byte aligned		
DWord	Bit			Description				
0	31:24	Stencil	Reference Valu	ie				
		Project	:		HSW			
		Format	t:		U8.0			
		This fiel function	•	stencil reference value to compare	against in	the (front face) StencilTest		
	23:16	BackFa	BackFace Stencil Reference Value					
		Project	:		HSW			
		Format	t:		U8.0			
		This field specifies the stencil reference value to compare against in the StencilTest function.						
	15	Round Disable Function Disable Disables the round-disable function of the color calculator.						
		Value	Name	De	scription			
		0	Cancelled	Dithering is cancelled based on t	he data us	ed by blend to avoid drift.		
		1	Not Cancelled	Dithering is NOT cancelled.				
	14:1	Reserve	ed					
		Format	t:		MBZ			
	0	-		rmat for Alpha Reference Value an	d the form	at in which Alpha Test is		
		Va	lue	Name		Description		
		0h	ALPHA	ATEST_UNORM8		UNorm8		
		1h	ALPHA	ATEST_FLOAT32		Float32		
				Programming Not	205			
		Alpha	test format is in			NIT/SINT alpha-value it will		
		Alpha-test format is independent of RT format. When PS outputs UNIT/SINT alpha-value, it will						



			COLOR_C	ALC_STATE		
		be treated as IEEE 32bit float number for the purpose of alpha-test.				
1	31:0	Alpha Refer	rence Value As UNORM8			
		Exists If:	[Alpha Test Format] ==	: 'ALPHATEST_UNORM8'		
		Format:	UNORM8 Upper 24 bit	s MBZ		
		This field spe	ecifies the alpha reference v	value to compare against in the Alpha Test function.		
	31:0	Alpha Refer	rence Value As FLOAT32			
		Exists If:	[Alpha Test Format] ==	= 'ALPHATEST_FLOAT32'		
		Format:	IEEE_Float			
		This field spe	ecifies the alpha reference v	value to compare against in the Alpha Test function.		
2	31:0	Blend Constant Color Red				
		Format:		IEEE_Float		
		This field specifies the Red channel of the Constant Color used in Color Buffer Blending.				
3	31:0	Blend Const	tant Color Green			
		Format:		IEEE_Float		
		This field spe	ecifies the Green channel of	f the Constant Color used in Color Buffer Blending.		
4	31:0	Blend Const	tant Color Blue			
		Format:		IEEE_Float		
		This field specifies the Blue channel of the Constant Color used in Color Buffer Blending.				
5	31:0	Blend Const	tant Color Alpha			
		Format:		IEEE_Float		
		This field spe	ecifies the Alpha channel of	the Constant Color used in Color Buffer Blending.		



COLOR_PROCESSING_STATE - ACE State

		COLOR_PROCESSING	_STATE - ACE State				
Project:		HSW					
Source:		PRM					
Size (in bits):		416					
Default Value:		0x00000068, 0x4C382410, 0x9C887460, 0xEBD8C4B0, 0x604C3824, 0xB09C8874, 0x0000D8C4, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
		ontains the ACE state used by the colo 1/29DW41 of the Color Processing St					
DWord	Bit		Description				
0	31:7	Reserved					
		Format:	MBZ				
	6:2	Skin Threshold					
		Format:	U5				
		Used for Y analysis (min/max) for pixels which are higher than skin threshold.					
		Value	Name				
		1-31					
		26	[Default]				
	1	Full Image Histogram					
		Default Value:	0				
		Format:	Enable				
		Used to ignore the area of interest	for full image histogram.				
	0	ACE Enable					
		Format:	Enable				
1	31:24	Y3					
		Default Value:		76			
		Format:		U8			
		The value of the y_pixel for point 3	in PWL.				
	23:16	Y2		1			
		Default Value:		56			
		Format:		U8			
		The value of the y_pixel for point 2	in PWL.				



		COLOR_PROCESSING_STATE - ACE	State	
	15:8	Y1		
		Default Value:		36
		Format:		U8
		The value of the y_pixel for point 1 in PWL.		•
	7:0	Ymin		
		Default Value:		16
		Format:		U8
		The value of the y_pixel for point 0 in PWL.		
2	31:24	Y7		
		Default Value:	15	56
		Format:	U	8
		The value of the y_pixel for point 7 in PWL.		
	23:16	Y6		
		Default Value:	13	36
		Format:	U	8
		The value of the y_pixel for point 6 in PWL.		
	15:8	Y5		
		Default Value:	13	16
		Format:	U	8
		The value of the y_pixel for point 5 in PWL.		
	7:0	Y4		
		Default Value:		96
		Format:		U8
		The value of the y_pixel for point 4 in PWL.		
3	31:24	Ymax		
		Default Value:		35
		Format:	U	8
		The value of the y_pixel for point 11 in PWL.		
	23:16	Y10		
		Default Value:		16
		Format:	U	8
		The value of the y_pixel for point 10 in PWL.		



		COLOR_PROCESSING_STATE - ACE	State
	15.0	l vo	
	15:8	Default Value:	106
			196
		Format:	U8
		The value of the y_pixel for point 9 in PWL.	
	7:0	Y8	
		Default Value:	176
		Format:	U8
		The value of the y_pixel for point 8 in PWL.	
4	31:24	B4	
		Default Value:	96
		Format:	U8
		The value of the bias for point 4 in PWL.	
	23:16	B3	
		Default Value:	76
		Format:	U8
		The value of the bias for point 3 in PWL.	
	15:8	B2	
		Default Value:	56
		Format:	U8
		The value of the bias for point 2 in PWL.	
	7:0	B1	
		Default Value:	36
		Format:	U8
		The value of the bias for point 1 in PWL.	
5	31:24	B8	
		Default Value:	176
		Format:	U8
		The value of the bias for point 8 in PWL.	
	23:16	B7	
		Default Value:	156



		COLOR_PROCESSING_STATE	E - ACE Sta	te	
		Format:		U8	
		The value of the bias for point 7 in PWL.			
	15:8	B6			
		Default Value:		136	
		Format:		U8	
		The value of the bias for point 6 in PWL.			
	7:0	B5			
		Default Value:		116	
		Format:		U8	
		The value of the bias for point 5 in PWL.			
6	31:16	Reserved			
		Format:	MBZ		
	15:8	B10			
		Default Value:		216	
		Format:		U8	
		The value of the bias for point 10 in PWL.			
	7:0	B9		1	
		Default Value:		196	
		Format:		U8	
		The value of the bias for point 9 in PWL.			
7	31:27	Reserved			
		Format:	MBZ		
	26:16	S1			
		Format:	U1.10		
		The value of the slope for point 1 in PWL. The default is 1024/1024.			
	15:11	Reserved			
		Format:	MBZ		
	10:0	50			
		Format:	U1.10		
		The value of the slope for point 0 in PWL. The default is 1024/1024.			



		COLOR_PROCESSING_STAT	ΓE - ACE State	
8	31:27	Reserved		
0	31.27	Format:	MBZ	
	26:16	S3	111122	
	20.10	Format:	U1.10	
		The value of the slope for point 3 in PWL. The default is 1024/1024.		
	15:11	Reserved		
		Format:	MBZ	
	10:0	\$2	<u>-</u>	
		Format:	U1.10	
		The value of the slope for point 2 in PWL. The default is 1024/1024.	,	
9 31:27		Reserved		
		Format:	MBZ	
	26:16	\$5		
		Format:	U1.10	
		The value of the slope for point 5 in PWL. The default is 1024/1024.		
	15:11	Reserved		
		Format:	MBZ	
	10:0	\$4		
	10.0	Format:	U1.10	
		The value of the slope for point 4 in PWL. The default is 1024/1024.		
10	31:27	Reserved		
		Format:	MBZ	
	26:16	\$7	•	
		Format:	U1.10	
		The value of the slope for point 7 in PWL. The default is 1024/1024.		
	15:11	Reserved		
		Format:	MBZ	



		COLOR_PROCESSING_STATE	- A	CE State
	10:0	S6		
		Format:	U1	1.10
		The value of the slope for point 6 in PWL. The default is 1024/1024.	•	
11	31:27	Reserved		
		Format:		MBZ
	26:16	S9		
		Format:	U1	1.10
		The value of the slope for point 9 in PWL. The default is 1024/1024.		
	15:11	Reserved		
		Format:		MBZ
	10:0	S8		
		Format:	U1	1.10
		The value of the slope for point 8 in PWL. The default is 1024/1024.		
12	31:11	Reserved		
		Format:		MBZ
	10:0	S10		
		Format:	U1	1.10
		The value of the slope for point 10 in PWL. The default is 1024/1024.		



COLOR_PROCESSING_STATE - CSC State

	CO	LOR_PROCESSI	NG_STATE	- CSC S	State	
Project:	HSW					
Source:	PRM					
Size (in bits):	288					
Default Value:	0x000	02000, 0x00000000, 0x00)000400, 0x0000000	00, 0x00000	04B4, 0x00000000,	
	0x000	00000, 0x00000000, 0x00	000000			
		the CSC state used by th W63 of the Color Process		function.		
DWord	Bit		Descri	iption		
0	31:29	Reserved				
		Format:		М	IBZ	
	28:16	C1				
		Default Value:	0			
		Format:	S2.10 2's	s complem	ent	
		Transform coefficient				
	15:3	СО				
		Default Value:	1024			
		Format:	S2.10 2's	s complem	ent	
		Transform coefficient				
	2	YUV_IN				
		Default Value:			0	
		Format:			YUV	
		CSC input offset enable	е.			
	1	YUV_OUT				
		Default Value:			0	
		Format:			RGB	
		CSC output offset enak	ole.			
	0	Transform Enable				
		Format:		Enable		
1	31:26	Reserved				
		Format:		М	IBZ	



	СО	LOR_PROCESSIN	IG_STATE - CSC State
	25:13	С3	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
	12:0	C2	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
2	31:26	Reserved	
		Format:	MBZ
	25:13	C5	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	•
	12:0	C4	
		Default Value:	1024
		Format:	S2.10 2's complement
		Transform coefficient.	
3	31:26	Reserved	
		Format:	MBZ
	25:13	C 7	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	
	12:0	C6	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient.	•
4	31:13	Reserved	
		Format:	MBZ
	12:0	C8	
		Default Value:	1204



	CO	LOR_PROCESSIN	NG_STATE - CSC State			
		Format:	S2.10 2's complement			
		Transform coefficient.	·			
5	31:20	Reserved				
		Format:	MBZ			
	19:10	Offset out 1				
		Default Value:	0			
		Format:	S9 2's complement			
		Offset Out for Y/R.				
	9:0	Offset In 1				
		Default Value:	0			
		Format:	S9 2's complement			
		Offset in for Y/R.				
6	31:20	Reserved				
		Format:	MBZ			
	19:10	Offset out 2				
		Default Value:	Default Value: 0			
		Format:	S9 2's complement			
		Offset out for U/G.				
	9:0	Offset in 2				
		Default Value:	0			
		Format:	S9 2's complement			
		Offset in for U/G.				
7	31:20	Reserved				
		Format:	MBZ			
	19:10	Offset out 3	t .	1		
		Default Value:	0			
		Format:	S9 2's complement			
		Offset out for V/B.				
	9:0	Offset in 3				
		Default Value:	0			
		Format:	S9 2's complement			
		Offset in for V/B.	· ·			



	COLOR_PROCESSING_STATE - CSC State									
8	31:17	Reserved Format:				MBZ				
	16	Alpha from S	Alpha from State Select							
		Format:		U1	Enumerated Type					
		Value	Name	•	ı	Description				
		0			Alpha is taken from m	nessage				
		1 Alpha is taken from state			ate					
	15:0	Color Pipe A	Color Pipe Alpha							
		Format:				U16				



COLOR_PROCESSING_STATE - PROCAMP State

	COLOR_I	PROCESSING_ST	ATE	- PROCA	MP St	tate	
Project:	HSW						
Source:	PRM						
Size (in bits):	64						
Default Value:	0x000200	001, 0x01000000					
		e PROCAMP state used by a lof the Color Processing St		r processing fu	nction.		
DWord	Bit			Description			
0	31:28	Reserved					
		Format:			MBZ		
	27:17	Contrast					
		Default Value:				1	
		Format:				U4.7	
		Contrast magnitude.					
	16:13	Reserved					
		Format:			MBZ		
	12:1	Brightness					
		Default Value:		0			
		Format:		S7.4 2's comp	lement		
		Brightness magnitude.					
	0	PROCAMP Enable					
		Default Value:			1		
		Format:			Enak	ole	
1	31:16	Cos_c_s			·		
		Default Value:		256			
		Format:		S7.8 2's comp	lement		
		UV multiplication cosine	factor.				
	15:0	Sin_c_s					
		Default Value:		0			
		Format:		S7.8 2's comp	lement		
		UV multiplication sine fac	ctor.				





COLOR_PROCESSING_STATE - STD/STE State

	CO	LOR_PROCES	SING_STATE - STD/S	STE State	9			
Project:	HSW							
Source:	PF	RM	M					
Size (in bits):	92	28						
Default Value: 0x9A6E39F0, 0x400C0000, 0x00001180, 0xFE2F2E00, 0x000000FF, 0x000000FF, 0x000000000, 0x082E00000, 0x8285ECEC, 0x000008282, 0x000000000, 0x02117000, 0x000000000, 0x000000000, 0x00000000					8FEC96, 000000,			
This state stru	cture cont	ains the STD/STE stat	e used by the color processing fun	nction.				
DWord	Bit		Description					
0	31:24	V_Mid						
		Default Value:		1!	54			
		Format:		U	8			
		Rectangle middle-po	oint V coordinate					
	23:16	U_Mid						
		Default Value:		1:	10			
		Format:		U	8			
		Rectangle middle-po	oint U coordinate	<u>'</u>				
	15:10	Hue Max						
		Default Value:			14			
		Format:			U6			
		Rectangle half width						
	9:4	Sat Max						
		Default Value:			31			
		Format:			U6			
		Rectangle half lengt	h.					
	3	Reserved						
		Format:	N	ИВZ				
	2	Output Control						
		Value	Naı	me				
		0	Output Pixels [Default]					



	CO	LOR_PROCESSI	NG_STA	TE - STE	O/STE Sta	te
		1 Out	put STD Dec	isions		
	1	STE Enable				
		Format:		Ena	ble	
	0	STD Enable		ı		
		Format:		Ena	ble	
1	31	Reserved				
		Format:			MBZ	
	30:28	Diamond Margin				
		Default Value:				4
		Format:				U3
	27:21	Diamond du		T_		1
		Default Value:		0		
		Format: Rhombus center shift in t	the set diver	S6 2's comp		contor
		Knombus center shirt in	the sat-direct	uon, reiauve i	o the rectangle	center.
	20:18	HS Margin				
		Default Value:				3
		Format:				U3
	17:10	Cos(α)				
		Format:	S0.7 2's Co	mpliment		
		The default is 79/128				
	9:8	Reserved				
		Format:			MBZ	
	7:0	Sin(α)				
		Format:	S0.7 2's Co	mpliment		
		The default is 101/128				
2	31:21	Reserved				
		Format:			MBZ	
	20:13	Diamond Alpha				
		Format:			U2.6	
		1 / tan(β)				
		The default is 100/64				
	12:7	Diamond Th				
		Default Value:			_	35



	CO	LOR_PROCESSI	NG_STA	TE - STD	/STE Stat	te
		Format:				U6
		Half length of the rhomb	ous axis in the	sat-direction.		
	6:0	Diamond dv				
		Default Value:		0		
		Format:		S6 2's comple	ement	
3	31:24	Y_point_3				
		Default Value:				254
		Format:			Ï	U8
		Third point of the Y piec	ewise linear r	nembership fu	nction.	
	23:16	Y_point_2				
		Default Value:				47
		Format:				U8
		Second point of the Y pi	ecewise linea	r membership	function.	
	15:8	Y_point_1				
		Default Value:				46
		Format:				U8
		First point of the Y piece	wise linear m	embership fur	nction.	
	7	VY_STD_Enable				
		Format:		Enal	ole	
		Enables STD in the VY su	ıbspace.	·		
	6:0	Reserved			1	
		Format:			MBZ	
4	31:18	Reserved				
		Format:			MBZ	
	17:13	Y_Slope_2				
		Format:			U2.3	
		Slope between points Y3 The default is 31/8.	3 and Y4.			
	12:8	Y_Slope_1				
		Format:			U2.3	
		Slope between points Y1 The default is 31/8.	1 and Y2.			



	CO	LOR_PROC	ESSING_STATE	- ST	D/STE Stat	e
	7:0	Y_point_4				
		Default Value:				255
		Format:			l	U8
		Fourth point of t	the Y piecewise linear mer	mbershi	p function	
5	31:16	INV_skin_types_	_margin			
		Format:			U0.16	
		1/(2* Skin_types	_margin)	1		
		Value	Name		Descrip	otion
		20	[Default]	Skin_	_Type_margin	
	15:0	Inverse Margin	VYL			
		Format:			U0.16	
		1 / Margin_VYL				
		The default is 33	300/65536			
6	31:24	P1L				
		Default Value:				216
		Format:			l	U8
		Y Point 1 of the	lower part of the detectio	n PWLF	·.	
	23:16	POL				
		Default Value:				46
		Format:				U8
		Y Point 0 of the	lower part of the detectio	n PWLF	:.	
	15:0	Inverse Margin	VYU			
		Format:			U0.16	
		1 / Margin_VYU				
		The default is 16	600/65536.			
7	31:24	B1L			I	
		Default Value:			-	130
		Format:			l	U8
		V Bias 1 of the lo	ower part of the detection	PWLF.		
	23:16	BOL			ı	
		Default Value:			:	133
		Format:			l	U8



	CO	LOR_PROCESSING_STATE - STI	D/STE Sta	ate			
		V Bias 0 of the lower part of the detection PWLF.					
	15:8	P3L					
		Default Value:		236			
		Format:		U8			
		Y Point 3 of the lower part of the detection PWLF.					
	7:0	P2L					
		Default Value:		236			
		Format:		U8			
		Y point 2 of the lower part of the detection PWLF.					
8	31:27	Reserved	T				
		Format:	MBZ				
	26:16	SOL		1			
		Format: S2.8 2's complement					
		Slope 0 of the lower part of the detection PWLF. The default is -5/256.					
	15:8	B3L					
		Default Value:		130			
		Format:		U8			
		V Bias 3 of the lower part of the detection PWLF.					
	7:0	B2L					
		Default Value:		130			
		Format:		U8			
		V Bias 2 of the lower part of the detection PWLF.					
9	31:22	Reserved	1				
		Format:	MBZ				
	21:11	S2L		1			
		Format: S2.8 2's complement					
		Slope 2 of the lower part of the detection PWLF. The default is 0/256.					
	10:0	S1L					
		Format: S2.8 2's complement					
		Slope 1 of the lower part of the detection PWLF.					



		The default is 0/256.					
10	31:27	Reserved	Reserved				
		Format:	MBZ				
	26:19	P1U					
		Default Value:	66				
		Format:	U8				
		Y Point 1 of the upper part of the detection F	PWLF.				
	18:11	POU					
		Default Value:	46				
		Format:	U8				
		Y Point 0 of the upper part of the detection F	PWLF.				
	10:0	S3L					
		Format: S2.8 2's compleme	ent				
		Slope 3 of the lower part of the detection PV The default is 0/256.	VLF.				
11	31:24	B1U					
		Default Value:	163				
		Format:	U8				
		V Bias 1 of the upper part of the detection PWLF.					
	23:16	BOU					
		Default Value:	143				
		Format:	U8				
		V Bias 0 of the upper part of the detection P	WLF.				
	15:8	P3U					
		Default Value:	236				
		Format:	U8				
		Y Point 3 of the upper part of the detection PWLF.					
	7:0	P2U	1				
		Default Value:	150				
		Format:	U8				



12	31:27	Reserved				
		Format:	MBZ			
	26:16	SOU				
		Format: S2.8 2's cor	nplement			
		Slope 0 of the upper part of the detection The default is 256/256.	tion PWLF.			
	15:8	B3U				
		Default Value:	140)		
		Format:	U8			
		V Bias 3 of the upper part of the detection PWLF.				
	7:0	B2U				
		Default Value:)		
		Format: U8				
		V Bias 2 of the upper part of the detec	ction PWLF.			
13	31:22	Reserved				
		Format:	MBZ			
	21:11	S2U				
		Format: S2.8 2's con	nplement			
		Slope 2 of the upper part of the detection The default is -179/256.	tion PWLF.			
	10:0	S1U				
		Format: S2.8 2's con	nplement			
		Slope 1 of the upper part of the detection. The default is -113/256.	tion PWLF.			
14	31:28	Reserved				
		Format:	MBZ			
	27:20	Skin Types Margin				
		Default Value:		20		
		Format:		U8		
		Skin types Y margin.				
	19:12	Skin Types Thresh				
		Default Value:	120	`		



		Format:			U8
		Skin types Y thre	shold.		,
	11	Skin Type Enabl	le		
		Format:			able
		Treat differently	bright and dark	skin types.	
		Value		Name	Description
		0	[Default]		Disable
	10:0	S3U			
		Format:	S2.8 2	's complement	
		Slope 3 of the up The default is 0/		detection PWLF.	
	31	Reserved			
		Format:			MBZ
	30:21	SATB1			
	30.21	Format: S7.2 2's complement			
		First bias for the saturation PWLF (bright skin). The default is -8/4.			
	20:14	SATP3			
		Default Value:		31	
		Format: S6 2's comp		plement	
		11	Third point for the saturation PWLF (bright skin).		
			ne saturation PW		
	13:7		ne saturation PW		
_	13:7	Third point for th	ne saturation PV		
_	13:7	Third point for the SATP2 Default Value: Format:		VLF (bright skin). 6 S6 2's com	
_	13:7	Third point for the SATP2 Default Value: Format:		VLF (bright skin).	
_	13:7	Third point for the SATP2 Default Value: Format: Second point for SATP1	the saturation I	VLF (bright skin). 6 S6 2's com PWLF (bright skin	
_		Third point for the SATP2 Default Value: Format: Second point for SATP1 Format:	the saturation I	VLF (bright skin). 6 S6 2's com PWLF (bright skin)	
_		Third point for the SATP2 Default Value: Format: Second point for SATP1	the saturation I S6 2'	VLF (bright skin). 6 S6 2's com PWLF (bright skin)	
5		Third point for the SATP2 Default Value: Format: Second point for SATP1 Format: First point for the	the saturation I S6 2'	VLF (bright skin). 6 S6 2's com PWLF (bright skin)	
	6:0	Third point for the SATP2 Default Value: Format: Second point for SATP1 Format: First point for the The default is -6	the saturation I S6 2'	VLF (bright skin). 6 S6 2's com PWLF (bright skin)	



	CO	LOR_PROCE	SSING_S	STATE - ST	TD/STE State	
		Format:			U3.8	
		Zeroth slope for the saturation PWLF (bright skin). The default is 297/256.				
	19:10	SATB3				
		Format:	S7.2 2	's complement		
		Third bias for the saturation PWLF (bright skin). The default is 124/4.				
	9:0	SATB2				
		Format:	S7.2 2	's complement		
		Second bias for the The default is 8/4.		WLF (bright skin)).	
17	31:22	Reserved				
		Format:			MBZ	
	21:11	SATS2				
		Format: U3.8				
		Second slope for the saturation PWLF (bright skin). The default is 297/256.				
	10:0	SATS1				
		Format:			U3.8	
		First slope for the saturation PWLF (bright skin). The default is 85/256.				
18	31:25	HUEP3				
		Default Value:		14		
		Format:		S6 2's con	nplement	
		Third point for the hue PWLF (bright skin)				
	24:18	HUEP2				
		Default Value:		6	6	
		Format:		S6 2's con	nplement	
		Second point for the hue PWLF (bright skin)				
	17:11	HUEP1				
		Format:	S6 2	's complement		
		First point for the I The default is -6.	hue PWLF (bri	ght skin).		



	СО	LOR_PROCESS	ING_STATE - STI	D/STE State		
	10:0	SATS3				
		Format:		U3.8		
		Thrid slope for the saturation The default is 256/256	uration PWLF (bright skin). 5.			
19	31:30	Reserved				
		Format:		MBZ		
	29:20	HUEB3				
		Format:	S7.2 2's complement			
		Third bias for the hue The default is 56/4.	PWLF (bright skin).			
	19:10	HUEB2				
		Format:	S7.2 2's complement			
		Second bias for the hue PWLF (bright skin). The default is 8/4.				
	9:0	HUEB1				
		Format:	S7.2 2's complement			
		First bias for the hue P The default is -8/4.	WLF (bright skin).			
20	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES1				
		Format:		U3.8		
		First slope for the hue The default is 85/256.	PWLF (bright skin)			
	10:0	HUES0				
		Format:		U3.8		
		Zeroth slope for the hu The default is 384/256				
21	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES3				
		Format:		U3.8		



	CO	LOR_PROCE	SSING	_STATE - STI	D/STE State	
		Third slope for the The default is 256,		(bright skin)		
	10:0	HUES2				
		Format:			U3.8	
		Second slope for the default is 384,		LF (bright skin)		
22	31	Reserved				
		Format:			MBZ	
	30:21	SATB1_DARK				
		Format:		2 2's complement		
		First bias for the saturation PWLF (dark skin) The default is 0/4.				
	20:14	SATP3_DARK				
		Default Value:		31		
		Format:		S6 2's comp	lement	
		Third point for the	saturation	•		
	13:7	SATP2_DARK				
		Default Value:		31		
		Format:		S6 2's comp	lement	
		Second point for the	ne saturatio	on PWLF (dark skin)		
	6:0	SATP1_DARK				
		Format:	S	6 2's complement		
		First point for the s The default is -11.	aturation F	PWLF (dark skin).		
23	31	Reserved				
		Format:			MBZ	
	30:20	SATSO_DARK				
	30.20	Format: U3.8		U3.8		
		Zeroth slope for th The default is 397,		n PWLF (dark skin).		
	19:10	SATB3 DARK				
	15.10	19:10 SATB3_DARK Format: S7.2 2's complement				



	CO	LOR_PROCE	SSING_STA	TE - STD	/STE State	
		Third bias for the s The default is 124,	•	ark skin).		
	9:0	SATB2_DARK				
		Format: S7.2 2's complement				
		Second bias for the The default is 124,		(dark skin).		
24	31:22	Reserved	Reserved			
		Format:			MBZ	
	21:11	SATS2_DARK			1	
		Format:			U3.8	
		Second slope for the saturation PWLF (dark skin). The default is 256/256.				
	10:0	SATS1_DARK				
		Format:			U3.8	
		First slope for the saturation PWLF (dark skin). The default is 189/256.				
25	31:25	HUEP3_DARK				
		Default Value:		14		
		Format:		S6 2's complei	ment	
		Third point for the hue PWLF (dark skin).				
	24:18	HUEP2_DARK				
		Default Value:		2		
		Format:		S6 2's complei	ment	
		Third point for the hue PWLF (dark skin).				
	17:11	HUEP1_DARK				
		Default Value:		0		
		Format: S6 2's complement				
		Third point for the hue PWLF (dark skin).				
	10:0	SATS3_DARK				
		Format:			U3.8	
		Third slope for the The default is 256,		dark skin).		



26	31:30	Reserved				
		Format:		MBZ		
	29:20	HUEB3_DARK				
		Format:	S7.2 2's compleme	ent		
		Third bias for the The default is 56	hue PWLF (dark skin).			
	19:10	HUEB2_DARK				
		Format:	S7.2 2's compleme	ent		
		Second bias for t The default is 0/	he hue PWLF (dark skin). 4.			
	9:0	HUEB1_DARK				
		Format:	S7.2 2's compleme	ent		
		First bias for the hue PWLF (dark skin). The default is 0/4.				
27	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES1_DARK				
		Format:		U3.8		
		First slope for the hue PWLF (dark skin). The default is 0/256.				
	10:0	HUESO_DARK				
		Format:		U3.8		
		Zeroth slope for The default is 25	the hue PWLF (dark skin). 66/256.			
28	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES3_DARK		·		
		Format:		U3.8		
		Third slope for the The default is 25	ne hue PWLF (dark skin). 56/256.	,		
	10:0	HUES2_DARK				
		Format:		U3.8		
		Second slope for The default is 29	the hue PWLF (dark skin).			



CO	LOR_PROCESSING_STATE - STD/STE State



COLOR_PROCESSING_STATE - TCC State

		COLOR_PROCESSING_STATE - T	CC Sta	te			
Project:		HSW					
Source:		PRM					
Size (in bits)	:	352					
Default Valu	e:	0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE90x01790174, 0x00096000, 0x00000000, 0x03030000, 0x00000000, 0x03030000, 0x00000000, 0x00000000, 0x00000000		195, 0x0197046B,			
		ontains the TCC state used by the color processing fund V42DW52 of the Color Processing State.	ction.				
DWord	Bit	Description					
0	31:24	SatFactor3					
		Default Value:		220			
		Format:		U1.7			
		The saturation factor for yellow.					
	23:16	SatFactor2					
		Default Value:		220			
		Format:		U1.7			
		The saturation factor for red.					
	15:8	SatFactor1					
		Default Value:		220			
		Format:		U1.7			
		The saturation factor for magenta.					
	7	TCC Enable					
		Format: Enab	le				
	6:0	Reserved					
		Format:	MBZ				
1	31:24	SatFactor6					
		Default Value:		220			
		Format:		U1.7			
		The saturation factor for blue.					
	23:16	SatFactor5					
		Default Value:		220			



		COLOR_PROCESSING_STA	ATE - TCC St	ate		
		Format:		U1.7		
		The saturation factor for cyan.				
	15:8	SatFactor4				
		Default Value:		220		
		Format:		U1.7		
		The saturation factor for green.				
	7:0	Reserved				
		Format:	MBZ			
2	31:30	Reserved				
		Format:	MBZ			
	29:20	Base Color 3				
		Default Value:		483		
		Format:		U10		
	19:10	Base Color 2				
		Default Value:		307		
		Format:		U10		
	9:0	Base Color 1				
		Default Value:		145		
		Format:		U10		
3	31:30	Reserved				
		Format:	MBZ			
	29:20	Base Color 6				
		Default Value:		995		
		Format:		U10		
	19:10	Base Color 5				
		Default Value:		819		
		Format:		U10		
	9:0	Base Color 4				
		Default Value:		657		
		Format:		U10		
4	31:16	Color Transit Slope 23				
		Default Value:		744		
		Format:		U0.16		
		The calculation result of 1 / (BC3 - BC2) [1/	/ 62]			



		COLOR_PROCESSING_STATE - TC	C Sta	te			
	15:0	Color Transit Slope 12					
		Default Value:	40)5			
		Format:	U	0.16			
		The calculation result of 1 / (BC2 - BC1) [1/57]					
5	31:16	Color Transit Slope 45					
		Default Value:	40)7			
		Format:	U	0.16			
		The calculation result of 1 / (BC5 - BC4) [1/57]					
	15:0	Color Transit Slope 34	1				
		Default Value:	11	131			
		Format:	U	0.16			
		The calculation result of 1 / (BC4 - BC3) [1/61]					
6	31:16	Color Transit Slope 61					
		Default Value:	37	77			
		Format:	U	0.16			
		The calculation result of 1 / (BC1 - BC6) [1/62]					
	15:0	Color Transit Slope 56					
		Default Value:	37	<i>1</i> 2			
		Format:	U	0.16			
		The calculation result of 1 / (BC6 - BC5) [1/62]					
7	31:22	Color Bias 3					
		Default Value:		0			
		Format:		U2.8			
		Color bias for BaseColor3.					
	21:12	Color Bias 2					
		Default Value:		150			
		Format:		U2.8			
		Color bias for BaseColor2.					
	11:2	Color Bias 1					
		Default Value:		0			



		COLOR_PROCESSING_ST	ATE - TCC St	ate		
		Format:		U2.8	}	
		Color bias for BaseColor1.				
	1:0	Reserved				
		Format:	MBZ			
8	31:22	Color Bias 6				
		Default Value:		0		
		Format:		U2.8	}	
		Color bias for BaseColor6.				
	21:12	Color Bias 5				
		Default Value:		0		
		Format:	U2.8	}		
		Color bias for BaseColor5.				
	11:2	ColorBias4				
		Default Value:			0	
		Format:		U2.8	U2.8	
		Color bias for BaseColor4.				
	1:0	Reserved				
		Format:	MBZ			
9	31	Reserved				
		Format:	MBZ			
	30:24	UV Threshold				
		Default Value:			3	
		Format:			U7	
		Low UV threshold.				
	23:19	Reserved	T			
		Format:				
	18:16	UV Threshold Bits			_	
		Default Value:		3		
		Format:			U3	
		Low UV transition width bits.				
	15:13	Reserved				
		Format:	MBZ			



	12:8	STE Threshold				
		Default Value:			0	
		Format:			U5	
		Skin tone pixels enhancement th	nreshold.			
	7:3	Reserved				
		Format:	MBZ			
2:	2:0	STE Slope Bits	_			
		Default Value:	0			
		Format:			U3	
		Skin tone pixels enhancement sl	ope bits.			
10	31:16	Inverse UVMax Color				
		Default Value:	146			
		Format:	U0.16			
		1 / UVMaxColor. Used for the SF	s2 calculation.			
	15:9	Reserved				
		Format:	MBZ			
	8:0	UVMax Color				
		Default Value:		148		
		Format:		U	J9	



CSC COEFFICIENT FORMAT

CSC COEFFICIENT FORMAT

Project: HSW Source: PRM Size (in bits): 16

Default Value: 0x00000000

Coefficients for the CSC are stored in sign-exponent-mantissa format.

Two CSC coefficients are stored in each dword, the table below show the data packing in each dword.

DWord	Bit	Description				
0	15	Sign				
			Value		Name	
		0b			Positive	
		1b			Negative	
	14:12	-	Exponent_bits			
		Represented	d as 2^(-n)	<u> </u>		
		Value	Name		Description	
		110b	4	4 or ma	antissa is bb.bbbbbbb	
		111b	2	2 or ma	nantissa is b.bbbbbbbb	
		000b	1	1 or ma	mantissa is 0.bbbbbbbbb	
		001b	0.5	0.5 or n	nantissa is 0.0bbbbbbbbbb	
		010b	0.25	0.25 or	mantissa is 0.00bbbbbbbbbb	
		011b	0.125 0.125 or mantissa is 0.000bbbb		r mantissa is 0.000bbbbbbbbbb	
		Others	Reserved Reserve		red	
	11:3	Mantissa				
	2:0	Reserved				



DDI Buffer Translation 1 Format

	DDI Buffer Translation 1 Format						
Project:	oject: HSW						
Source: PRM							
Size (in l	bits):	32					
Default '	Value:	0x00000000					
DWord	Bit	Description					
0	31	Balance Leg Enable This field controls the Balance Leg enable for the DDI buffer. For all valid FDI voltage setting should be zero.					
		Value		Name			
		0b	Disable				
		1b	b Enable				
	30:24	Reserved					
		Format:		MBZ			
	23:0	DeEmp Level This field controls the De-emphasis level for	the DDI buffe	r.			



DDI Buffer Translation 2 Format

DDI Buffer Translation 2 Format							
Project:		HSW					
Source:		PRM					
Size (in bits)):	32					
Default Valu	ıe:	0x00000000					
DWord	Bit	Description					
0	31:21	Reserved					
		Format:	MBZ				
	20:16	VRef Sel This field controls the voltage reference select for the DDI buffer.					
	15:5	Reserved					
		Format:	MBZ				
	4:0	VSwing This field controls the voltage swing for the DDI buffer					



DEINTERLACE_SAMPLER_STATE

DEINTERLACE_SAMPLER_STATE

Project: HSW Source: PRM

Exists If: //MessageType == 'Deinterlace'

Size (in bits): 256

Default Value: 0x00000800, 0x000000000, 0x04950100, 0x407D0000, 0x00000000, 0x000000000,

0x00000000, 0x005064A5

This state definition is used only by the *deinterlace* message. This state is stored as an array of up to 8 elements, each of which contains the dwords described here. The start of each element is spaced 8 dwords apart. The first element of the array is aligned to a 32-byte boundary. The index with range 0-7 that selects which element is being used is multiplied by 2 to determine the **Sampler Index** in the message descriptor.

DWord	Bit		Description						
0	31:24	4 Denoise STAD Threshold Threshold for denoise sum of temporal absolute differences.							
	23:16		e Maximum History um allowed value for						
			Value	Name	Description				
		128-24	10						
	15	Reserve	ed						
		Forma	t:		MBZ				
	14	VDI Wa	alker Frame Sharing	Enable					
		Format: U1 Enumerated Type							
		For a GT2 system with 2 half-slices, this field controls how the frame is shared by the two deinterlacer walkers.							
		Value		Name					
		0	There is only a single Stride is ignored.	is only a single deinterlacer which must walk the entire frame. VDI Walker Y is ignored.					
		1	The screen is shared	d by the two deinterlacers as	controlled by the VDI Walker Y Stride				
	13:12	VDI Wa	alker Y Stride						
		Forma	t:	U2 Enumerated Type					
		pair of	This field controls if the VDI walker skips pixels as it goes down the screen. This is used when a pair of VDI'S are splitting the frame between them. The stride also implies the offset used by the 2nd half-slice.						
		Value		Name					
		0		here a block is 4x4 when DI i alf-slice is � the surface hei	s enabled and 4x8 when DN only), ght.				



		DEINT	TERLACE_SAMPL	ER_STATE						
		1 Stride of 2 bloch half-slice is 1 b		ks calculated by this VDI), offset for the 2nd						
		Stride of 4 blocks (2 vertical blocks calclated by this VDI, then skip 2), offset half-slice is 2 blocks.								
		3 Stride of 8 bloc 2nd half-slice is		ted by this VDI, then skip 4), offset for the						
	11:8	Denoise History Delta								
		Default Value:		8						
		Amount that denoise_h	istory is increased.							
	7:0	Denoise ASD Threshol Threshold for denoise a	ld absolute sum of differences.							
		Value	Name	Description						
		0-63								
1 3	31:30	Reserved								
		Format:		MBZ						
2	29:24	4 Temporal Difference Threshold								
		Programming Notes								
		The difference between Temporal Difference Threshold and Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.								
2	23:22	Reserved								
		Format: MBZ								
2	21:16	Low Temporal Differe	nce Threshold							
		Programming Notes								
		The difference between Temporal Difference Threshold and Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both are set to 0.								
1	15:13	STMM C2 Bias for divisor in STMN	Л equation. The range repre	sents values [1,8]						
		Value	Name	Description						
		0-7								
	12:8	Denoise Moving Pixel Threshold for number of	Threshold of moving pixels to declare a	a block to be moving.						
		Value	Name	Description						
		0-16								
	7:0 Denoise Threshold for Sum of Complexity Measure									
	7:0	Denoise Inreshold for	r Sum of Complexity ivleas	sure						



			DE	INTERLA	ACE_SAI	MPL	ER_STAT	E	
		Format:					MBZ		
	29:24	4 Good Neighbor Threshold Maximum difference from current pixel for neighboring pixels to be considered a good neighbor.							ered a good
		Value		Name			Descrip	otion	
		4	[Def	fault]	depending	on GN	E of previous fr	ame	
	23:20	CAT Slope							
		Format:					U4-1		
		Determines	the slo	ope of the Co	ntent Adapti	ve Thre	eshold. +1 add	ed interna	lly to get CAT_slope.
		Value		Nan	ne		D	escription	n
		9		[Default]		CAT_s	lope value = 10)	
	19:16	SAD Tight 1	Thresh	nold					
		Default Valu	ue:						5
		Format:							U4
	15:14	Smooth MV Threshold							
		Format: U2							
	13:12	Reserved							
		Format: MBZ							
	11:8	BNE Edge Threshold							
		Default Valu	ue:						1
		Format: U4							U4
		Threshold for detecting an edge in block noise estimate.							
	7:0	Block Noise	Estin	nate Noise Tl	hreshold				
		Format:						U8	
				e maximum/r			1		
			lue		Name			Descrip	tion
		0-31							
3	31	STMM Blending Constant Select							
		Format:						U1	
		Value					Name		
		0	Us	se Minimum S	STMM for str	nm_md	l_th		
		1	Us	se Maximum S	STMM for str	mm_mc	d_th		
	30:24	Blendina co		nt across time					
		Default Valu			333				64
		L							



		DEINTERL	ACE_SAMPLER_S	TATE				
		Format:			U7			
	23:16	Blending constant across tin	ne for small values of STM	М				
		Default Value:			125			
		Format:			U8			
	15:14	Reserved						
		Format:		MBZ				
	13:8	Multiplier for VECM						
		Format:		U6				
		Determines the strength of the	e vertical edge complexity m	neasure.				
	7:0	Maximum STMM						
		Format:		U8				
		Largest allowed STMM in blending equations						
4	31:24	Minimum STMM						
		Format:						
		Smallest allowed STMM in blending equations						
	23:22	STMM Shift Down						
		Format:		U2				
		Amount to shift STMM down	(quantize to fewer bits)					
		Value		Name				
		0	Shift by 4					
		1	Shift by 5					
		2	Shift by 6					
		3	Reserved					
	21:20	•						
		Format:		U2				
		Amount to shift STMM up (set	t range).					
		Value	21.15.1	Name				
		0	Shift by 6					
		1	Shift by 7					
		2	Shift by 8					
		3	Reserved					
	19:16	•						
		Format:		U4				
		Amount to shift output of STN	MM blend equation					



		DEINT	ERLACE_SAMPI	LER_STATE	
		Value	Name	Description	
		0-16			
			1		
			Programmi		
		The value of this field m stmm_output_shift	equation: stmm_max - stmm_min = 2 ^		
	15:8	SDI Threshold			
		Format:		U8	
		Threshold for angle dete	ection in SDI algorithm.		
	7:0	SDI Delta			1
		Format:		U8	
		Delta value for angle det	tection in SDI algorithm.		
5	31:24	SDI Fallback Mode 1 T	L Constant		
		Format:		U8	
	23:16	SDI Fallback Mode 1 T2	2 Constant		
		Format:		U8	
	15:8	SDI Fallback Mode 2 Co	onstant (Angle2x1)		
		Format:		U8	
	7:0	FMD Temporal Differen	nce Threshold		
		Format:		U8	
6	31:24	FMD #1 Vertical Differen	ence Threshold		
		Format:		U8	
	23:16	FMD #2 Vertical Differen	ence Threshold		
		Format:		U8	
	15:14	CAT Threshold 1			
		Default Value:		0	
		Format:		U2	
	13:8	FMD Tear Threshold			
		Format:		U6	
	7	MCDI Enable Use Motion Compensate Ignored if DI Enable is o	ed Deinterlace algorithm. ff.		
	6	Progressive DN			
		Format:		Enable	
		Indicates that the denois	se algorithm should assur	ne progressive input when filtering	



		D	EINTE	RLACE_SAMPL	ER_STATE			
	neighbor	ing pixe	els. DI En	able must be disabled wh	nen this field is enabled			
	Value			N	lame			
	0	DN as	N assumes interlaced video and filters alternate lines together					
	1 DN assumes progressive video and filters neighboring lines together							
5	DN/DI F	DN/DI First Frame						
	Format:				Enable			
	Indicates	that th	is is the fi	irst frame of the stream, s	o previous clean is not available			
	Value				Name			
	0	No	t first field	d; previous clean surface s	state is valid			
	1	Firs	First field; previous clean surface state is invalid					
4	DN/DI S	tream l	D					
	Format:				U1			
	Distingui	shes be	tween the	e two simultaneous strear	ns that are supported. Used to update the			
	GNE and	FMD co	ounters fo	or that stream.				
3	DN/DLT	an Fina						
3	DN/DI Top First				Enable			
	Format: Enable Indicates the top field is first in sequence, otherwise bottom is first							
	Value			ist in sequence, otherwise	Name			
	0			field occurs first in sequence				
	1		Top field occurs first in sequence					
2	DI Partia	ı		·				
	Format:	Format: Enable						
	If DI Enable and DI Partial are both enabled, the deinterlacer will output the partial VDI							
	writeback	c messa	ige.					
	Value		Name					
	0				nly if DI Enable is enabled also)			
	1	Output	t partial V	'DI writeback message (or	nly if DI Enable is enabled also)			
1	DI Enabl	е						
	Format:				Enable			
		Deinterlacer is bypassed if this is disabled: the output is the same as the input (same as a 2:2						
	cadence)		ind STMIN	A are not calculated and t	he values in the response message are 0.			
		Value		Da wat aslaulata DI	Name			
	0			Do not calculate DI				
	1			Calculate DI				
				Programmin	g Notes			
	Programming Notes							



		D		ERLACE_SAMPL					
		DI Enable and DN Enable cannot both be disabled							
	0	DN Enable							
		Format:			Enable				
			does not re	nis is low � BNE is still calc ad in the denoised previou	•				
		Val	ue		Name				
		0		Do not denoise frame					
		1		Denoise frame					
				Programmin	g Notes				
		DI Enable	and DN Ena l	ble cannot both be disable	d				
7	31:23	Column Wi	dth Minus 1						
		Format:			U9				
		pixels).		column width-1) / stride in					
		A column width * 16 that equals the width of the frame means the walker will walk to the end of the frame.							
		The value of this field is interpreted as binary value + 1, so the range represents column widths of [1,512].							
		[01 [1,512].							
		i i	lue	Name	Descri				
		i i	llue	Name	Descri				
	22:19	Va 0-511			Descri				
	22:19	Va 0-511	ixel Thresh		Descri				
	22:19	0-511 Neighbor P	ixel Thresh		Descri	iption			
	22:19	0-511 Neighbor P Default Val Format: VDI Walker	Pixel Thresh oue:			iption 10			
		0-511 Neighbor P Default Val Format:	Pixel Thresh oue:		Descri	iption 10			
		0-511 Neighbor P Default Val Format: VDI Walker	Pixel Thresh oue:			iption 10			
		0-511 Neighbor P Default Val Format: VDI Walker Format:	Pixel Threshoue: • Enable		U1 Name	iption 10			
		Value	Pixel Threshoue: Enable Walker Dis	old	U1 Name by Driver.	iption 10			
		Value O-511 Neighbor P Default Val Format: Value O	Pixel Threshoue: Enable Walker Dis	sabled. Use XY generated by	Name by Driver. by VDIunit.	iption 10			
		Value 0 1	Pixel Threshoue: Enable Walker Dis	old sabled. Use XY generated b	Name by Driver. by VDIunit. by Notes	10 U4			
		Value 0 1 When enabmode When walket	Walker Dis Walker Enabled It is enabled ist use the H	sabled. Use XY generated by abled. Use XY generated by Programmin	Name by Driver. by VDIunit. by Notes as Notes as IA_OBJECT commands of field to split the work by the second secon	d 16x4 in DI enabled dispatching work to between the two half			



		DEINTERLACE_SAMPLER_STATE				
	Format:	U2				
	Value					
	0	Deinterlace (not progressive output)				
	1	Put together with previous field in sequence (1st field of prev	vious fran	ne)		
	2	Put together with next field in sequence (1st field of current	frame)			
15:10	MC Pixe	l Consistency Threshold				
	Default	25				
	Format:	U6	j			
9:8	FMD for 1st field of current frame					
	Format:	U2				
	Value	Name				
	0	Deinterlace (not progressive output)				
	1	Put together with previous field in sequence (2nd field of pre	evious fra	me)		
	2	Put together with next field in sequence (2nd field of current	frame)			
7:4	SAD Threshold B					
	Default	Value:	10			
	Format:		U4			
3:0	SAD Thr	reshold A				
	Default	Value:	5			
	Format:		U4			



DEPTH_STENCIL_STATE

				DI	P	TH_STENCIL_S	TATE			
Project:		HSW								
Source:		PRM								
Size (in l	oits):	96								
Default \	Value:	0x0000	00000	, 0x000	000	0000, 0x00000000				
The DEP aligned			s poir	nted to) by	y a field in 3DSTATE_CC_	STATE_POINTERS. It is s	tored at a 64-byte		
DWord	Bit					Descript	ion			
0	31	Stencil Test	Enab	le						
		Project:					All			
		Format:					Enable			
		Enables Sten	cilTes	t funct	ion	n of the Pixel Processing	pipeline.			
						Programming	g Notes			
		If any of the	If any of the render targets are YUV format, this field must be disabled.							
	30:28	Stencil Test Function								
		Project:			Α	All				
		Format:			3	BD_Compare_Function				
		This field spe	cifies	the co	mp	parison function used in	the (front face) StencilTe	est function.		
		Value				Name		Project		
		0h	COI	DMPAREFUNCTION_ALWAYS				All		
		1h	COI	MPARE	EFU	INCTION_NEVER		All		
		2h	COI	MPARE	EFU	INCTION_LESS		All		
		3h	COI	MPARE	EFU	INCTION_EQUAL		All		
		4h	COI	MPARE	FU	INCTION_LEQUAL		All		
		5h	COI	MPARE	EFU	INCTION_GREATER		All		
		6h	COI	MPARE	ΞFU	INCTION_NOTEQUAL		All		
		7h	COI	MPARE	₽FU	INCTION_GEQUAL		All		
	27:25	Stencil Fail C	Эр							
		Project:				All				
		Format:				3D_StencilOperation				
		test fails. Not	te: if a	all three	e st	ation to perform on the tencil ops (Stencil Fail, St PLACE, the stencil buffer	tencil Pass Depth Fail, ar			
		Value				Name		Project		



	T	DE	PTH_STENCIL_S	TAT	E	
	0	STENC	ILOP_KEEP			All
	1	STENC		All		
	2	STENC	ILOP_REPLACE			All
	3	STENC	ILOP_INCRSAT			All
	4	STENC	ILOP_DECRSAT			All
	5	STENC	ILOP_INCR			All
	6	STENC	ILOP_DECR			All
	7	STENC	ILOP_INVERT			All
24:22	Stencil Pas	s Depth Fail C) р			
	Project:	All				
	Format:	3D_Ste	ncilOperation see Stencil Fa	ail Op		
	•	pecifies the ope but the depth	eration to perform on the S pass fails.	Stencil	Buffer when the	e (front face) stenci
21:19	Stencil Pas	s Depth Pass	Ор			
	Project:	All				
	Format:	3D_Ste	ncilOperation see Stencil Fa	ail Op		
	test passes and the depth pass passes (or is disabled).					
).		
18	Stencil Buf	fer Write Ena	ble			
18	Stencil Buf Project:		ble /	All		
18	Stencil Buf Project: Format:	fer Write Ena	ble /		2	
18	Stencil Buf Project: Format:		ble / cil Buffer.	All Enable		
18	Stencil Buf Project: Format: Enables writ	fer Write Ena	ble Acil Buffer. Programming	All Enable	es	
	Stencil Buf Project: Format: Enables writ	fer Write Ena	ble / cil Buffer.	All Enable	es	
	Stencil Buf Project: Format: Enables writ If this field Reserved	fer Write Ena	ble Acil Buffer. Programming	All Enable	abled.	
	Stencil Buf Project: Format: Enables writ If this field Reserved Project:	fer Write Ena	ble Acil Buffer. Programming	All Enable	abled.	
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format:	fer Write Ena	ble Accil Buffer. Programming encil Test Enable must also	All Enable	abled.	
	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid	fer Write Ena	ble Incil Buffer. Programming encil Test Enable must also able	All Enable Note be en	abled.	
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid Project:	fer Write Ena	ble It is a programming the p	All Enable Note be en	abled. All MBZ	
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid Project: Format:	tes to the Sten	ble picil Buffer. Programming encil Test Enable must also able	All Enable Note be en	abled. All MBZ	
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid Project: Format: Enable doul	tes to the Sten	ble Icil Buffer. Programming encil Test Enable must also able Incil operations.	All Note be en	abled. All MBZ	Project
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid Project: Format: Enable doul Value	tes to the Stendis enabled, Stendis enabled sided stendisted stendisted stendisted stendisted sided sided stendisted sided sided stendisted sided sided stendisted sided stendisted sided sided stendisted sided sided stendisted sided sided sided sided sided stendisted sided	ble Incil Buffer. Programming encil Test Enable must also able Incil operations. Des	All Enable be en All Enable	abled. All MBZ	Project All
17:16	Stencil Buf Project: Format: Enables writ If this field Reserved Project: Format: Double Sid Project: Format: Enable doul	tes to the Sten	ble Icil Buffer. Programming encil Test Enable must also able Incil operations.	All Note be en All Enable scripti abled	All MBZ	Project All All



DEPTH STENCIL STATE Programming Notes Back-facing primitives have a vertex winding order opposite to the currently selected Front Winding state. Culling of primitives is not affected by the double sided stencil stateBack-facing primitives will be rendered, honoring all current device state, as though it were a front-facing primitive with no implicitly overloaded state. 14:12 BackFace Stencil Test Function Project: 3D_Compare_Function Format: This field specifies the comparison function used in the StencilTest function. Value Name **Project** 0h COMPAREFUNCTION ALWAYS ΑII 1h COMPAREFUNCTION_NEVER ΑII 2h ΑII COMPAREFUNCTION_LESS 3h ΑII COMPAREFUNCTION EQUAL 4h ΑII COMPAREFUNCTION LEQUAL 5h ΑII COMPAREFUNCTION_GREATER 6h ΑII COMPAREFUNCTION_NOTEQUAL 7h COMPAREFUNCTION_GEQUAL ΑII 11:9 **Backface Stencil Fail Op** Project: ΑII 3D_StencilOperation Format: This field specifies the operation to perform on the Stencil Buffer when the stencil test fails. **Value Name Description Project** ΑII 0 STENCILOP_KEEP STENCILOP_KEEP 1 ΑII STENCILOP_ZERO STENCILOP_ZERO 2 ΑII STENCILOP_REPLACE STENCILOP_REPLACE 3 ΑII STENCILOP_INCRSAT STENCILOP_INCRSAT 4 ΑII STENCILOP_DECRSAT STENCILOP_DECRSAT 5 ΑII STENCILOP INCR STENCILOP INCR 6 ΑII STENCILOP DECR STENCILOP DECR ΑII STENCILOP_INVERT STENCILOP_INVERT **Backface Stencil Pass Depth Fail Op** 8:6 Project: ΑII 3D_StencilOperation see Stencil Fail Op This field specifies the operation to perform on the Stencil Buffer when the stencil test passes but the depth pass fails.



			DEPTH	_STENCIL_S	TATE			
	5:3	Backface Stencil Pass Depth Pass Op						
		Project:	All					
		Format:	3D_StencilOpe	eration see Stencil F	ail Op			
		-		· · · · · · · · · · · · · · · · · · ·	Stencil Buffer v	when the stencil test passes		
		and the dept	th pass passes (or is	disabled).				
	2:0	Reserved			ı			
		Project:			All			
		Format:			MBZ			
1	31:24	Stencil Test	Mask					
		Project:				All		
		Format:				U8		
						ne stencil reference value and		
			value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.					
		companson	test is perioritied.					
	23:16	Stencil Write Mask						
		Project:				All		
		Format:				U8		
		This field specifies a bit mask applied to stencil buffer writes. Only those stencil buffer bits						
		corresponding to bits set in this mask will be modified.						
	15:8	Backface Stencil Test Mask						
		Project:				All		
		Format:				U8		
		This field specifies a bit mask applied to backface stencil test values. Both the stencil reference						
		value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.						
		stencii comp	arison test is perfori	mea.				
	7:0	Backface St	encil Write Mask					
		Project:				All		
		Format:				U8		
		This field specifies a bit mask applied to backface stencil buffer writes. Only those stencil buffer						
		bits correspo	bits corresponding to bits set in this mask will be modified.					
2	31	Depth Test	Enable	,				
		Project:			All			
		Format:			Enable			
		Enables the	DepthTest function o	of the Pixel Processi	ng pipeline.			



		DE	PTH_STENCIL_ST	TAT	Έ	
			Programming	Note	es	
	If any of the render targets are YUV format, this field must be disabled.					
30	Reserved					
	Project:				All	
	Format:				MBZ	
29:27	Depth Test	Function				
	Project:		All			
	Format:		3D_DepthTestFunction			
		comparison	function used in DepthTest	funct	ion.	
	Value		Name			Project
	0h		FUNCTION_ALWAYS			All
	1h		FUNCTION_NEVER			All
	2h	COMPAREFUNCTION_LESS				All
	3h	COMPAREFUNCTION_EQUAL				All
	4h	COMPAREFUNCTION_LEQUAL				All
	5h	COMPAREFUNCTION_GREATER				All
	6h	COMPAREFUNCTION_NOTEQUAL				All
	7h	COMPAREFUNCTION_GEQUAL				All
	Programming Notes					
	if the Depth Test Function is ALWAYS or NEVER, the depth buffer is not read.					
26	Depth Buffer Write Enable					
	Project:		A	All .		
	Format: Enable					
	Enables writes to the Depth Buffer.					
	Programming Notes					
	A Depth Buffer must be defined before enabling writes to it, or operation is UNDEFINED.					
25:0	Reserved					
	Project:				All	
	Format:				MBZ	



Display Engine Render Response Message Bit Definition

Display Engine Render Response Message Bit Definition

Project: HSW Source: PRM Size (in bits): 31

Default Value: 0x00000000

The Display Engine Render Response Message Registers all share the same bit definitions from this table. See DE_RRMR definition for information on the render response.

All these events can be sent to CS (Render Command Streamer). Some of these events can be sent to BCS (Blitter Command Streamer).

When sending flip done or scanline events the destination, CS or BCS, will be selected depending on the initiator of the flip or the load scanline command.

initiator o	nitiator of the flip or the load scanline command.						
DWord	Bit	Description					
0	30:23	Reserved					
	22	Reserved					
	21	Pipe C Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached to the Pipe C planes. This event can be sent only to CS.					
	20	Pipe C Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Sprite Plane. This event can be sent to CS or BCS.					
	19:16	Reserved					
	15	Pipe C Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Primary Plane. This event can be sent to CS or BCS.					
	14	Pipe C Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe C planes. This event can be sent to CS or BCS.					
	13	Reserved					
	12	Reserved					
	11	Pipe B Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached to the Pipe B planes. This event can be sent only to CS.					
	10	Pipe B Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe B Sprite Plane.					



	This event can be sent to CS or BCS.
9	Pipe B Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe B Primary Plane. This event can be sent to CS or BCS.
8	Pipe B Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe B planes. This event can be sent to CS or BCS.
7:6	Reserved
5	Reserved
4	Reserved
3	Pipe A Start of Vertical Blank Event This event will be reported on the start of the vertical blank of the timing generator attached the Pipe A planes. This event can be sent only to CS.
2	Pipe A Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe A Sprite Plane. This event can be sent to CS or BCS.
1	Pipe A Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe A Primary Plane. This event can be sent to CS or BCS.
0	Pipe A Scanline Event This event will be reported on the start of the selected scan line for the timing generator attached to the Pipe A planes. This event can be sent to CS or BCS.



DstRegNum

DstRegNum

Project: HSW Source: EuIsa Size (in bits): 8

Default Value: 0x00000000

Description	Project
Register Number	HSW
This field provides the register number for the operand. For a GRF register operand, it provides the	
portion of register address aligning to 256-bit. For an ARF register operand, this field is encoded such	
that MSBs identify the architecture register type and LSBs provide its register number.	
This field together with the corresponding SubRegNum field provides the byte aligned address for	
the origin of the register region. Specifically, this field provides bits [12:5] of the byte address, while	
SubRegNum field provides bits [4:0].	
This field applies to the destination operand and the source operands. It is ignored (or not present in	
the instruction word) for an immediate source operand.	
This field is present if the operand is in direct addressing mode; it is not present if the operand is	
register-indirect addressed.	
DWord Bit Description	

DWord	Bit		Description					
0	7:0	Destina	Destination Register Number					
		Value	Name	Description				
		0-127	If					
			{Dst/Src0/Src1/Src2}.RegFile==GRF					
		0-	If	This field is used to encode the architecture register				
		0ffh	{Dst/Src0/Src1/Src2}.RegFile==ARF	as well as providing the register number. See GEN				
				Execution Environment chapter for details.				



DstSubRegNum

DstSubRegNum

Project: HSW
Source: EuIsa
Size (in bits): 5

Default Value: 0x00000000

Description	Project
Subregister Number	HSW
This field provides the sub-register number for the operand. For a GRF register operand, it provides	
the byte address within a 256-bit register. For an ARF register operand, this field also provides the	
sub-register number according to the encoding defined for the given architecture register.	
This field together with the corresponding RegNum field provides the byte aligned address for the	
origin of the register region. Specifically, this field provides bits [4:0] of the byte address, while the	
RegNum field provides bits [12:5].	
This field applies to the destination operand and the source operands. It is ignored (or not present in	
the instruction word) for an immediate source operand.	
This field is present if the operand is in direct addressing mode; it is not present if the operand is	
register-indirect addressed.	

Programming Notes

Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.

DWord	Bit		Description				
0	4:0	Destina	Destination Sub Register Number				
		Value	Name	Description			
		0-31	If				
			{Dst/Src0/Src1/Src2}.RegFile==GRF				
		0-	If	This field is used to encode the architecture register			
		0ffh	{Dst/Src0/Src1/Src2}.RegFile==ARF	as well as providing the register number. See GEN			
				Execution Environment chapter for details.			



Encoder Statistics Format

Encoder Statistics Format

Project: HSW

Source: VideoEnhancementCS

Size (in bits): 128

The per block data is intended for use by the video encoder and consists of 16 bytes of Denoise block data and FMD variances.

Much of the data is encoded as an 8-bit mantissa with the leading 1 removed and a 4-bit shift.

To recover the original 17-bit integer this code can be used:

If (exp != 0)

Number = $((0x100 \mid Mantissa) << exp) >> 7;$

else

Number = mantissa;

DWord	Bit		Description						
0	31:24	Tearing_Count 1 (FMD Variance[8])							
		Format:		U8					
		Number of pixels that h	ave (diff_cTcB > diff_cTc	T + diff_cBcB)					
		Value	Name	Description					
		0		DI is Disabled					
	23:16	Tearing_Count 2							
		Format:		U8					
		If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)							
		If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)							
		Value	Name	Description					
		0		DI is Disabled					
	15:8	Motion_Count (FMD V	/ariance[7])						
		Format: U8							
		Number of pixels that a	re moving (different abo	ve a threshold)					
		Value	Name	Description					
		0 DI is Disabled							
	7:0	Reserved	-						
		Format:		MBZ					



31:28	sSTAD									
	Format:	U4								
	Shift for the Sun	Shift for the Sum in time of absolute differences for 16x4.								
	Value	Name		Description		Projec				
	0		DN is Dis	abled		HSW				
27:24	sSHCM									
	Format:				U4					
	Shift for the Sun	n horizontaly of a	bsolute diffe	rences.						
	Value	N	ame		Descripti	ion				
	0			DN is Disabled						
23:20	sSVCM									
	Format:				U4					
	Shift for the Sun	n vertically of abs	olute differe	nces.						
19:16	sDiff_cTpT									
	Format: U4									
	Shift for the sum	ious frame								
	Value		Description							
	0			DI is Disabled						
15:12	sDiff_cBpB									
	Format:				U4					
	Shift for the sum of differences in bottom field of current and previous frame.									
	Value	ı	Name		Descript	tion				
	0			DI is Disabled						
11:8	sDiff_cTcB									
	Format:	U4								
	Shift for the sum of differences between top and bottom field in current frame.									
	Value		Name		Descript	tion				
	0			DI is Disabled						
7:4	sDiff_cTpB									
	Format: U4									
	Shift for the sum	of differences b	etween curre	nt top and previo	us bottom					
	Value		Name		Descript	tion				
3:0	0			DI is Disabled						
	sDiff_cBpT									
3:0	sDiff_cBpT				•					



			Enc	oder St	atistic	s Format				
		Value		Na	me		Descript	tion		
		0				DI is Disabled				
2	31:24	mDiff_cBpB (FMD Variance[1])								
		Format:					U8			
		Mantissa of sum o	of diff	erences in bo	ottom field	of current and pr	evious fra	me.		
		Value		Na	me		Descript	tion		
		0				DI is Disabled				
	23:16	mDiff_cTcB (FMD) Vari	iance[2])						
		Format:					U8			
		Mantissa of sum of	of diff	erences betv	veen top a	nd bottom field in	current fr	ame.		
		Value		Na	me		Descript	tion		
		0				DI is Disabled				
	15:8	mDiff_cTpB (FMI	mDiff_cTpB (FMD Variance[3])							
		Format:								
		Mantissa of sum o	of diff	ıs bottom.						
		Value		Na	me	Description				
		0			DI is Disabled					
	7:0	mDiff_cBpT (FMD Variance[4])								
		Format:		U8						
		Mantissa of sum of differences between current bottom and pr					•			
		Value		Na			Descript	tion		
		0				DI is Disabled				
3	31:24	mSTAD					_			
		Format:					U8			
		Mantissa of Sum i	n tim		difference			T -		
		Value		Name		Description		Project		
		0			DN is Dis	abled		HSW		
	23:16	mSHCM								
		Format:					U8			
		Mantissa of Sum h	norizo	Ť		rences.				
		Value		Nan	ne	Description				
		0				DN is Disabled				
	15:8	mSVCM								
		Format:					U8			
		Mantissa of Sum v	/ertica	Ž		ices.				
		Value		Nan	ne e		Descripti	on		



Encoder Statistics Format							
		0 DN is Disabled					
	7:0 mDiff_cTpT (FMD Variance[0])						
		Format:		U8			
		Mantissa of sum of diff	erences in top fields of	current and previous frame.			
		Value	Name	Description			
		0		DI is Disabled			



EU_INSTRUCTION_BASIC_ONE_SRC

		EU_INST	RU	CTION_BASIC_ONE_SRC		
Project:	HSV	HSW				
Source:	EuIs	a				
Size (in bits):	128					
Default Value:	: 0x00	0000000, 0x000	00000	, 0x0000000, 0x00000000		
DWord	Bit			Description		
03	127:64	RegSource				
		Exists If:	([Op	perand Controls][Src0.RegFile]!='IMM')		
		Format:	EU_l	INSTRUCTION_SOURCES_REG		
	127:64	ImmSource				
		Exists If:	([Op	erand Controls][Src0.RegFile]=='IMM')		
		Format:	EU_I	NSTRUCTION_SOURCES_IMM32		
	63:32	Operand Controls				
		Format: EU_INSTRUCTION_OPERAND_CONTROLS				
	31:0	Header				
		Format:		EU_INSTRUCTION_HEADER		



${\bf EU_INSTRUCTION_BASIC_THREE_SRC}$

		EU_	INSTRU	CTION	BASIC_TH	REE_SRC	
Project:		HSW					
Source:		EuIsa					
Size (in b	oits):	128					
Default \	/alue:	0x000000	000, 0x0000000	00, 0x00000	0000, 0x00000000		
DWord	Bit				Description		
03	127:126	Reserved					
		Format:				MBZ	
	125:106	Source 2					
		Format:	EU_INSTRUC	CTION_OPE	RAND_SRC_REG_T	THREE_SRC	
	105	Reserved					
		Format:				MBZ	
	104:85	Source 1					
		Format:	EU_INSTRUC	TION_OPE	RAND_SRC_REG_T	THREE_SRC	
	84	Reserved					
		Format:				MBZ	
	83:64	Source 0					
		Format:	EU_INSTRUC	TION_OPE	RAND_SRC_REG_T	THREE_SRC	
	63:56	Destination	Register Nun	nber			
		Format:	_		DstRegNum		
	55:53	Destination	Subregister N	lumber			
		Format:		DstSubRe	gNum[2:0]		
	52:49	Destination	Channel Enab	ole			
		Format:			ChanEn[4]		
		Four channel enables are defined for controlling which channels are written into the					
		destination region. These channel mask bits are applied in a modulo-four manner to all					
		ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the					
		bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are <i>x</i> , <i>y</i> , <i>z</i> , and <i>w</i> , respectively,					
				_		orresponds to channel 3 in the group	
	48	Reserved					
		Project:				HSW	
		Format:				MBZ	
		<u> </u>				ı	



	EU_IN	ISTF	RUCTION_BASIC	C_TH	REE_SRC		
47	NibCtrl						
	Project:			HSW			
	Format:			NibCt	rl		
46	Reserved						
	Project:				HSW		
	Format:				MBZ		
45:44	Destination Da	ta Тур	e				
	Project:				HSW		
	This field contai	ns the	data type for the destinat	ion			
	Value				Name		
	00b		Single Precision Float				
	01b		DWord				
	10b		Unsigned DWord				
	11b		Double Precision Float				
43:42	Source Data Ty	/ ре					
	Project:				HSW		
	This field contains the data type for all three sources						
	Value				Name		
	00b		Single Precision Float				
	01b		DWord				
	10b		Unsigned DWord				
	11b		Double Precision Float				
41:40	Source 2 Modi	fier					
	Exists If:	([Pro	operty[Source Modification]=='true')				
	Format:	SrcN	/lod				
39:38	Source 1 Modi	fier					
	Exists If:	([Pro	perty[Source Modification	n]=='tru	ne,)		
	Format:	SrcN	lod				
41:36	Reserved						
	Exists If:	([Pro	perty[Source Modification	n]=='fal	se')		
	Format:	MBZ					
37:36	Source 0 Modi	Source 0 Modifier					
	Exists If:	([Pro	operty[Source Modification]=='true')				
	Format:	SrcN	lod				
35	Reserved						
	Format:				MBZ		



	EU_INSTI	RUCTION_BASIC_TH	REE_SRC			
34	Flag Register Number					
	Project:		HSW			
	This field contains the flag register number for instructions with a non-zero Conditional Modifier.					
33	Flag Subregister Number This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.					
32	Reserved					
	Project:		HSW			
	Format:		MBZ			
31:0	31:0 Header					
	Format:	EU_INSTRUCTION_HEADER				



EU_INSTRUCTION_BASIC_TWO_SRC

		EU_INSTR	RUC	CTION_BASIC_TWO_SRC			
Project:	HSW	1					
Source:	EuIsa	э					
Size (in bits):	128						
Default Value:	0x00	000000, 0x0000	0000	, 0x00000000, 0x00000000			
DWord	Bit			Description			
03	127:64	RegSource					
		Exists If:	([R	egSource][Src1.RegFile]!='IMM')			
		Format:	EU	_INSTRUCTION_SOURCES_REG_REG			
	127:64	ImmSource					
		Exists If:	([In	nmSource][Src1.RegFile]=='IMM')			
		Format:	EU.	_INSTRUCTION_SOURCES_REG_IMM			
	63:32	Operand Controls					
		Format: EU_INSTRUCTION_OPERAND_CONTROLS					
	31:0	Header					
		Format:		EU_INSTRUCTION_HEADER			



${\bf EU_INSTRUCTION_BRANCH_CONDITIONAL}$

		EU_INST	RUCTION_BRANCH_CONDITIONAL						
Project:		HSW							
Source:		EuIsa							
Size (in b	oits):	128							
Default \	/alue:	0x00000000	, 0x0000000, 0x00000000, 0x00000000						
DWord	Bit		Description						
03	127:64	Sources							
		Exists If:	([Src1.RegFile]!='IMM')						
		Format:	EU_INSTRUCTION_SOURCES_REG_REG						
	127:64	Sources							
		Exists If:	([Src1.RegFile]=='IMM')						
		Format: EU_INSTRUCTION_SOURCES_REG_IMM							
	63:48	JIP							
		Format:							
		Jump Target Offs instruction.	et. The jump distance in number of eight-byte units if a jump is taken for the						
	47	Reserved							
	17	Format:	MBZ						
	46:44	Src1.SrcType							
		Format:	DataType						
		operand are inte	s the numeric data type of the source operand src1. The bits of a source rpreted as the identified numeric data type, rather than coerced into a type perator. Depending on RegFile field of the source operand, there are two						
		different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.							
			Programming Notes						
		•	rands, src0 and src1, support immediate types, but only one immediate is ven instruction and it must be the last operand.						
		Halfbyte integer vector (v) type can only be used in instructions in packed-word execution mode. Therefore, in a two-source instruction where src1 is of type :v, src0 must be of type :b, :ub, :w, or :uw.							
	43:42	Src1.RegFile							
		Format:	RegFile						



	EU	_INSTR	UCTION_BRA	NC	H_CONDITIONAL		
41:39	Src0.Sr	Src0.SrcType					
	Format	t:		Data	Туре		
38:3	Src0.Re	gFile					
	Format	t:			RegFile		
36:34	Destina	tion Data	Гуре				
	Format	t:		Data	Туре		
	into a ty	•	by the operator. For a		tified numeric data type, rather than coerced instruction, this field applies to the CurrDst ? the		
33:32	Destina	tion Regis	ter File				
	Format	t:			RegFile		
	Value	Name			Description		
	11b	Reserved Note that it is obvious that immediate cannot be a destination operation					
31:0	Header	•					
	Format	t:	EU_INSTRUCTION_	HEAI	DER		



EU_INSTRUCTION_BRANCH_ONE_SRC

		EU	_INSTRUCTION_BRANCH_	ONE_SRC				
Project:		HSW						
Source:		EuIsa						
Size (in b	pits): 128							
Default \	/alue:	0x0000	0000, 0x00000000, 0x00000000, 0x00000000)				
DWord	Bit		Description					
03	127:112	Reserved						
		Project:		HSW				
		Format:		MBZ				
	111:96	JIP						
		Project:		HSW				
		Format:		S15				
		Jump Targe	et Offset. The relative offset in 64-bit units if	a jump is taken for the instruction.				
	95:91	Reserved						
		Project:		HSW				
		Format:		MBZ				
	90	Flag Regis	ter Number					
		Project:		HSW				
		Added a second flag register						
	89	Flag Subregister Number						
		Project:		HSW				
		This field s	pecifies the sub-register number for a flag re	egister operand. There are two sub-				
		registers in the flag register. Each sub-register contains 16 flag bits.						
		The selected flag sub-register is the source for predication if predication is enabled for the						
		instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and						
	conditional destination, if both predication and conditional modifier are enabled.							
	88:64	Source 0						
	00.01	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A	[AccessMode]=='Alian16')				
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_AL	•				
	88:64	Source 0						
	00.01	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')				
			<u> </u>	.9/				



	EU_INSTRUCTION_BRANCH_ONE_SRC						
Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1							
	63:32	Operand Contr	ol				
	EU_INSTRUCTION_OPERAND_CONTROLS						
	31:0 Header						
		Format:	EU_INSTRUCTION_HEADER				



EU_INSTRUCTION_BRANCH_TWO_SRC

		EU_INST	RUCTION_BRANCH_	TWO_SRC		
Project:		HSW				
Source:		EuIsa				
Size (in b	its):	128				
Default V	alue:	0x00000000, 0x	00000000, 0x00000000, 0x00000000)		
DWord	Bit		Description			
03	127:112	UIP				
		Project:		HSW		
		Format:		S15		
		The jump distance in number of eight-byte units if a jump is taken for the channel.				
	111:96	JIP				
		Project:		HSW		
		Format: S15				
		The jump distance	e in number of eight-byte units if a	jump is taken for the instruction.		
	95:64	Reserved				
		Project:		HSW		
		Format:		MBZ		
	63:32	Operand Control				
		Format: EU_INSTRUCTION_OPERAND_CONTE		ROLS		
	31:0	Header				
		Format:	EU_INSTRUCTION_HEADER			



EU_INSTRUCTION_COMPACT_TWO_SRC

		EU_INS	STRUCTION_	COMPACT_TWO_SRC		
Project:		HSW				
Source:		EuIsa				
Size (in b	oits):	64				
Default \	/alue:	0x00000000), 0x00000000			
	_	able describes the ce operands canno		on format for DevHSW. For these processors, instructions		
DWord	Bit			Description		
01	63:56	Src1.RegNum				
		Exists If:	([DataTypeIndex][Sr	c1.RegFile]!='IMM')		
		Format:	SrcRegNum			
		Maps to 108:101 (Src1.RegNum)			
-	63:56	Src1.RegNum				
		Exists If:	([DataTypeIndex][Sr	c1.RegFile]=='IMM')		
		Maps to 103:96 (Imm32[7:0])				
-	55:48	Src0.RegNum				
		Format:		SrcRegNum		
		Maps to 76:69 (Sr	c0.RegNum)			
=	47:40	Dst.RegNum				
		Format:		DstRegNum		
		Maps to 60:53 (Ds	t.RegNum)			
-	39:35	Src1Index				
		Exists If:	([DataTypeIndex][Sr	c1.RegFile]!='IMM')		
		Format:	SrcIndex			
		Lookup one of 32 12-bit values. If not an immediate operand, maps to bits 120:109, covering the Src1.AddrMode, Src1.ChanSel[7:4], Src1.HorzStride, Src1.SrcMod, Src1.VertStride, and Src1.Width bit fields. Maps to 120:109				
-	39:35	Src1Index				
	22.00	Exists If:	([DataTypeIndex][Sro	c1.RegFile]=='IMM')		
			J. 31			



EU INSTRUCTION COMPACT TWO SRC If an immediate operand, does not do any lookup. The 5-bit value directly maps to bits 108:104 (Imm32[12:8]) and the upper bit (bit 39 in the compact format, bit 108 in the native format) is replicated to provide bits 127:109 (Imm32[31:13]) in the native format. Maps to 108:104 34:30 Src0Index **SrcIndex** Format: Maps to 88:77 29 **Compaction Control** CmptCtrl Format: 28 Reserved **HSW** Project: Format: MBZ 27:24 Reserved Exists If: (Property[Conditional Modifier]=='false') Format: MBZ 27:24 **Conditional Modifier** Exists If: (Property[Conditional Modifier] = = 'true') CondModifier Format: 23 **Accumulator Write Control** Format: AccWrCtrl 22:18 SubRegIndex **HSW** Project: Lookup one of 32 15-bit values. That value is used (from MSB to LSB) for various fields for Src1, Src0, and Dst, including ChanEn/ChanSel, SubRegNum, and AddrImm[4] or AddrImm[4:0], depending on AddrMode and AccessMode. Maps to 100:96, 68:64, 52:48 **Value Name Description** 0 000000000000000 0 | 0 | 0 | 000000000000001 0.x | 0.xx | 0.xx 2 00000000001000 8 | 0 | 0 | 3 000000000001111 0.xyzw | 0.xx | 0.xx 4 00000000010000 16 | 0 | 0 | 5 00000010000000 0 | 4 | 0 | 6 0 | 8 | 0 | 000000100000000



EU INSTRUCT	TION COMPAC	T TWO SRC

7	000000110000000	0 12 0
8	000001000000000	0 16 0
9	000001000010000	16 16 0
10	000001010000000	0 20 0
11	00100000000000	0 0 4
12	001000000000001	0.x 0.xx 0.xy
13	001000010000001	0.x 0.xy 0.xy
14	001000010000010	0.y 0.xy 0.xy
15	001000010000011	0.xy 0.xy 0.xy
16	001000010000100	0.z 0.xy 0.xy
17	001000010000111	0.xyz 0.xy 0.xy
18	001000010001000	0.w 0.xy 0.xy
19	001000010001110	0.yzw 0.xy 0.xy
20	001000010001111	0.xyzw 0.xy 0.xy
21	001000110000000	0 12 4
22	001000111101000	0.w 0.ww 0.xy
23	01000000000000	0 0 8
24	010000110000000	0 12 8
25	01100000000000	0 0 12
26	011110010000111	0.xyz 0.xy 0.ww
27	10000000000000	0 0 16
28	10100000000000	0 0 20
29	11000000000000	0 0 24
30	11100000000000	0 0 28
31	111000000011100	28 0 28

17:13 **DataTypeIndex**

Project: HSW

Lookup one of 32 18-bit values. That value is used (from MSB to LSB) for the Dst.AddrMode, Dst.HorzStride, Dst.DstType, Dst.RegFile, Src0.SrcType, Src0.RegFile, Src1.SrcType, and Src1.RegType bit fields.

Maps to 63:61, 46:32

Value	Name	Description
0	001000000000000001	r:ud a:ud a:ud <1> dir
1	00100000000100000	a:ud r:ud a:ud <1> dir



	E	U_INSTRUCTION_C	COMPACT_TWO_SRC
	2	00100000000100001	r:ud r:ud a:ud <1> dir
	3	00100000001100001	r:ud i:ud a:ud <1> dir
	4	001000000010111101	r:f r:d a:ud <1> dir
	5	001000001011111101	r:f i:vf a:ud <1> dir
	6	001000001110100001	r:ud r:f a:ud <1> dir
	7	001000001110100101	r:d r:f a:ud <1> dir
	8	001000001110111101	r:f r:f a:ud <1> dir
	9	001000010000100001	r:ud r:ud r:ud <1> dir
	10	001000110000100000	a:ud r:ud i:ud <1> dir
	11	001000110000100001	r:ud r:ud i:ud <1> dir
	12	001001010010100101	r:d r:d r:d <1> dir
	13	001001110010100100	a:d r:d i:d <1> dir
	14	001001110010100101	r:d r:d i:d <1> dir
	15	001111001110111101	r:f r:f a:f <1> dir
	16	001111011110011101	r:f a:f r:f <1> dir
	17	001111011110111100	a:f r:f r:f <1> dir
	18	001111011110111101	r:f r:f r:f <1> dir
	19	00111111111111100	a:f r:f i:f <1> dir
	20	00000001000001100	a:w a:ub a:ud <0> dir
	21	001000000000111101	r:f r:ud a:ud <1> dir
	22	001000000010100101	r:d r:d a:ud <1> dir
	23	001000010000100000	a:ud r:ud r:ud <1> dir
	24	001001010010100100	a:d r:d r:d <1> dir
	25	001001110010000100	a:d a:d i:d <1> dir
	26	001010010100001001	r:uw a:uw r:uw <1> dir
	27	001101111110111101	r:f r:f i:vf <1> dir
	28	001111111111111111111111111111111111111	r:f r:f i:f <1> dir
	29	001011110110101100	a:w r:w i:w <1> dir
	30	001010010100101000	a:uw r:uw r:uw <1> dir
	31	001010110100101000	a:uw r:uw i:uw <1> dir
12:8	ControlIr	ndex	
	Project:		HSW
	FlagSubF		lue is used (from MSB to LSB) for the FlagRegNum, edInv, PredCtrl, ThreadCtrl, QtrCtrl, DepCtrl, MaskCtrl,



EU_INSTRUCTION_COMPACT_TWO_SRC

Maps to 90:89, 31, 23:8

Value	Name	Description
0	000000000000000000000000000000000000000	Align1 We (1) f0.0
1	00001000000000000000	Align1 (4) f0.0
2	000010000000000000001	Align16 (4) f0.0
3	000010000000000000000000000000000000000	Align1 We (4) f0.0
4	00001000000000000011	Align16 We (4) f0.0
5	00001000000000000100	Align1 NoDDClr (4) f0.0
6	00001000000000000101	Align16 NoDDClr (4) f0.0
7	00001000000000000111	Align16 We NoDDClr (4) f0.0
8	0000100000000001000	Align1 NoDDChk (4) f0.0
9	0000100000000001001	Align16 NoDDChk (4) f0.0
10	0000100000000001101	Align16 NoDDClr, NoDDChk (4) f0.0
11	0000110000000000000	Align1 Q1 (8) f0.0
12	00001100000000000001	Align16 Q1 (8) f0.0
13	00001100000000000010	Align1 We Q1 (8) f0.0
14	0000110000000000011	Align16 We Q1 (8) f0.0
15	0000110000000000100	Align1 NoDDClr Q1 (8) f0.0
16	0000110000000000101	Align16 NoDDClr Q1 (8) f0.0
17	0000110000000000111	Align16 We NoDDClr Q1 (8) f0.0
18	0000110000000001001	Align16 NoDDChk Q1 (8) f0.0
19	0000110000000001101	Align16 NoDDClr, NoDDChk Q1 (8) f0.0
20	0000110000000010000	Align1 Q2 (8) f0.0
21	0000110000100000000	Align1 Q1 +f.xyzw (8) f0.0
22	00010000000000000000	Align1 H1 (16) f0.0
23	00010000000000000010	Align1 We H1 (16) f0.0
24	0001000000000000100	Align1 NoDDClr H1 (16) f0.0
25	0001000000100000000	Align1 H1 +f.xyzw (16) f0.0
26	0010110000000000000	Align1 Q1 (8) .sat f0.0
27	0010110000000010000	Align1 Q2 (8) .sat f0.0
28	0011000000000000000	Align1 H1 (16) .sat f0.0
29	0011000000100000000	Align1 H1 +f.xyzw (16) .sat f0.0
30	0101000000000000000	Align1 H1 (16) f0.1
31	0101000000100000000	Align1 H1 +f.xyzw (16) f0.1
DebugC	trl	

7



EU_INSTRUCTION_COMPACT_TWO_SRC								
		Format:	DebugCtrl					
	6:0	Opcode						



EU_INSTRUCTION_CONTROLS

EU_INSTRUCTION_CONTROLS

Project: HSW
Source: EuIsa
Size (in bits): 24

Default Value: 0x00000000

Most fields in Instruction Operation Doubleword (DW0) apply to all instructions. Bit field [27:24] is one exception. It is CondModifier for most instructions but is SFID[3:0] field for the send instruction.

The descriptions in the table below are shared between the 1-src/2-src instructions and 3-src instructions.

DWord	Bit		Description				
0	23:20	Controls B					
		Format:	EU_INSTRUCTION_CONTROLS_B				
	19:16	CondModifier					
		Exists If:	(Property[Conditional Modifier]=='true')				
		Format:	CondModifier				
		execution pipe su registers are upda	e flag register based on the internal conditional signals output from the such as sign, zero, overflow and NaNs, etc. If this field is set to 0000, no flag ated. Flag registers are not updated for instructions with embedded compares. so be referred to as the flag destination control field.				
		Does not exist for	r send/sendc/math/branch/break-continue opcodes				
	19:16	Reserved					
	Exists If: (Property[Conditional Modifier] = = 'false')						
		Format: MBZ					
	15:0	Controls A					
		Format:	EU_INSTRUCTION_CONTROLS_A				



${\bf EU_INSTRUCTION_CONTROLS_A}$

		E	U_II	NSTRUCTION_	CONTROLS_A		
Project:		HSW					
Source:	urce: EuIsa						
Size (in b	oits):	16					
Default \	Value:	0x00000	000				
DWord	Bit			Des	scription		
0	15:13	ExecSize					
		Format:			ExecSize		
					operating in parallel for this instruction. The size nels allowed for the given data type.		
	12	PredInv					
		Exists If:		(Property[Predication]=	='true')		
		_			controls the generation of the predication mask		
					ion uses the inverse of the predication bits ontrol. In other words, effect of PredInv happens		
		after PredCtrl.	ording	to setting of Predicate Co	ontrol. In other words, effect of Prediriv happens		
			nored b	y hardware if Predicate (Control is set to 0000 - there is no predication.		
		Value			Name		
		0	Positiv	e polarity of predication	[Default]		
		1	Negat	ive polarity of predication	n		
	12	Reserved					
		Exists If:		(Property[Predication]=	='false')		
	11:8	3 PredCtrl					
		Exists If:		(Property[Predication]=	='true')		
		Format:		PredCtrl			
		_			controls the generation of the predication mask for		
				•	nal execution of the instruction based on the		
				2 2	depends on the access mode. dings (including no predication). All encodings are		
		_			channel sequential, replication swizzles and		
		horizontal any all operations. The same configuration is repeated for each group-of-4 execu					
channels.							
	11:8	Reserved					
	11.0	Exists If:		(Property[Predication]=	='false')		
				(sperty[r redication]=			



			EU_INSTI	RUC	TION_CO	ONTROLS_A		
		Format:	PredC	trl				
7	7:6	Thread Co	ontrol					
		Format: ThreadCtrl						
5	5:4	QtrCtrl						
		Format:				QtrCtrl		
3:			provides explicit c			ion. etermines which channels are used for the AR	F	
	3:2	DepCtrl						
		Format:			D	DepCtrl		
		Destination Dependency Control. This field selectively disables destination dependency check and clear for this instruction.						
	1	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the the per channel write enables are used to generate the final write enable. This field should be normally "0".						
		Value	Name		Description			
		0	Normal [Default]					
		1	Write all channels		Except channe	els killed with predication control		
					Programmi	ning Notes		
		MaskCtrl = NoMask skips the check for PcIP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.					ed	
		Access Mode Access Mode This field determines the operand access for the instruction. It applies to all source and destination operands. When it is cleared (Align1), the instruction uses byte-aligned addressing for source and destination operands. Source swizzle control and destination mask control are not supported. When it is set (Align16), the instruction uses 16-byte-aligned addressing for all source and destination operands. Source swizzle control and destination mask control are supported in the mode.						
			Value			Name		
		0		Align	1 [Default]			
		1		Align				



${\bf EU_INSTRUCTION_CONTROLS_B}$

EU_INSTRUCTION_CONTROLS_B									
Project:									
Source:		Eu	Isa						
Size (in b	oits):	4							
Default Value: 0x0000000									
DWord	Bit	Description							
0	3	Saturate							
		Exists If:		(Property[Saturation]=='true')					
		This field co	ontrols the	destination saturation.					
		When it is set, output data to the destination register are saturated. The saturation operation depends on the destination data type. Saturation is the operation that converts any data that is outside the saturation target range for the data type to the closest representable value with the target range. If destination type is float, saturation target range is [0, 1]. For example, any positive number greater than 1 (including +INF) is saturated to 1 and any negative number (including -INF) is saturated to 0. A NaN is saturated to 0, For integer data types, the maximum range for the given numerical data type is the saturation target range. When it is not set, output data to the destination register are not saturated. For example, a wrapped result (modular) is output to the destination for an overflowed integer data. More details can be found in the Data Types chapter. Value Name Description No destination modification [Default] Saturate the output							
	3	Reserved							
		Exists If:		(Property[Saturation] = = 'false')					
		Format:		MBZ					
	2	DebugCtrl This field allows the insertion of a breakpoint at the current instruction. When the bit is set, hardware automatically stores the current IP in CR register and jumps to the System IP (SIP) BEFORE executing the current instruction.							
		Value		Name					
	0			No Breakpoint [Default]					
		1		Breakpoint					
	1	bit is set, th	whether the ne 64-bit co	e instruction is compacted to the 64-bit compact compact instruction format is used. The EU decor to the hardware, but documented for use by so	des the compact format using				



EU_INSTRUCTION_CONTROLS_B								
	instruction variations can be compacted, the variations supported by those lookup takes compact format. See EU Compact Instruction Format for more information.							
	Value	Name	Description					
	0	NoCompaction	No compaction. 128-bit native instruction supporting all instruction options.					
	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.					
0								
	AccWrCtrl. This field allows per instruction accumulator write control.							
	Value		Name	Description				
	0	Don't write to ACC [Default]						
	1	Update ACC		Write result to the ACC, and destination				



${\bf EU_INSTRUCTION_FLAGS}$

	EU_INSTRUCTION_FLAGS										
Project:		HSW									
Source: EuIsa											
Size (in b	oits):	7									
Default \	√alu	e: 0x00000000									
DWord	Bit		Description								
0	6:2	Reserved									
		Project:	HSW								
		Format:	MBZ								
	1	Flag Register Number									
		Project:	HSW								
		Added a second flag register									
	O Flag Subregister Number This field specifies the sub-register number for a flag register operand. There are two sub- in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enab the instruction. The same flag sub-register can be both the predication source and condition destination, if both predication and conditional modifier are enabled.										



EU_INSTRUCTION_HEADER

		EU_INS	TRUCTION	N_HEADER			
Project:	HSW						
Source:	EuIsa						
Size (in bits):	32						
Default Value:	0x0000	00000					
DWord	Bit			Description			
0	31:8	Control					
		Format:	EU_INSTRUCT	TION_CONTROLS			
	7	Reserved	Reserved				
		Format:			MBZ		
	6:0	Opcode					
		Format:		EU_OPCODE			



EU_INSTRUCTION_ILLEGAL

	EU_INSTRUCTION_ILLEGAL								
Project:	HSW								
Source:	EuIsa								
Size (in bits):	128								
Default Value:	0x00000000, 0x00000	0000, 0x00000000, 0x0000000	00						
DWord	Bit	Description							
03	127:7	Reserved							
		Format:		MBZ					
	6:0	Opcode							
		Format:	EU_OPCODE						



EU_INSTRUCTION_IMM64_SRC

		EU_INST	RUCTION_IMM64_SRC				
Project:	HSW	1					
Source:	EuIsa	ì					
Size (in bits):	128						
Default Value:	0x00	00000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description				
03	127:64	Source					
	63:32	Operand Contro	ls				
		Format:	U_INSTRUCTION_OPERAND_CONTROLS				
	31:0	Header	leader				
		Format:	EU_INSTRUCTION_HEADER				



EU_INSTRUCTION_MATH

		EU_I	INS ⁻	TRUCTIO	DN_MATH			
Project:	HSW	1						
Source:	EuIsa	a						
Size (in bits):	128							
Default Value:	0x00	000000, 0x0000	00000,	0x0000000,	0x00000000			
DWord	Bit				Description			
03	127:64	RegSource						
		Format:	EU_I	INSTRUCTIO	N_SOURCES_REG_	REG		
	63:32	Operand Con	trol					
		Format:	EU_II	EU_INSTRUCTION_OPERAND_CONTROLS				
	31:28	Controls B						
		Format:	EU	U_INSTRUCTI	ON_CONTROLS_F	3		
	27:24	Function Con	trol (F	-C)				
		Format:					FC	
	23:8	Controls A						<u> </u>
		Format:	EU	U_INSTRUCTI	ON_CONTROLS_A	A		
	7	Reserved	served					<u> </u>
		Format:				MBZ		
	6:0	Opcode						
		Format:			EU_OPCODE			



EU_INSTRUCTION_NOP

		E	U_INSTRU	JCTION_NO	P			
Project: HSW								
Source:		EuIsa						
Size (in b	oits):	128						
Default \	/alue:	0x00000000, 0x0	00000000, 0x0000	00000, 0x00000000				
DWord	Bit			Description				
03	127:31	Reserved						
		Format:			MBZ			
	30	DebugCtrl						
				•	nt instruction. When the bit is set,			
			•	•	r and jumps to the System IP (SIP)			
		BEFORE executing the Value	e current instruct		Name			
		0	No Breakpoint	Detauitj				
		1	Breakpoint					
	29:7	Reserved	Reserved					
		Format:			MBZ			
	6:0	Opcode						
		Format:		EU_OPCODE				



${\bf EU_INSTRUCTION_OPERAND_CONTROLS}$

		EU __	_INSTRUCTION_OP	ER/	AND_CONTROLS				
Project:		HSW	1						
Source:		EuIsa	3						
Size (in b	oits):	32							
Default \	/alue:	0x00	000000						
DWord	Bit			Desci	ription				
0	31:16	Destinatio	n Register Region						
		Exists If:	(Structure[EU_INSTRUCTION_C	ONTF	ROLS_A][AccessMode]=='Align16')				
		Format:	EU_INSTRUCTION_OPERAND_	DST_A	ALIGN16				
	31:16	Destinatio	n Register Region						
		Exists If:	(Structure[EU_INSTRUCTION_C	ONTE	ROLS_A][AccessMode]=='Align1')				
		Format:	EU_INSTRUCTION_OPERAND_	DST_A	ALIGN1				
	15	NibCtrl							
		Project:			HSW				
	14:12	Src1.SrcTy	ре						
		Format:		Data	туре				
		This field specifies the numeric data type of the source operand src1. The bits of a source operand are interpreted as the identified numeric data type, rather than coerced into a type implied by the operator. Depending on RegFile field of the source operand, there are two different encoding for this field. If a source is a register operand, this field follows the Source Register Type Encoding. If a source is an immediate operand, this field follows the Source Immediate Type Encoding.							
			Prog	ıramı	ning Notes				
		Both source operands, src0 and src1, support immediate types, but only one immediate is allowed for a given instruction and it must be the last operand.							
		Halfbyte integer vector (v) type can only be used in instructions in packed-word execution mode. Therefore, in a two-source instruction where src1 is of type :v, src0 must be of type :b, :ub, :w, or :uw.							
	11:10	Src1.RegFi	ile						
Format: RegFile									
	9:7	Src0.SrcTy	ре	_					
Format: DataType									
	6:5	Src0.RegFi	ile						
		Format:			RegFile				
	4:2	Destinatio	n Data Type						



		E	U_INS1	TRUCTION_OP	PERAND_CONTROLS			
		Format	:		DataType			
	of the destination operand dst. The bits of the e identified numeric data type, rather than coerced into d instruction, this field applies to the CurrDst? the							
	1:0	Destina	tion Regis	ter File				
		Format	:		RegFile			
		Value Name Description						
		11b	Reserved	Note that it is obvious	s that immediate cannot be a destination operand.			



EU_INSTRUCTION_OPERAND_DST_ALIGN1

		EU_IN	STRUCTION_OF	PERAND_DST_ALIGN1					
Project:		HSW							
Source:	Source: EuIsa								
Size (in bits): 16									
Default \	Value:	0x00000	000						
DWord	Bit			Description					
0	15	Destination A	ddressing Mode						
		Format:		AddrMode					
		mode for Curr	For a send instruction, this field applies to PostDst - the post destination operand. Addressing mode for CurrDst (current destination operand) is fixed as Direct. (See Instruction Reference chapter for CurrDst and PostDst.)						
	14:13	Destination H	orizontal Stride						
		Format:		HorzStride					
		For a send inst	ruction, this field applies t	o CurrDst. PostDst only uses the register number.					
	12:10	Destination Address Subregister Number							
		Project:	HSW						
		Exists If:	f: ([Destination Addressing Mode]=='Indirect')						
		Format: AddrSubRegNum							
		For a send instruction, this field applies to PostDst							
	12:5	Destination Register Number							
		Exists If:	([Destination Addressin	ng Mode]=='Direct')					
		Format:	DstRegNum						
		For a send inst	ruction, this field applies t	o PostDst.					
	9:0	Destination A	Destination Address Immediate						
		Project:	HSW						
		Exists If:	([Destination Addressin	g Mode]=='Indirect')					
		Format:	S9						
		For a send inst	For a send instruction, this field applies to PostDst.						
	4:0	Destination S	ubregister Number						
		Exists If:	([Destination Addressin	ng Mode]=='Direct')					
		Format:	DstSubRegNum						



EU_INSTRUCTION_OPERAND_DST_ALIGN1

For a send instruction, this field applies to CurrDst.



EU_INSTRUCTION_OPERAND_DST_ALIGN16

		EU_INS	TRU	JCTION_OPERAND_DST_ALIGN16					
Project:		HSW							
Source:	ource: EuIsa								
Size (in bits): 16									
Default \	/alue:	0x000000	000						
DWord	Bit			Description					
0	15	Destination A	dressi	ing Mode					
		Format:		AddrMode					
			st (cur	this field applies to PostDst - the post destination operand. Addressing rent destination operand) is fixed as Direct. (See Instruction Reference ad PostDst.)					
	14:13	Reserved							
		Value		Name					
		01b		See Programming Note					
		Programming Notes							
		Although Dst.HorzStride is a don?t care for Align16, HW needs this to be programmed as ?01?.							
	12:10	Destination Address Subregister Number							
		Project:	HSW						
		Exists If:	-	stination Addressing Mode]=='Indirect')					
		Format:	AddrSubRegNum						
		For a send instruction, this field applies to PostDst							
	12:5	Destination Re	gister	Number					
		Exists If:	([De	stination Addressing Mode]=='Direct')					
		Format:	DstF	RegNum					
		For a send instruction, this field applies to PostDst.							
	9:4	Destination A	ddress	Immediate[9:4]					
		Project:	HSW						
		Exists If:	([Des	stination Addressing Mode]=='Indirect')					
		Format:	S9[9:	4]					
		For a send insti	uction,	this field applies to PostDst					



EU_INSTRUCTION_OPERAND_DST_ALIGN16							
4	Destination	Subregister Number					
	Exists If:	([Destination Addressin	ng Mode]=='Direct')				
	Format:	DstSubRegNum[4:4]					
	For a send instruction, this field applies to CurrDst.						
3:0	Destination Channel Enable						
	Format:		ChanEn[4]				
	For a send instruction, this field applies to the CurrDst						



EU_INSTRUCTION_OPERAND_SEND_MSG

		EU_	INSTF	RUCTION_OPERANI	D_S	SEND_MSG				
Project:		HSW								
Source:		EuIsa								
Size (in b	oits):	32								
Default \	/alue:	0x000	000000							
DWord	Bit			Description	on					
0	31	EOT								
				Description			Project			
		other instr	For a send or sendc instruction, this bit controls thread termination. It is not used for other instructions. For a send or sendcinstruction, if this field is set, the EU terminates the thread and also sets the EOT bit in the message sideband.							
		Val	ue	Name						
		0		hread is not terminated						
		1		EOT						
	30:29	Reserved								
		Format:				MBZ				
	28:0	Message D	escriptor							
		Exists If:	(Structu	re[EU_INSTRUCTION_SEND][Src	·c1.RegFile]=='IMM')					
		Format:	Format: MsgDescpt31							
	28:0	Reg32								
		Exists If:	(Structu	re[EU_INSTRUCTION_SEND][Src	1.Re	gFile]!='IMM')				
		In a send or sendc instruction refers to the option of providing the message descriptor field DWord, of which bits 28:0 are used, in the first two words of the Address Register rather than as an immediate operand.								



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1

	EU_INS1	TRUCTIO	N_	OPERAND	SRC	_REG_ALIGN1
Project:	HSW					
Source:	EuIsa					
Size (in bits):	25					
Default Value:	0x00000	0000				
DWord	Bit				Descrip	tion
0	24:21	Source Vert	tical	Stride	ı	
		Format:			VertSti	ride
	20:18	Source Wid	lth			
		Format:				Width
	17:16	Source Hor	rizon	tal Stride		
		Format:			HorzStr	ride
	15	Source Add	dress	ing Mode		
		Format:			AddrM	ode
	14:13	Reserved				
		Exists If:	sts If: (Property[Source Modifier]=='false')			
		Format: MBZ				
	14:13	Source Modifier				
		Exists If:	Exists If: (Property[Source Modifier]=='true')			
		Format: SrcMod				
	12:10	Source Address Subregister Number				
		Project:	ŀ	HSW		
		Exists If:	([Source Addressi	ng Mode]=='Indirect')
		Format:	Format: AddrSubRegNum			
	12:5	Source Reg	iste	r Number		
		Exists If:		([Source Address	ng Mode	e]=='Direct')
		Format:		SrcRegNum		
	9:0	Source Address Immediate				
		Project:	ŀ	HSW		
		Exists If:	([Source Addressi	ng Mode]=='Indirect')
		Format:	9	59		
	4:0	Source Sub	regi	ster Number		
		Exists If:		([Source Address	ng Mode	e]=='Direct')



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1 Format: SrcSubRegNum



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16

	EU_INST	RUCTIO	N_OPERAND_SRC_REG_ALIGN16			
Project:	HSW					
Source:	EuIsa					
Size (in bits):	25					
Default Value:	0x0000	0000				
DWord	Bit		Description			
0	24:21	Source Vertical Stride				
		Format:	VertStride			
	20	Reserved				
		Format:	MBZ			
	19:16	Source Cha	nnel Select[7:4]			
		Format:	ChanSel[4][7:4]			
	15	Source Add	dressing Mode			
		Format:	AddrMode			
	14:13	Reserved				
		Exists If:	(Property[Source Modifier]=='false')			
		Format:	MBZ			
	14:13	Source Modifier				
		Exists If: (Property[Source Modifier]=='true')				
		Format: SrcMod				
	12:10	Source Address Subregister Number				
		Project:	HSW			
		Exists If:	([Source Addressing Mode] = = 'Indirect')			
		Format:	AddrSubRegNum			
	12:5	Source Reg	ister Number			
		Exists If:	([Source Addressing Mode]=='Direct')			
		Format:	SrcRegNum			
	9:4	Source Add	dress Immediate[9:4]			
		Project:	HSW			
		Exists If:	([Source Addressing Mode] = = 'Indirect')			
		Format:	\$9[9:4]			
	4	Source Sub	register Number[4:4]	-		
		Exists If:	([Source Addressing Mode]=='Direct')			



EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
		Format:	SrcSubReg	Num[4:4]	
	3:0	Source Channe	el Select[3:0]]	
		Format:		ChanSel[4][3:0]	



EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC

EU	INSTRUC	TION_OPERAI	ND_SF	RC_F	REG_THREE_SRC	
Project:	HSW					
Source:	EuIsa					
Size (in bits):	20					
Default Value:	0x00000000					
DWord	Bit			Desc	ription	
0	19:12	Source Register Number				
		Format:		SrcRe	gNum	
	11:9	Source Subregister N	lumber [4	4:2]		
		Format:	SrcSubR	egNun	n[4:2]	
	8:1	Source Swizzle				
		Format:		Chan	Sel[4]	
	0	Source Replicate Control				
		Format:			RepCtrl	



EU_INSTRUCTION_SEND

		EU_INSTRUCTION_SEND					
Project:		HSW					
Source:		EuIsa					
Size (in bi	ts):	128					
Default Va	ault Value: 0x00000000, 0x00000000, 0x000000000						
DWord	Bit	Description					
03	127:96	Message					
		Format: EU_INSTRUCTION_OPERAND_SEND_MSG					
	95:89	Flags					
		Format: EU_INSTRUCTION_FLAGS					
_	88:64	Source 0					
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align16')					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
	88:64	Source 0					
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1')					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1					
	63:32	Operand Control					
		Format: EU_INSTRUCTION_OPERAND_CONTROLS					
	31:28	Controls B					
		Format: EU_INSTRUCTION_CONTROLS_B					
	27:24	Shared Function ID (SFID)					
		Format: SFID					
	23:8	Controls A					
		Format: EU_INSTRUCTION_CONTROLS_A					
	7	Reserved					
		Format: MBZ					
	6:0	Opcode					
		Format: EU_OPCODE					



EU_INSTRUCTION_SOURCES_IMM32

		EU	INSTRUCTION_SOURCE	S_IMM32					
Project:		HSW							
Source:		EuIsa	EuIsa						
Size (in bit	:s):	64							
Default Va	lue:	0x0000	000, 0x00000000						
Single sou	rce, imn	nediate (32	it)						
DWord	Bit		Description	1					
01	63:32	Source 0 I	Source 0 Immediate						
	31:25	Flags							
		Format:	EU_INSTRUCTION_FLAGS						
	24:0	Source 0							
		Exists If:	Structure[EU_INSTRUCTION_CONTROLS_	_A]AccessMode]=='Align16')					
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16							
	24:0	Source 0							
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1')							
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_A	ALIGN1					



EU_INSTRUCTION_SOURCES_REG

	EU_INSTRUCTION_SOURCES_REG								
Project:		HSW							
Source:		EuIsa	EuIsa						
Size (in bi	ts):	64							
Default Va	alue:	0x0000	00000, 0x00000000						
Single sou	ırce, reg	ister							
DWord	Bit		Description						
01	63:32	Reserved							
	31:25	Flags							
		Format:	EU_INSTRUCTION_FLAGS						
	24:0	Source 0							
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')						
		Format:	Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16						
	24:0	Source 0							
		Exists If:	sts If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')						
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1						



${\bf EU_INSTRUCTION_SOURCES_REG_IMM}$

		EU	INSTRUCTION_SOURCES_REG_IMM						
Project:		HSW							
Source:		EuIsa	EuIsa						
Size (in bit	ts):	64							
Default Va	lue:	0x0000	0000, 0x00000000						
Dual source	ces, one	register, or	ne immediate						
DWord	Bit		Description						
01	63:32	Source 1 Immediate							
	31:25	Flags							
		Format:	EU_INSTRUCTION_FLAGS						
	24:0	Source 0							
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')						
		Format:	rmat: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1						
	24:0	Source 0	ource 0						
		Exists If:	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')						
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16						



EU_INSTRUCTION_SOURCES_REG_REG

		EU	_INSTRUCTION_SOURCES_REG_REG				
Project:		HSW					
Source:		EuIsa					
Size (in bit	rs): 64						
Default Va	ılue:	0x0000	0000, 0x00000000				
Dual source	ces, both	n are registe	ers				
DWord	Bit		Description				
01	63:57	Reserved					
		Format:	MBZ				
	56:32	Source 1					
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align16')				
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16				
	56:32	Source 1					
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1')				
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1				
	31:25	Flags					
		Format:	EU_INSTRUCTION_FLAGS				
	24:0	Source 0					
Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align16')							
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
	24:0	Source 0					
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode] = = 'Align1')				
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1				



${\bf ExtMsgDescpt}$

			ExtN	/IsgDescpt				
Project:		HSW						
Source:		EuIsa						
Size (in b	its):	32						
Default \	/alue:	0x00000000						
DWord	Bit	Description						
0	31:16	Extended Function Control						
		Project:			HSW			
		Format:			U16			
		This field is intended to conti target function unit for details		_		the section on the specific		
=	15:6	Reserved						
		Project:			HSW			
		Format:			MBZ			
=	5	EOT						
		Format: U1						
		This field, if set, indicates that this is the final message of the thread and the thread s resources can be reclaimed.						
		Value		Name				
		0	No Tern			rmination		
		1 EOT						
-	4	Reserved						
		Format:			MBZ			
-	3:0	Target Function ID						
		Format:				U4		
		If set, indicates that the messa this field may be restricted to section for details.	_	· · · · · · · · · · · · · · · · · · ·	_	2		
		Value		Name				
		0000b		Null				
		0001b		Reserved				
		0010b		SamplingEngine				
		0011b		MessageGateway				
		0100b		DataPortSamplerCad	che			



ExtMsgDescpt						
	0101b	DataPortRenderCache				
	0110b	URB				
	0111b	ThreadSpawner				
	1000b	VideoMotionEstimation				
	1001b	ConstantCache				
	1010b-1111b	Reserved				



FrameDeltaQp

Frame	e D e	ltaC	a(

Source: PRM Size (in bits): 64

Default Value: 0x00000000, 0x00000000

DWord	Bit	Descr	iption
01	63:56	FrameDeltaQp[7]	·
		Format:	S7
	55:48	FrameDeltaQp[6]	
		Format:	S7
	47:40	FrameDeltaQp[5]	
		Format:	S7
	39:32	FrameDeltaQp[4]	_
		Format:	S7
	31:24	FrameDeltaQp[3]	
		Format:	S7
	23:16	FrameDeltaQp[2]	
		Format:	S7
	15:8	FrameDeltaQp[1]	
		Format:	S7
	7:0	FrameDeltaQp[0]	
		Format:	S7



${\bf Frame Delta QpRange}$

FrameDeltaQpRange

Source: PRM Size (in bits): 64

Default Value: 0x00000000, 0x00000000

DWord	Bit	Description	
01	63:56	FrameDeltaQpRange[7]	
		Format:	U8
	55:48	FrameDeltaQpRange[6]	
		Format:	U8
	47:40	FrameDeltaQpRange[5]	
		Format:	U8
	39:32	FrameDeltaQpRange[4]	
		Format:	U8
	31:24	FrameDeltaQpRange[3]	
		Format:	U8
	23:16	FrameDeltaQpRange[2]	
		Format:	U8
	15:8	FrameDeltaQpRange[1]	
		Format:	U8
	7:0	FrameDeltaQpRange[0]	
		Format:	U8



FunctionControl

FunctionControl					
Project:		HSW			
Source:	urce: EuIsa				
Size (in bits):		6			
Default Value	e:	0x0000000			
DWord	Bit		Description		
0	5:4	Reserved			
	3:0	Target Function ID			
		Value	Name	Project	
		0000b	Reserved		
		0001b	INV (Reciprocal)		
		0010b	LOG		
		0011b	EXP		
		0100b	SQRT		
		0101b	RSQ		
		0110b	SIN		
		0111b	cos		
		1000b	Reserved		
		1001b	FDIV		
		1010b	POW		
		1011b	INT DIV Quotient and remainder		
		1100b	INT DIV Quotient only		
		1101b	INT DIV Remainder only		
		1110b-1111b	Reserved	HSW	



GT Interrupt Bit Definition

GT Interrupt Bit Definition

Project: HSW Source: PRM Size (in bits): 32

Default Value: 0x00000000

The GT Interrupt Control Registers all share the same bit definitions from this table.

The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.

Refer to the Command Streamer chapters Interrupt Control Registers for detailed information on these interrupts.

interrupts.		
DWord	Bit	Description
0	31:30	Unused Int 31 30
		These interrupts are currently unused.
	29	Blitter Page Directory Faults
	28:27	Unused Int 28 27
		These interrupts are currently unused.
	26	Blitter MI FLUSH DW Notify
	25	Blitter Command Parser Master Error
	24	Blitter MMIO Sync Flush Status
	23	Unused Int 23
		These interrupts are currently unused.
	22	Blitter Command Parser User Interrupt
	21:20	Unused Int 21 20
		These interrupts are currently unused.
	19	VideoCodec Page Directory Faults
	18	VideoCodec Timeout Counter Expired
	17	Reserved
	16	VideoCodec MI FLUSH DW Notify
	15	VideoCodec Command Parser Master Error
	14	VideoCodec MMIO Sync Flush Status
	13	Reserved
	12	VideoCodec Command Parser User Interrupt
	11	L3 Parity Error Slice1
	10	L3 Counter Save
	9	Render Perf Monitor Buffer Half Full Interrupt
	8	Preemption Complete Interrupt



GT Interrupt Bit Definition		
	7	Render Page Directoy Faults
	6	Render Timeout Counter Expired
	5	L3 Parity Error
	4	Render PIPE CONTROL Notify
	3	Render Command Parser Master Error
	2	Render MMIO Sync Flush Status
	1	Reserved
	0	Render Command Parser User Interrupt



GT Interrupt Bit Definition

GT Interrupt Bit Definition

Project: HSW Source: PRM Size (in bits): 32

Default Value: 0x00000000

The GT Interrupt Control Registers all share the same bit definitions from this table.

GT interrupt bits come to display through the GT interrupt message.

The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.

Refer to the Command Streamer chapters Interrupt Control Registers for detailed information on these interrupts.

interrupts.		
DWord	Bit	Description
0	31:30	Unused_Int_31_30 These interrupts are currently unused.
	29	Blitter_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 29
	28:27	Unused_Int_28_27 These interrupts are currently unused.
	26	Blitter_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 26
	25	Blitter_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 25
	24	Blitter_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 24
	23	Unused_Int_23 These interrupts are currently unused.
	22	Blitter_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 22
	21:20	Unused_Int_21_20 These interrupts are currently unused.
	19	VideoCodec_Page_Directory_Faults This is a write of logic1 via GT interrupt message bit 19
	18	VideoCodec_Timeout_Counter_Expired This is a write of logic1 via GT interrupt message bit 18
	17	Reserved
	16	VideoCodec_MI_FLUSH_DW_Notify This is a write of logic1 via GT interrupt message bit 16
	15	VideoCodec_Command_Parser_Master_Error



	GT Interrupt Bit Definition
	This is a write of logic1 via GT interrupt message bit 15
14	VideoCodec_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 14
13	Reserved
12	VideoCodec_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 12
11	L3_Parity_Error_Interrupt This is a write of logic1 via GT interrupt message bit 11
10	L3_Counter_Save This is a write of logic1 via GT interrupt message bit 10
9	Render_Perf_Monitor_Buffer_Half_Full_Interrupt This is a write of logic1 via GT interrupt message bit 9
8	Preemption_Complete_Interrupt This is a write of logic1 via GT interrupt message bit 8
7	Render_Page_Directoy_Faults This is a write of logic1 via GT interrupt message bit 7
6	Render_Timeout_Counter_Expired This is a write of logic1 via GT interrupt message bit 6
5	Render_L3_Parity_Error This is a write of logic1 via GT interrupt message bit 5
4	Render_PIPE_CONTROL_Notify This is a write of logic1 via GT interrupt message bit 4
3	Render_Command_Parser_Master_Error This is a write of logic1 via GT interrupt message bit 3
2	Render_MMIO_Sync_Flush_Status This is a write of logic1 via GT interrupt message bit 2
1	Render_Debug_Interrupt This is a write of logic1 via GT interrupt message bit 1
0	Render_Command_Parser_User_Interrupt This is a write of logic1 via GT interrupt message bit 0



GTC CPU Interrupt Bit Definition

		GTC CPU Interrupt Bit Definition		
Project:		HSW		
Source: PRM		PRM		
Size (in b	oits):	32		
Default \	/alue:	0x00000000		
The GTC	CPU	Interrupt Registers all share the same bit definitions from this table.		
DWord	Bit	Description		
0	31:7	Reserved		
	6:3	Reserved		
	2	GTC Lock Timeout CPU GTC has lost lock with PCH GTC. The difference between the local and remote GTC has exceeded the programmed threshold.		
	1	GTC Update Message Rx Error An error occurred during reception of the PCH to CPU GTC update message.		
	0	GTC Update Received A GTC update message has been received from the PCH GTC controller and the register updates are ready to read.		



Hardware Status Page Layout

Hardware Status Page Layout

Project: HSW
Source: RenderCS
Size (in bits): 32768



Hardware Status Page Layout

0x00000000,



Hardware Status Page Layout

0x00000000,



Hardware Status Page Layout

0x00000000, Bit

Description

DWord



		Hardware Status Page La	yout				
0	31:0	Interrupt Status Register Storage					
		Project:	All				
		The content of the ISR register is written to this of the ISR (as determined by the HWSTAM regi					
13	31:0	Reserved					
		Project:		All			
		Must not be used.					
4	31:0	Ring Head Pointer Storage					
		Project:		All			
		The contents of the Ring Buffer Head Pointer reto this location either as result of an MI_REPOR an "automatic report" (see RINGBUF registers).					
515	31:0	Reserved					
		Project:		All			
		Must not be used.					
1627	31:0	Reserved					
		Project:	HSW				
2830	31:0	Reserved					
Project: DevHSW		Project:	HSW				
		Must not be used.					
31	31:0	Reserved					
Project: DevHSW		Project:	HSW				
3239	31:0	Reserved					
Project: DevHSW		Project:	HSW				
4046	31:0	Reserved					
		Project:		All			
47	31:0	Reserved					
		Project:	HSW				
481023	31:0	General Purpose					
		Project:		All			
		These locations can be used for general purpos MI_STORE_DATA_IMM instructions.	e via the M	I_STORE_DATA_INDEX or			



Hardware-Detected Error Bit Definitions

		Hardy	vare-Dete	cted Error Bit Definit	ions					
Project:		HSW								
Source:		RenderCS								
Size (in b	oits):	32	32							
Default \	/alue:	0x0000000	00							
DWord	Bit			Description						
0	31:3	Reserved								
		Format:		MBZ						
	2	Command Privile	ege Violation Er	ror						
		Project:	DevHSW, EXCL	.UDE(DevHSW:GT3:A)						
				ription	Project					
			atch buffer. The o	fied as privileged is parsed in a command will be converted to a						
		executing MI_REI privileged batch in the command. MI_REPORT_PERI	Command privilege Violation Error gets erroneously fired on executing MI_REPORT_PERF_COUNT command from a non-privileged batch buffer irrespective of the memory access type used in the command. This error bit is not reliable when MI_REPORT_PERF_COUNT commands are exercised from non-privileged batch buffers.							
	1	Reserved								
		Format:		MBZ						
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).								
		Deteatured	MI Instruction C		1					
		Value	Name	Descript	ion					
		1		Instruction Error detected						
				Programming Notes						



Hardware-Detected Error Bit Definitions

This error indications cannot be cleared except by reset (i.e., it is a fatal error).



HW Generated BINDING_TABLE_STATE

HW Generated BINDING_TABLE_STATE

Project: HSW Source: PRM Size (in bits): 16

Default Value: 0x00000000

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. The HW generated Binding_Table_State have different format than the SW generated Binding_Table_State. The HW generated Binding_Table_State is stored as an array of 256 elements, each of which contains one word as defined here. The start of each element is spaced one word apart. The first element of the binding table is aligned to a 64-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.

DWord	Bit	Description			
0	15:0	Surface State Pointer			
		Format: SurfaceStateOffset[20:5] [DevHSW]			



Inline Data Description for MFD_AVC_BSD_Object

Inli	ne C	Data	Descr	iption for	MFD_AVC_BSD_Object			
Project:	HSW	1						
Source:	Vide	oCS						
Size (in bits):	96							
Default Value:	0x00	000000,	0x00000	000, 0x00000000				
This structure include Command (DW3D)	ncludes all the required Slice Header parameters and error handling settings for AVC_BSD_OBJE							
DWord	Bit				Description			
0	31	Concealment Method						
		This fie	ld specifie	es the method us	ed for concealment when error is detected. If set, a			
					location is performed from the concealment			
				•	al_Pic_Id field. If it is not set, a copy from the current			
		1	is periori alue	Name	6x16 Prediction method. Description			
			alue	Name	•			
	0 Intra 16x16 Predict							
		1 Inter P Copy						
	30			Number				
					MB_Num, Slice_MB_Start_Hor_Pos and			
		register		rert_Pos neias wii	be used to initialize the Current_MB_Number			
		_		disables the conc	ealment capability.			
	29) Error Control Bit			
		Project	t:		DevHSW+			
		This fie	ld contro	ls if AVC decoder	will fix Intra Prediction Mode if the decoded value is			
		incorre	ct accord	ing to MB positio	n			
		Value	Name		Description			
		0		AVC decoder will	detect and fix IntraPredMode (4x4/8x8 Luma)			
			E	rrors.				
1 AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma								
		The wrong IntraPredMode value will be retaind. MB Error Concealment B Temporal Prediction mode These two bits control how the reference L0/L1 are overridden in B temporal slice.						
	28:27							
		Value	Name		Description			
		00b	[Defaul		te Indexes L0/L1 are forced to 0 during			
			Delaul	Concealment	is indexed to the foreca to a during			



Ī						
Inline	Data	Descrip	tion for MF	D_AVC_BSD_Object		
	01b		Only Reference Ind forced to -1	ex L1 is forced to 0; Reference Index L0 is		
	10b		Only Reference Ind forced to -1	ex L0 is forced to 0; Reference Index L1 is		
	11b	Reserved	Invalid			
26	Reserv	ed				
	Projec	t:	Γ	DevHSW+		
	Forma	t:	N	ИВZ		
25	During vectors	MB Error Concealment B Temporal Motion Vectors Override Enable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to preserve the original weight prediction.				
	Value	Name		Description		
	0	[Default]	Predicted Motion	Vectors are used during MB Concealment		
	1		Motion Vectors ar	e Overridden to 0 during MB Concealment		
24	During predict This bi	MB Error Concealment B Temporal Weight Prediction Disable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction.				
	Value		Description Weight Prediction is Disabled during MB Concealment			
	1	[Default]	_	will not be overridden during MB		
23:2	2 Reserv	ed				
	Forma	t:		MBZ		
21:1	Conce	alment Pict	ure ID			
			•	eference list to be used for concealment. This hod is Inter P Copy.		
	Bit Fi	led Value	Defenition			
	21	0	Frame Picture			
	21	1	Field picture			
	20:16	All	Frame Store Index[4	:0]		
15	Reserv	ed				
	Forma	t:		MBZ		
14	BSD Pr	emature Co	omplete Error Hand mplete Error occurs re are still data in the	in situation where the Slice decode is		



Inline D	ata l	Desci	ription for MFD_AVC_BSD_Object		
	Value	Name	Description		
	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)		
	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling		
13	Reserve	ed			
	Format	t:	MBZ		
12			out of range) Handling follow the action for each Value as follow:		
	Value	Name	Description		
	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)		
	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling		
11	Reserve	ed			
	Format	t:	MBZ		
10	Entropy Error Handling Software must follow the action for each Value as follow:				
	Value	Name	Description		
	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).		
	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.		
9	Reserve	ed			
	Format	t:	MBZ		
8	MB He	ader Err	or Handling		
			follow the action for each Value as follow:		
	Value	Name	Description		
	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).		
	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.		
7:6		MB Error Concealment B Spatial Prediction mode These two bits control how the reference L0/L1 are overridden in B spatial slice.			
	Value	Name			
	00b	[Defau			
	01b		Only Reference Index L1 is forced to 0; Reference Index L0 is		



Inline	Data l	Descrip	tion for M	FD_AVC_BSD_Object		
			forced to -1			
	10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1			
	11b	Reserved	Invalid			
5	Reserve	ed				
	Project	:		DevHSW+		
	Format	t:		MBZ		
4	During are force	MB Error Co ed to 0 to in	oncealment on B s mprove image qua	<u> </u>		
		This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.				
	Value	Name		Description		
	0	[Default]	Motion Vectors	are Overridden to 0 during MB Concealment		
	1		Predicted Motio	n Vectors are used during MB Concealment		
	predicti This bit	During MB Error Concealment on B slice with Spatial Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction. This bit does not affect normal decoded MB.				
	Value	Name		Description		
	0	[Default]	Weight Prediction	n is Disabled during MB Concealment.		
	1		Weight Prediction Concealment.	n will not be overridden during MB		
2	Reserve	ed				
	Project	:		DevHSW+		
	Format	t:		MBZ		
1	During image of This bit	MB Error Concealment P Slice Motion Vectors Override Disable Flag During MB Error Concealment on P slice, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.				
	Value	Name		Description		
	0	[Default]	Motion Vectors	are Overridden to 0 during MB Concealment		
	1		Predicted Motio	n Vectors are used during MB Concealment		
0	During image of	MB Error Co quality.	oncealment on P s	ght Prediction Disable Flag lice, weight prediction is disabled to improve riginal weight prediction.		



Inli	пе Г)ata l	Descr	ption for MFD_AVC_BSD_Object	ŀ			
21111				affect normal decoded MB.				
		Value	Name	Description				
		0	[Default] Weight Prediction is Disabled during MB Concealment.					
		1		Weight Prediction will not be overridden during MI Concealment.	3			
1	31:16	First M	B Byte O	ffset of Slice Data or Slice Header				
			-	Programming Notes	Project			
		MFX su	upports o	nly DXVA2 Long and Short Format.	HSW			
	15:8	Reserve	Reserved					
		Format	Format: MBZ					
	7	Fix Prev Mb Skipped Enables an alternative method for decoding mb_skipped, to cope with an encoder that codes a skipped MB as a direct MB with no coefficient.						
	6:5	Reserved						
		Format: MBZ						
		Duo mananina Mata						
		Dlasca	Please note that the field MUST be set to '0' at this time.					
	1							
	4	Value		ention Byte Present Description				
		0	Italiic	H/W needs to perform Emulation Byte Removal				
		1		H/W does not need to perform Emulation Byte Rem	oval			
	3	LastSlic	re Flag	1.4	- Tu-			
		It is nee	eded for l	oth error concealment at the end of a picture. It is also ast MB in a picture correctly.	o needed to			
			Name	Description				
		1	I	the current Slice to be decoded is the very last slice cicture.	of the current			
		0		the current Slice to be decoded is any slice other than lice of the current picture	n the very last			
	2:0	First M	acrobloc	k (MB)Bit Offset				
		Exists I		//AVC Long Format Only				
		Format	t:	U3	,			
			•	s the bit offset of the first macroblock of the Slice in tessed bitstream.	he first byte of			
2	31	I Slice (Slice Concealment Mode					



Inline I	Inline Data Description for MFD_AVC_BSD_Object						
					handle MB concealment in I Slice		
		alue			Name		
	0			Intra Conceal	ment		
	1 Inter Concealment						
				Prog	ramming Notes		
	If this field is set to "1" (Inter Concealment), driver must provide a valid reference picture (programmed using "Concealment Reference Picture" field) for concealment reference picture. In this mode, weight prediction is disabled and motion vectors are forced to 0 as well.						
30	Reserved						
	Project:				DevHSW+		
	Format:				MBZ		
29:24	Concealment Reference Picture + Field Bit						
	Project:				DevHSW+		
	Format:				U6		
	case drive	er wants	to sp	pecify one cond	reference picture for hardware to conceal in cealment picture. This field matches with the d applies to all I/P/B slices		
	Bit Filed	Value			Defenition		
	29	MBZ	is re	served for futu	re expansion		
	28:25	All	Refe	rence PIcture I	Number		
	24	All	Field Bit(if the current picture is a field picture [Frame picture must be 0]				
23	P Slice Co	ncealm					
	Project:				DevHSW+		
	This field	controls	how	AVC decoder l	handle MB concealment in P Slice		
	V	alue			Name		
	1 Int				ntra Concealment		
	0			Inter Conceal	ment		
22:19	Reserved						
	Project:				DevHSW+		
	Format:				MBZ		
	P Slice Inter Concealment Mode						
18:16	P Slice Int	ter Con	cealn	nent Mode			



TIL D (D) () (MED AVC DCD			
Inline Data Description for MFD_AVC_BSD			
This field controls how AVC decoder select reference pictur Slice.	re for Concealment in P		
Value Name Description	Description		
000b Top of Reference List L0 (Use top ent	try of Reference List L0)		
001b Driver Specified Concealment Refere	ence		
010b Predicted Reference (Use reference p Skip Algorithm)	picture predicted using P-		
011b Temporal Closest (Using POC to sele picture) [For L0: Closest POC smaller than cu			
100b First Long Term Picture in Reference (If no long term picture available, us Picture)			
101b- Reserved 111b			
15 B Slice Concealment Mode			
Project: DevHSW+			
This field controls how AVC decoder handle MB concealme	ent in B Slice		
Value Name	Name		
1 Intra Concealment	Intra Concealment		
0 Inter Concealment			
14 Reserved			
Project: DevHSW+			
Format: MBZ			
13:12 B Slice Inter Direct Type Concealment Mode			
Project: DevHSW+			
AVC decoder can use Spatial or Temporal Direct for B Skip/ This field determine can override the mode on how AVC de concealment in B slice.			
Value Name Description			
00b Use Default Direct Type (slice programmed	direct type)		
01b Forced to Spatial Direct Only			
10b Forced to Temporal Direct Only			
Spatial Direct without Temporal Componen information)	net (MovingBlock		
11 Reserved			
Project: DevHSW+			
Format: MBZ			



Project:	ontrols how	DevHSW+ v AVC decoder select reference picture for Spatial Interese. Description Top of Reference List L0/L1 (Use top entry of Reference List L0/L1). Driver Specified Concealment Reference Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC] "First Long Term Picture in Reference List L0/L1				
This field co Concealme Value 000b 001b 011b	ent in B Slice	Description Top of Reference List L0/L1 (Use top entry of Reference List L0/L1). Driver Specified Concealment Reference Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
Value 000b 001b 011b	ent in B Slice	Description Top of Reference List L0/L1 (Use top entry of Reference List L0/L1). Driver Specified Concealment Reference Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
000b 001b 011b	Name	Top of Reference List L0/L1 (Use top entry of Reference List L0/L1). Driver Specified Concealment Reference Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
001b 011b		LO/L1). Driver Specified Concealment Reference Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
011b		Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
100b		picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
		" First Long Torm Picture in Poference List LO/L1				
101h		(If no long term picture available, use Temporal Closest Picture)				
101b- 111b	Reserved					
Reserved						
Project: DevHSW+						
Format:		MBZ				
B Slice Temporal Inter Concealment Mode						
Project:		DevHSW+				
		v AVC decoder select reference picture for Temporal Inter				
Value	Name	Description				
000b		Top of Reference List LO/L1 (Use top entry of Reference List LO/L1)				
001b		Driver Specified Concealment Reference				
010b		Predicted Reference (Use reference picture predicted using B-Skip Algorithm)				
011b		" Temporal Closest (Using POC to select the closest forward picture) [For L0: Closest POC smaller than current POC] [For L1: Closest POC larger than current POC]				
100b		First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)				
101b- 111b	Reserved					
	Reserved Project: Format: B Slice Ter Project: This field of Concealme Value 000b 001b 010b 011b 100b	Reserved Project: Format: B Slice Temporal Interproject: This field controls how Concealment in B Slice Value Name 000b 001b 010b 100b 100b 101b 100b Reserved 111b				



Inline Data Description for MFD_AVC_BSD_Object								
		Project	••		DevHSW+			
		Format	t:		MBZ			
	1	Intra 8	x8/4x4	Prediction Error Con	cealment Control Bit			
		Project	·•		DevHSW+			
		This field controls if AVC goes into MB concealment mode (next MB) when an error is detected on Intra8x8/4x4 Prediction Mode (these 2 modes have fixed coding so it may not affect the bitstream.						
		Value	Name		Description			
		0		AVC decoder will NOT go into MB concealment when Intra8x8/4x ² Prediction mode is incorrect.				
		1		AVC decoder will go i Prediction mode is in	ninto MB concealment when Intra8x8/4x4 ncorrect.			
	0	Intra Prediction Error Control Bit (applied to Intra16x16/Intra8x8/Intra4x4 Luma and Chroma)						
		Project	:		DevHSW+			
		This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value incorrect according to MB position.						
		Value	Name		Description			
		0		AVC decoder will det	ect and fix Intra Prediction Mode Errors.			
		1		AVC decoder will reta bitstream.	in the Intra Prediction value decoded from			



INTERFACE_DESCRIPTOR_DATA

		INTERFAC	E_D	ESCRIPTOR_DA	NTA			
Project:	HS	W						
Source:	Rer	nderCS	derCS					
Size (in bits):	256							
Default Value:		00000000, 0x00000000 00000000, 0x00000000		0000000, 0x00000000, 0x0	0000000, 0x00000000,			
DWord	Bit	Description						
0	31:6	Kernel Start Pointer						
		Format: In:	structi	ionBaseOffset[31:6]Kernel				
		•	_	ed address offset of the fine struction Base Address.	rst instruction in the kernel. This			
	5:0	Reserved						
		Format:			MBZ			
1	31:19	Reserved						
		Format:			MBZ			
	18		kern	-	rogram flow (SIMDnxm with m = 1)			
		Value		N	lame			
		0h	Multi	ple Program Flow				
		1h Single Program Flow						
	17	Thread Priority Specifies the priority						
		Value			Name			
		0h		Normal Priority				
		1h		High Priority				
	16	Floating Point Mode Specifies the floating		t mode used by the dispat	ched thread.			
		Value			Name			
		0h	Us	e IEEE-754 Rules				
		1h Use alternate rules						
	15:14	Reserved						
		Format:			MBZ			
	13	Illegal Opcode Exce	Illegal Opcode Exception Enable					



		INTER	FACE_DESCRIPTOR	_DATA			
		Format:		Enable			
		This bit gets lo ISA Execution E		e bit # difference). See Exceptions and			
	12	Reserved					
		Format:		MBZ			
	11	MaskStack Ex	ception Enable				
		Project:		HSW			
		Format:		Enable			
		This bit gets lo	paded into EU CR0.1[11]. See Exco	eptions and ISA Execution Environment.			
	10:8	Reserved					
		Format:		MBZ			
	7	Software Exce	eption Enable				
		Format:		Enable			
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.					
	6:0	Reserved					
		Format:		MBZ			
2	31:5	Sampler State	Pointer				
		Format:	DynamicStateOffset[31:5]SAMF	PLER_STATE			
		Specifies the 32-byte aligned address offset of the sampler state table. This pointer is relative to the Dynamic State Base Address . This field is ignored for child threads.					
	4:2	Sampler Coun	nt				
		Format:		U3			
		Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored for child threads. If this field is not zero, sampler state is prefetched for the first instance of a root thread					
			up of the media pipeline.	ed for the first distance of a root timeda			
		Value	, ,	Name			
		[0,4]					
		0h	No samplers used				
		1h	Between 1 and 4 samplers used	d			
		2h	Between 5 and 8 samplers used	d			
		3h	Between 9 and 12 samplers use	ed			



		INTE	RFACE_DESCRIPTO	DR_DA	ATA			
		4h	Between 13 and 16 sample	ers used				
	1:0	Reserved			MD7			
2	24.46	Format: MBZ						
3	31:16				HSW			
		Project:		+				
		Format:			MBZ			
	15:5	Binding Tak						
		Project:	HSW Courte an Chanta Office #11 EvE I BIND	INIC TABL	F CTATE*2FC			
		Format:	SurfaceStateOffset[15:5]BIND e 32-byte aligned address of th			ivo to		
		the Surface	State Base Address. gnored for child threads.	ie bilidilig	table. This pointer is relat	ive to		
	4:0	Binding Tak	ole Entry Count					
		Format: U5						
		Specifies how many binding table entries the kernel uses. Used only for prefetching of						
		the binding table entries and associated surface state.						
		Note: The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to						
		zero to avoid prefetching too many entries and thrashing the state cache.						
			gnored for child threads.		-			
			not zero, binding table and su	-	•	t instance		
		of a root thre	ead upon the startup of the med Value	ala pipeliri 	Name			
		[0,31]	value		Name			
	24.4.6	L						
4	31:16	Format:	RB Entry Read Length		U16			
		Format.			010			
			Descripti	on		Project		
		Specifies the amount of URB data read and passed in the thread payload for						
		the Constant or Indirect URB entry, in 8-DW register increments.						
		A value 0 means that no Constant or Indirect URB Entry will be loaded. The Constant URB Entry Read Offset field will then be ignored.						
		In GPGPU mode this describes how much data is delivered in a single HSW						
dispatch. Multiple dispatches in a thread group will deliver constant data								
		_	t by this value. The total amount of constant data is (Constant URB Length * Number of Threads in GPGPU Thread Group + Cross-Thread					
		_	ata Read Length).	i o iiiieat	a Group i Cross-Thread			
			<i>J</i> ,	1				
			Value		Name			



		INTE	RFACE_D	ESCRIPTO	R_D	ATA	
		[0,63]					
	15:0	Reserved					
		Project:				HSW	
		Format:				MBZ	
5	31:24	Reserved					
Project: DevHSW		Project:				HSW	
		Format:				MBZ	
	23:22	Rounding M	lode				
		Project:				HSW	
					1	B	
		Value		lame	Dound	Description	
		00b 01b	RTNE [Defau	ııtı	ļ .	I to Nearest Even	
		10b	RD		<u> </u>	I toward Infinity	
		11b	RTZ		ŀ	I toward -Infinity I toward Zero	
	21	Barrier Enable					
	21	Project:	oie		HSV	Λ/	
		Format:			Ena		
			cifies whether	r the thread grou		res a barrier. If not, it can	be
			vithout allocat			·	
	20:16	Shared Loca	l Memory Siz	ze			
		Project:	_			HSW	
		Format:				U5	
				Description	on		Project
		This field inc	dicates how m			ry the thread group	110,000
						t only powers of 2 are	
				k and 64k per hal			
		SLMSize mu	st be 0 or a p	ower of 2 for SW	and HV	N mode.	HSW
		Value	Name			Description	
		[0,16]	Nume	Encodes 0k to 6	4k in no		
	15:8	Reserved			TK III P		
	13.6	Project:				HSW	
		Format:				MBZ	
	7:0		Threads in G	PGPU Thread Gr	oup		
	7.0	Manibel Of	i in eaus III Gr	GI O TIMEAU GI	Jup		



		INTERFACE_DESCRIPTO	DR_D	ATA		
		Project:	HSW			
		Format:		U8		
		Specifies the number of threads that are in this thread group. Used to program the barrier for the number of messages to expect. The minimum value is 0 (which will disable the barrier), while the maximum value is the number of threads in a subslice for local barriers. See Configurations chapter for the number of threads per subslice for different products.				
		Value		Name		
		[0,64]				
6	31:8	Reserved				
		Project:		HSW		
		Format:		MBZ		
	7:0	Cross-Thread Constant Data Read Lengt	h			
		Project:		HSW		
		Format:		U8		
		Specifies the amount of constant data in CURBE in 8-DW register increments which be sent to every thread in the thread group in addition to the per thread thread ids specified by Constant URB Entry Read Length .				
		Value Name				
		[0,127]				
7	31:0	Reserved				
		Format:		MBZ		



JPEG

		JPEG				
Project:		HSW				
Source:		VideoCS				
Size (in b	oits):	16				
Default \	/alue:	0x00000000				
DWord	Bit	Descrip	tion			
0	15:5	Reserved				
		Format:		MBZ		
	4	Inconsistent VLD SE Error This flag indicates an inconsistent SE coded in the been entries in the hauffman table.	oit-strea	m. Bit-stream does not match any		
	3	Extra Block Error This flag indicates extra block coded within an ECS of	data bo	undary.		
	2	Missing block Error This flag indicates one or more blocks are missing within an ECS data boundary.				
	l payload data.					
	0	Missing ECS Error This flag indicates one or more ECS' are missing fro	m the b	oit-stream SCAN payload data.		



MEDIA_SURFACE_STATE

	MEDIA_SURFACE_STATE							
Project:		HSW						
Source:		PRM						
Exists If:		//([MessageType] ==	= 'Deinte	erlace') OR ([MessageType] == 'Sample_8x8')				
Size (in b	its):	256						
Default V	'alue:	0x00000000, 0x0000 0x00000000, 0x0000		00000000, 0x00000000, 0x00000000, 0x00000000				
This is th	e SURI	ACE_STATE used by only d	einterlac	e, sample_8x8, and VME messages.				
DWord	Bit			Description				
0	31:0	Surface Base Address						
		Project:	HSW					
		Format:	Graphic	:sAddress[31:0]				
		Specifies the byte-aligned	base ado	dress of the surface				
				Programming Notes				
	21.10	must be naturally-aligned elements must be 16-byte specifies the base address the surface base address to 3D sampling engine surface single address for the base element-size aligned, for surface formats. Other line sufficient.)Linear depth but render targets (color) can addresses must be 4KB-al Surface Base Address itsel addresses must be 4KB-al Surface Base Address itsel actual start of the surface Offset fields.Certain messarequirements. Please refer	to the el e aligned; s of the fi to the by ces are si e texture non-YUV ear surface iffer surface be SURF igned. No f is not to can be o age types	lement size (e.g., a buffer containing R32G32B32A32_FLOAT d). For SURFTYPE_BUFFER non-rendertarget surfaces, this field dirst element of the surface, computed in software by adding the offset of the element in the buffer. Mipmapped, cube and stored in a "monolithic" (fixed) format, and only require a element render target surface base addresses must be surface formats, or a multiple of 2 element-sizes for YUV ces have no alignment requirements (byte alignment is acceptable base addresses must be 64-byte aligned. Note that while extype_BUFFER, depth buffers cannot. Tiled surface base dote that only the offsets from Surface Base Address are tiled, transformed using the tiling algorithm. Tiled surface base dote that only the offsets from Surface Base Address are tiled, transformed using the tiling algorithm. For tiled surfaces, the offset from the Surface Base Address by the X Offset and Y is used to access surfaces have more stringent alignment specific message documentation for additional restrictions.				
1	31:18	Height Format:		U14				
		This field specifies the heig field indicates the height o		e surface in units of pixels. For PLANAR surface formats, this uma) plane.				
		Value N	ame	Description				



		N	1EDIA_S	URFACE_	STATE					
		[0,16383]		representing h	eights [1,1	6384]				
		Programming Notes								
		Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces. If Vertical Li 1, this field indicates the height of the field, not the height of the frame.								
	17:4	Width								
		Format:				U14				
		This field specifies the field indicates the widt			of pixels. F	or PLANAR surfac	e formats, this			
		Value	Name			Description				
		[0,16383]		representing v	widths [1,1	6384]				
				Dragrammin	na Notos					
				Programmir						
		·	-	•		el size in bytes mu urface Pitch field).				
		Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces.								
		For deinterlace messages, the Width (field value + 1) must be a multiple of 8.								
	3:2	Picture Structure Specifies the encoding	of the currer	nt picture.						
		Value		me						
		00b	Frame Pict	ture						
		01b	Top Field	Picture						
		10b	Bottom Fi	eld Picture						
		11b	Invalid, no	t allowed						
	1:0	Cr(V)/Cb(U) Pixel Off	set V Directi	on	ı					
		Format:			U	0.2				
		Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction								
		Programming Notes								
		This field is ignored for all formats except PLANAR_420_8								
2	31:28	Surface Format								
		Project:			HSV	V				
		Specifies the format of Cr/Cb/R/B channels wi		All of the Y and	G channel	Is will use table $\overline{0}$	and all of the			
		Value	Name		De	escription	Project			



		ME	DIA_SURFA	CE_STA	TE			
	0	YCRCB_NOR	MAL					
	1	YCRCB_SWA	PUVY					
	2	YCRCB_SWA	PUV					
	3	YCRCB_SWA	PY					
	4	PLANAR_420)_8					
	5	PLANAR_411	8	Deint	erlace only			
	6	PLANAR_422	2_8	Deint	erlace only			
	7	STMM_DN_S	STATISTICS	Deint	erlace only			
	8	R10G10B10A	A2_UNORM	Samp	le_8x8 only			
	9	R8G8B8A8_L	JNORM	Samp	le_8x8 only			
	10	R8B8_UNOR	M (CrCb)	Samp	le_8x8 only			
	11	R8_UNORM	(Cr/Cb)	Samp	le_8x8 only			
	12	Y8_UNORM						
	13	A8Y8U8V8_L	JNORM	Samp	le_8x8 only	DevHSW+		
	14	B8G8R8A8_L	JNORM	Samp	le_8x8 only	DevHSW+		
	15	Reserved						
27	Interleave Chroma							
	Project:			HSW	,			
	Format:			Enab	le			
			ne chroma fields are s field is only used fo			rather than stored as		
26	Reserved							
	Project:				HSW			
	Format:				MBZ			
25:22	Surface Ob	ject Control	State (MEMORY_O	BJECT_CON	TROL_STATE)			
	Project:				HSW			
			various state comm aphics data type for		•	ts to define LLC		
21	Reserved							
	Project:				HSW			
	Format:				MBZ			
20:3	Surface Pite	ch						
	Format:		U18-1 pitch in	Bytes				
			rface pitch in (#Byte					
	Value	Name		De	escription			



			MEDIA_	SURFACE_S	TATE					
		[0,262143]	For othe	r linear surfaces: rep	resenting [1B, 256KB]					
		[511, 262143] For X-tile	ed surface: represen	ting [512B, 256KB] = [[1 tile, 512 tiles]				
		[127, 262143] For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]								
			Programming Notes							
		For tiled surf	faces the nitch must		tile widthIf Half Pitch	o for Chroma is set				
		this field mul	st be a multiple of twees.The Surface Pitche	wo tile widths for tile es of current picture	ed surfaces, or a multi and reference picture ht, Width and Format	ple of 2 bytes for should be declared				
	2	Half Pitch fo	or Chroma							
		Format:		E	nable					
			icates that the chron itch field. This field is		pitch equal to half th IAR surface formats.	e value specified in				
	1:0	Tile Mode								
		Format:	U2 E	numerated Type						
			· · · · · · · · · · · · · · · · · · ·	, ,	WMajor, XMajor, or YI					
		Value	ce. See Memory Inte	rface Functions for c	details on memory tilir					
		-	TLEMODE_LINEAR	Linoaru	Description mode (no tiling)	Project All				
		-	Reserved	Reserve		All				
		 	TLEMODE_XMAJOR	X majo		All				
			TLEMODE_YMAJOR		major tiling All					
				Programming	Notes					
		buffer			on TileMode directio that YMAJOR tiling is					
		acces	sed again with an alt	tered state of this fie						
		Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory.								
3	31:30	30 Reserved								
		Project: All								
		Format:			MBZ					
	29:16	X Offset for	U(Cb)							
		Format:		U14 Pixel Offset						



			MEDIA_SURFACE_STATE					
			Description	Project				
		For non planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface.						
		Base Addre	surfaces this field specifies the horizontal offset in pixels from the Surface ess to the start (origin) of the U(Cb) plane or the interleaved UV plane if Chroma is enabled.	HSW				
		For PLANAl	Programming Notes R_420 and PLANAR_422 surface formats, this field must indicate an even note.	ımber of				
	15:14	Reserved						
		Format:	MBZ					
	13:0	Y Offset for	r U(Cb)					
	13.0	Format:	U14 Row Offset					
			Description	Project				
		For non planar surfaces this field specifies the vertical offset in pixels from the Surface Base Address to the start (origin) of the surface.						
		For Planar surfaces this field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.						
		Programming Notes						
		This field must indicate an even number (bit [0] = 0)						
4	31:30	Reserved						
		Project:	All					
		Format:	MBZ					
	29:16	X Offset for	r V(Cr)					
		Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')					
		Format:	U14 Pixel Offset					
		T1: (: 1.1	Description	Project				
		1	pecifies the horizontal offset in pixels from the Surface Base Address to the n) of the V(Cr) plane.	HSW				
			Programming Notes					
		For PLANAl	R_420 and PLANAR_422 surface formats, this field must indicate an even no	ımber of				
	15	Reserved						
	13	ivesei veu						



			MEDIA_SURFACE_S	TATE					
		Format:		MBZ					
	14:0	Y Offset for V(Cr)							
		Exists If:	//([Surface Format] is one of planar) AND	([Interleave Chroma] == '0')					
		Format:	U15 Row Offset						
			Description		Project				
			specifies the veritical offset in rows from thin) of the V(Cr) plane.	ne Surface Base Address to the					
			Value	Name					
		0,16380		1.0					
		TI: (: II	Programming Notes		Project				
		<u>L</u>	must indicate an even number (bit $0 = 0$).		HSW				
5	31	Vertical Li Project:	ne Stride DevHSW+						
		Format:	U1 in lines to skip between logically a	diacont lines					
			gically adjacent lines - provides support o aces:Vertical Line Stride must be zero.	f interleaved (field) surfaces a	s textures.For				
	30	Vertical Li	ne Stride Offset						
		Project:	DevHSW+						
		Format:	U1 in lines of initial offset (when Vertical						
		For Surfaces accessed via the sample_8x8 message: Specifies the offset of the initial line from th beginning of the buffer. For Other Surfaces: Vertical Line Stride Offset must be zero.							
			Programming Notes		Project				
		This field i	s ignored when Vertical Line Stride is 0.		HSW				
	29:20	Reserved							
		Format:		MBZ					
	19:18	Reserved		1	1				
		Project:		HSW					
		Format:		MBZ					
	17:7	Reserved		1					
		Format:		MBZ					
	6:0	Reserved		LICM					
		Project:		HSW					



	MEDIA_SURFACE_STATE							
		Format:	MBZ					
6	31:0 Reserved							
		Project:	HSW					
		Format:	MBZ					
7	31:16	Reserved						
		Format:	MBZ					
	15:0	Reserved						
		Project:	HSW					
		Format:	MBZ					



MEMORY_OBJECT_CONTROL_STATE

	MEMORY_OBJECT_CONTROL_STATE									
Project:		HSW								
Source:		PRM								
Size (in b	oits):	4								
Default \	/alu	e: 0x00000000								
DWord	Bit	Description								
0	3	Reserved								
	2:1	LLC/eLLC Cacheability Control (LLCCC) This is the field used in GT interface block to determine what type of access need to be generated to uncore. For the cases where the LLCCC is set, cacheable transaction are generated to enable LLC/eLLC usage for particular stream. "00": Use PTE values "01": UC - uncacheable "10": LLC/eLLC WB cacheable "11": eLLC WB cacheable (UC in LLC)								
	0	L3 Cacheability Control (L3CC) This field is used to control the L3 cacheability (allocation) of the stream. 0: not cacheable within L3 1: cacheable in L3 Note: even if the surface is not cacheable in L3, it is still kept coherent with L3 content.								



Message Descriptor - Render Target Write

		Mes	sage Descripto	or - Render T	arget Write			
Project:		HSW						
Source:	ce: PRM							
Size (in b	oits):	32						
Default \	/alue:	0x000	000000					
DWord	Bit			Description				
0	31	Reserved						
		Format:			MBZ			
	30	Reserved						
		Project:			HSW			
		Format:			MBZ			
	29:14	Reserved						
		Format:			MBZ			
	13	Reserved						
		Project:			HSW			
		Format:			MBZ			
	12	This bit must be set on the last render target write message sent for each group of pixels single render target pixel shaders, this bit is set on all render target write messages. For mender target pixel shaders, this bit is set only on messages sent to the last render target. must be zero for SIMD8 Image Write message.						
		Programming Notes In general, when threads are not launched by 3D FF, this bit must be zero.						
	11	Slot Group This field sel Bypassed d present also SLOTGRP_LO	Select lects whether slots 15:0 ata includes the antialia includes the X/Y addre	or slots 31:16 are used is alpha, multisample of sses and pixel enables every message. For 32-	d for bypassed data. coverage mask, and if the header is not s. For 8- and 16-pixel dispatches, -pixel dispatches, this field must be set			
		Value	Name		Description			
		0	SLOTGRP_LO	choose bypassed dat	a for slots 15:0			
		a for slots 31:16						
	res							
		For SIMD8	Image Write message th	nsi field MBZ.				



Message Descriptor - Render Target Write 10:8 Message Type This field specifies the type of render target message.

For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pixel enables, X/Y addresses, and oMask.

Value	Name	Description		
000b	SIMD16	SIMD16 single source message		
001b	SIMD16_REPDATA	SIMD16 single source message with replicated data		
010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0		
011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8		
100b	SIMD8_LO	SIMD8 single source message, use slots 7:0		
111b	SIMD16_REPDATA	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear <i>(Untiled)</i> memory is UNDEFINED.		

Programming Notes	Project			
the above slots indicated are within the 16 slots selected by Slot Group Select . If				
SLOTGRP_HI is selected, the SIMD8 message types above reference slots 23:16 or				
31:24 instead of 7:0 or 15:8, respectively.				
SIMD16_REPDATA message must not be used in SIMD8 pixel-shaders.	HSW			

7:0 Reserved MBZ



MFD_MPEG2_BSD_OBJECT Inline Data Description

	N	MFD_	MPE	G2	BSD	OBJECT Inline Data Description		
Project:	Project: HSW							
Source: VideoCS								
Size (in b	oits):	6	4					
Default \	/alue:	0	x000000	000, 0	x0000000	00		
DW01 c	orresp	onds to	DW34	of the	MFD_M	PEG2_BSD_OBJECT.		
DWord	Bit					Description		
0	31:24	Slice H	orizont	al Pos	ition			
		Format	t:			U8 in Macroblocks		
		This fiel	d indica	ites th	e horizo	ntal position of the first macroblock in the slice.		
	23:16	Slice Ve	ertical F	Positio	on			
		Format	t:			U8 in Macroblocks		
		This fiel	nis field indicates the vertical position of the first macroblock in the slice.					
	15:8	Macroblock Count						
		Format:				U8 in Macroblocks		
		This fiel	d indica	ites th	ie numbe	er of macroblocks in the slice, including skipped macroblocks.		
	7	Slice Concealment Override Bit This bit forces hardware to handle the current slice in Conceal or Deocde Mode. If this bit is set to one, VIN will force the current slice to do concealment or to decode from bitstream regardless if the slice boundary has errors or not.						
		Value	Name			Description		
		1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary				
		0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending if the slice boundary has error or not				
6 Slice Concealment Type Bit This bit can be forced by driver ("Slice Concealment Override Bit") or set by VINuni on slice boundary errors.						er ("Slice Concealment Override Bit") or set by VINunit depending		
		Value	Name	ame Description				
	The VMD will conceal all MBs of the slice regardless of bitstream. (If driver do force the value of this bit, VIN will set this bit depending on slice bounds. If the next slice position of the current slice is out-of-bound or the same earlier than the current slice start position, VIN will set this bit for the next slice start position.							



	ľ	MFD_N	1PEG2	_BSD_OBJECT Inline Data Description				
		Oh VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.						
		Programming Notes						
			lice bounda	from 0 to 1 internally if "Slice Concealment Disable Bit" is "0" and VIN ary errors.				
	5	Last Pic Slice This bit is added to support error concealment at the end of a picture.						
		Value	Name	Description				
		1h		The current Slice is the last Slice of the entire picture				
		0h		The current Slice is not the last Slice of current picture				
	4	Reserved						
	3	Is Last MI	В					
		Value	Name	Description				
		1h		The current MB is the last MB in the current Slice				
		0h		The current MB is not the last MB in the current Slice				
	2:0	First Mac	roblock Bi	t Offset				
		Format:	mat: U3					
		This field	provides th	e bit offset of the first macroblock in the first byte of the input bitstream.				
1	31:29	Reserved						
		Format:		MBZ				
	28:24	Quantizer Scale Code						
		Format:		U5				
			ded quanti	antizer scale code of the inverse quantizer. It remains in effect until changed zer scale code in a macroblock. This field is decoded from the slice header				
	23:17	Reserved						
		Format:		MBZ				
	16:8	Next Slice Vertical Position						
		Format:		U9 in macroblocks				
		This field indicates the vertical position (in macroblock units) of the first macroblock in the next slice.						
		Silee.		Programming Notes				
This field is primarily used for error concealment. In the case that current slice is the last this field should set to the height of the picture (field picture will be in height of field) direction is zero-based numbering).								



MFD_MPEG2_BSD_OBJECT Inline Data Description

7:0 Next Slice Horizontal Position

Format: U8 in macroblocks

This field indicates the horizontal position (in macroblock units) of the first macroblock in the next slice.

Programming Notes

This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set 0.



MPEG2

		MPEG2					
Project:		HSW					
Source:		VideoCS					
Size (in b	oits):	16					
Default \	√alue:	0x0000000					
DWord	Bit	Description					
0	15:6	Reserved					
		Format: MBZ					
	5	Missing EOB Error This flag indicates missing EOB SEs coded in the bit-stream. Missing EOBs are concealed to match CBP of the error MB.					
	4	Inconsistent starting position Error - overlapping MBs This flag indicates two slices overlapping one another by one or more MBs. Duplicate MBs decoded off the second slice shall be discarded.					
	3	Slice out-of-bound Error This flag indicates a slice is running beyond the width of the picture. Out-of-bound MBs shall be discarded.					
	2	Premature frame end Error This flag indicates missing slices/MBs coded in the bit-stream of a frame. One or more MBs are concealed to reach end of picture.					
	1	Inconsistent starting position Error - Missing MBs This flag indicates one or more MBs are being concealed due to inconsistent MB starting and ending positions between slices.					
MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.							



MsgDescpt31

			MsgDescpt31			
Source: EuIsa						
Size (in b	oits):	29				
Default \	/alue:	0x00000000				
DWord	Bit		Description			
0	28:25	Message Length This field specifies the number of 256-bit MRF registers starting from <curr_dest> to be sent out on the request message payload. Valid value ranges from 1 to 15. A value of 0 is considered erroneous.</curr_dest>				
		Value	Name			
		1-15	Number of MRF Registers			
	24:20	value ranges from 0 to	e number of 256-bit registers expected in the message response. The valid of 16. A value 0 indicates that the request message does not expect any response supported is 16 GRF registers.			
		0-16	Number of Registers			
	19	Header Present				
	13	Format:	Enable			
			ne message includes a header. Depending on the target shared function, icted to either enabled or disabled. Refer to the specific shared function			
	18:0	Function Control This field is intended to control the target function unit. Refer to the section on the specific target function unit for details on the contents of this field.				



OM Replicated SIMD16 Render Target Data Payload

MDP_RTW	_M16REP - C	•	ted SIMD16 Render Target Data		
		Paylo	oad		
Project:	HSW				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x00000000, 0x00		00, 0x00000000, 0x00000000, 0x00000000, 00, 0x00000000, 0x00000000, 0x00000000, 00, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	oMask			
		Project:	All		
		Format:	MDPR_OMASK		
		Slots [15:0] oMa	sk		
1.0-1.7	255:0	RGBA			
		Project:	All		
		Format:	MDPR_RGBA		
		RGBA for all slot	:s [15:0]		



OM S0A SIMD16 Render Target Data Payload

Source PRM Size (in bits): 2816	MDP_RTW_N	//A16 - OM	SOA SIMD16 I	Render Target Data Payload			
Default Value: 0x00000000, 0x000000000, 0x000000000, 0x00000000	Project:	HSW					
Default Value:	Source:	PRM					
0x00000000, 0x00000000, 0x00000000, 0x00000000	Size (in bits):	2816					
DWord Bit Description		0x00000000, 0x000 0x00000000, 0x000	000000, 0x00000000, 0x00000000, 0x00000000				
255:0 Source 0 Alpha[7:0] Project: All		<u> </u>					
Project: All			•				
Format: MDP_DW_SIMD8	0.0 0.7	233.0					
Slots [7:0] Source 0 Alpha							
Project: All Format: MDP_DW_SIMD8 Slots [15:8] Source 0 Alpha 2.0-2.7 OMask Project: All Format: MDPR_OMASK Slots [15:0] oMask 3.0-3.7 255:0 Red[7:0]							
Format: MDP_DW_SIMD8	1.0-1.7	255:0	Source 0 Alpha[15:8]				
Slots [15:8] Source 0 Alpha			Project:	All			
2.0-2.7			Format: MDP_DW_SIMD8				
Project: All			Slots [15:8] Source 0 Alpha				
Format: MDPR_OMASK Slots [15:0] oMask	2.0-2.7	255:0	oMask				
Slots [15:0] oMask 3.0-3.7 255:0 Red[7:0]			Project:	All			
3.0-3.7 255:0 Red[7:0]			<u> </u>				
			Slots [15:0] oMask				
	3.0-3.7	255:0	Red[7:0]				
			Project:	All			



MDP_RTW_M	A16 - OM	SOA SIMD1	6 Render Target Data Payload
		Format:	MDP_DW_SIMD8
		Slots [7:0] Red	,
4.0-4.7	255:0	Red[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Red	
5.0-5.7	255:0	Green[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
6.0-6.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	
7.0-7.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
8.0-8.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
9.0-9.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	,
10.0-10.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	



OM S0A SIMD8 Render Target Data Payload

MDP_RTV	N_MA8 -	OM SOA S	IMD8 I	Render Target Data Payload		
Project:	HSW			-		
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x0000000 0x0000000 0x0000000 0x0000000 0x000000	. 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description		
0.0-0.7	255:0	Source 0 Alpha	-			
		Project:	А	II		
		Format: MDP_DW_SIMD8				
		Slots [7:0] Source	Slots [7:0] Source 0 Alpha			
1.0-1.7	255:0	oMask				
		Project: All				
		Format: MDPR_OMASK				
		Slots [7:0] oMask. Upper half ignored.				
2.0-2.7	255:0	Red				
		Project:	А	II		
		Format:	N	1DP_DW_SIMD8		
		Slots [7:0] Red				
3.0-3.7	3.0-3.7 255:0 Green					
		Project:	А	II		
		Format:	N	MDP_DW_SIMD8		
		Slots [7:0] Green				
4.0-4.7	255:0	Blue				
		Project:	А	II		
		Format:	N	MDP_DW_SIMD8		



MDP_RTV	MDP_RTW_MA8 - OM SOA SIMD8 Render Target Data Payload			
		Slots [7:0] Blue		
5.0-5.7	255:0	Alpha		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		



OM SIMD16 Render Target Data Payload

MDP	_RTW_M16 - O	M SIMD16	Render Target Data Payload			
Project:	HSW					
Source:	PRM					
Size (in bits):	2304					
Default Value:		0000000, 0x00000000, 0x00000000, 0x00000000				
	·	000000, 0x00000000, 0x00000000, 0x00000000				
		0000000, 0x00000000, 0x00000000, 0x00000000				
	0x00000000, 0x00	0000000, 0x00000000, 0x00000000, 0x00000000				
			00, 0x00000000, 0x00000000, 0x00000000,			
			00, 0x00000000, 0x00000000, 0x00000000,			
			00, 0x00000000, 0x00000000, 0x00000000,			
			00, 0x00000000, 0x00000000, 0x00000000,			
			00, 0x00000000, 0x00000000, 0x00000000,			
			00, 0x00000000, 0x00000000, 0x00000000, 00, 0x00000000, 0x00000000, 0x00000000			
		1				
DWord	Bit		Description			
0.0-0.7	255:0	oMask				
		Project:	All			
		Format:	MDPR_OMASK			
		Slots [15:0] oMask				
1.0-1.7	255:0	Red[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Red				
2.0-2.7	255:0	Red[15:8]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [15:8] Red				
3.0-3.7	255:0	Green[7:0]				
		Project:	All			
		Format:	MDP_DW_SIMD8			
		Slots [7:0] Green				



MDP_RT\	N_M16 -	OM SIMD16	Render Target Data Payload
4.0-4.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Green	·
5.0-5.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
6.0-6.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
7.0-7.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	·
8.0-8.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Alpha	



OM SIMD8 Dual Source Render Target Data Payload

MDP_R	P_RTW_M8DS - OM SIMD8 Dual Source Render Target Data						
		Payload					
Project:	HS	W	N				
Source:	PRI	И					
Size (in bits):	230)4					
Default Value:	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit			Description			
0.0-0.7	255:0	oMask					
		Project: All					
		Format:		MDPR_OMASK			
		oMask for slots	[7:0] and [15:8]. Operation selects upper or lower half.			
1.0-1.7	255:0	Src0 Red					
		Project:	All				
		Format:	N	MDP_DW_SIMD8			
		Slots[7:0] or [15:	:8] of Src0 Red				
2.0-2.7	255:0	Src0 Green					
			А	dl .			
		Format: MDP_DW_SIMD8					
		Slots[7:0] or [15:	:8] of Src0 Gree	en			
3.0-3.7	255:0	Src0 Blue					
		Project:	А	dl .			
		Format:	N	MDP_DW_SIMD8			
		Slots[7:0] or [15:	8] of Src0 Blue	•			



MDP_F	RTW_N	I8DS - OM S	IMD8 Dual Source Render Target Data Payload
4.0-4.7	255:0	Src0 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src0 Alpha
5.0-5.7	255:0	Src1 Red	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Red
6.0-6.7	255:0	Src1 Green	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Green
7.0-7.7	255:0	Src1 Blue	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Blue
8.0-8.7	255:0	Src1 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Alpha



OM SIMD8 Render Target Data Payload

MDP_	RTW_M8	- OM SIMD	8 Ren	der Target Data Payload		
Project:	HSW					
Source:	PRM					
Size (in bits):	1280					
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord	Bit			Description		
0.0-0.7	255:0	oMask				
		Project:		All		
		Format:		MDPR_OMASK		
		Slots [7:0] oMask.	Slots [7:0] oMask. Upper half ignored.			
1.0-1.7	255:0					
		Project:	А	II		
		Format:	N	MDP_DW_SIMD8		
		Slots [7:0] Red				
2.0-2.7	255:0	Green				
		Project:	А	II		
		Format:	N	1DP_DW_SIMD8		
Slots [7:0] Green						
3.0-3.7	255:0	Blue				
		Project:	А	II		
		Format:	N	MDP_DW_SIMD8		
		Slots [7:0] Blue				
4.0-4.7	255:0	Alpha				
		Project:	А	II		
		Format:	N	1DP_DW_SIMD8		
		Slots [7:0] Alpha	1			



MDP_I	RTW_M8	- OM SIMD8 Render Target Data Payload



PALETTE_ENTRY

		PALETTE_ENTRY	
Project:		HSW	
Source:		RenderCS	
Size (in bits):	32	
Default Valu	ue:	0x00000000	
DWord	Bit	Description	
0	31:24	Palette Alpha[0:N-1]	
		Format:	U8
		Alpha channel loaded into the Nth entry of the texture color pa	alette.
	23:16	Palette Red[0:N-1]	
		Format:	U8
		Alpha channel loaded into the Nth entry of the texture color pa	alette.
	15:8	Palette Green[0:N-1]	
		Format:	U8
		Alpha channel loaded into the Nth entry of the texture color pa	alette.
	7:0	Palette Blue[0:N-1]	
		Format:	U8
		Alpha channel loaded into the Nth entry of the texture color pa	alette.



Power Management Interrupt Bit Definition

Power Management Interrupt Bit Definition	Power I	Management	Interrupt	Bit	Definition
--	---------	------------	-----------	-----	-------------------

Project: HSW Source: PRM Size (in bits): 32

Default Value: 0x00000000

The Power Management Interrupt Control Registers all share the same bit definitions from this table.

The DE_IIR ar	The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.		
DWord	Bit	Description	
0	31:26	Unused Int 31 26	
		These interrupts are currently unused.	
	25	PCU Pcode2driver Mailbox Event	
	24	PCU Thermal Event	
	23:14	Unused Int 23 14	
		These interrupts are currently unused.	
	13	VideoEnh MI FLUSH DW Notify	
12 VideoEnh Command Parser Master Error		VideoEnh Command Parser Master Error	
11 VideoEnh MMIO Sync Flush Status 10 VideoEnh Command Parser User Interrupt		VideoEnh MMIO Sync Flush Status	
		VideoEnh Command Parser User Interrupt	
9:7 Unused Int 9 7		Unused Int 9 7	
		These interrupts are currently unused.	
6 Render Frequency Downward Timeout During RC6		Render Frequency Downward Timeout During RC6	
5 RP UP Threshold		RP UP Threshold	
	4	RP DOWN Threshold	
	3	Unused Int 3	
		These interrupts are currently unused.	
	2	Render Geyserville UP Evaluation Interval	
	1	Render Geyserville Down Evaluation Interval	
	0	Unused Int 0	
		These interrupts are currently unused.	



Power Management Interrupt Bit Definition

Power Management Interrupt Bit Definition

Project: **HSW** PRM Source: Size (in bits): 32

0x00000000 Default Value:

The Power Management Interrupt Control Registers all share the same bit definitions from this table. Power Management interrupt bits come to display through the PM interrupt message and are shared between GT and PCU.

The DE_IIR ar	The DE_IIR and GT_IIR and PM_IIR are ORed together to generate the Display interrupt.		
DWord	Bit	Description	
0	31:26	Unused_Int_31_26 These interrupts are currently unused.	
	25	PCU_Pcode2driver_Mailbox_Event This is a write of logic1 via PM interrupt message bit 25	
	24	PCU_Thermal_Event This is a write of logic1 via PM interrupt message bit 24	
	23:14	Unused_Int_23_14 These interrupts are currently unused.	
	13	VideoEnh_MI_FLUSH_DW_Notify This is a write of logic1 via PM interrupt message bit 13	
	12	VideoEnh_Command_Parser_Master_Error This is a write of logic1 via PM interrupt message bit 12	
	11	VideoEnh_MMIO_Sync_Flush_Status This is a write of logic1 via PM interrupt message bit 11	
	10	VideoEnh_Command_Parser_User_Interrupt This is a write of logic1 via PM interrupt message bit 10	
	9:7	Unused_Int_9_7 These interrupts are currently unused.	
	6	Render_Frequency_Downward_Timeout_During_RC6 This is a write of logic1 via PM interrupt message bit 6	
	5	RP_UP_Threshold This is a write of logic1 via PM interrupt message bit 5	
	4	RP_DOWN_Threshold This is a write of logic1 via PM interrupt message bit 4	
	3	Unused_Int_3 These interrupts are currently unused.	
	2	Render_Geyserville_UP_Evaluation_Interval	



Power Management Interrupt Bit Definition		
This is a write of logic1 via PM interrupt message bit 2		
	1	Render_Geyserville_Down_Evaluation_Interval This is a write of logic1 via PM interrupt message bit 1
	0	Unused_Int_0 These interrupts are currently unused.



RENDER_SURFACE_STATE

RENDER SURFACE STATE

Project: HSW Source: PRM

Exists If: //([MessageType] != 'Deinterlace') && ([MessageType] != 'Sample_8x8')

Size (in bits): 256

0x00000000, 0x00000000

This is the normal surface state used by all messages that use SURFACE_STATE except those that use MEDIA_SURFACE_STATE.

DWord Bit Description

0 31:29 Surface Type

Project:	All

Format: U3 Enumerated Type

This field defines the type of the surface.

Value	Name	Description	Project
0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps	All
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps.	All
2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map.	All
3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps.	All
4h	SURFTYPE_BUFFER	Defines an element in a buffer.	All
5h	SURFTYPE_STRBUF	Defines a structured buffer surface.	All
6h	Reserved		All
7h	SURFTYPE_NULL	Defines a null surface.	All

Programming Notes

A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read message (including any sampling engine message) is generated to a null surface, the result is all zeros. Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignored for null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render Target View Extent fields must match the depth buffer's corresponding state for all render target surfaces, including null.All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following: Data Port Media Block Read/Write messages. The Surface Type of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the Surface Type of all other



RENDER SURFACE STATE render targets and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless either the depth buffer or render targets are SURFTYPE_NULL. 28 **Surface Array** Project: ΑII Format: Enable This field, if enabled, indicates that the surface is an array. If this field is enabled, the Surface Type must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE. If this field is disabled and Surface Type is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE CUBE, the Depth field must be set to zero. 27 Reserved Project: ΑII Format: MBZ 26:18 Surface Format Project: ΑII SURFACE_FORMAT Format: Specifies the format of the surface or element within this surface. Refer to the table in section 1.12.4.1.2 for the formats supported and their encodings. **Programming Notes** YUV (YCRCB) surfaces used as render targets can only be rendered to using 3DPRIM_RECTLIST with even X coordinates on all of its vertices, and the pixel shader cannot kill pixels. If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1, this field cannot be set to the following formats: any format with greater than 64 bits per element, if Number of Multisamples is MULTISAMPLECOUNT 8, any compressed texture format (BC*), and any YCRCB* format. This field cannot be a YUV (YCRCB*) format if the **Surface Type** is SURFTYPE_BUFFER or SURFTYPE_STRBUF. 17:16 Surface Vertical Alignment Format: U2 Enumerated Type For Sampling Engine Uncompressed and Render Target Surfaces: This field specifies the vertical alignment requirement for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. This field applies to surface formats other than compressed formats. For other surfaces this field is ignored. Value **Name Description Project** 0h VALIGN 2 Vertical alignment factor j = 2 DevHSW:GT3 1h VALIGN 4 Vertical alignment factor j = 4DevHSW:GT3 2h-3h Reserved Reserved **Project Programming Notes**



HSW

RENDER SURFACE STATE

This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a

multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4.

Use of VALIGN_4 for other surfaces is supported, but uses more memory.

This field must be set to VALIGN_4 for all tiled Y Render Target surfaces.

If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be set to VALIGN_4.

15 Surface Horizontal Alignment

Project:	All
Format:	U1 Enumerated Type

For Sampling Engine Uncompressed and Render Target Surfaces: This field specifies the horizontal alignment requirement for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. This field applies to surface formats other than compressed formats. For other surfaces, this field is ignored.

Value	Name	Description	Project
0h	HALIGN_4	Horizontal alignment factor j = 4	All
1h	HALIGN_8	Horizontal alignment factor j = 8	All

Programming Notes

This field is intended to be set to HALIGN_8 only if the surface was rendered as a depth buffer with Z16 format or a stencil buffer, since these surfaces support only alignment of 8. Use of HALIGN_8 for other surfaces is supported, but uses more memory.

This field must be set to HALIGN 4 if the Surface Format is BC*.

This field must be set to HALIGN_8 if the Surface Format is FXT1.

14 Tiled Surface

Project:	All
Format:	U1 Enumerated Type

This field specifies whether the surface is tiled.

Value Name		Description Project	
0h	FALSE	Linear surface	All
1h	TRUE	Tiled surface	All

Programming Notes

Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit. If Surface Type is SURFTYPE_BUFFER, this field must be FALSE (because buffers are supported only in linear memory). If Surface Type is SURFTYPE_NULL, this field must be TRUE.

If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be TRUE.



RENDER_SURFACE_STATE

13 Tile Walk

THE WAIR		
Project:	All	
Format:	U1 Enumerated Type	

This field specifies the type of memory tiling (XMajor or YMajor) used to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.

Value	Name	Description	Project
0b	TILEWALK_XMAJOR	X major tiling.	All
1b	TILEWALK_YMAJOR	Y major tiling.	All

Programming Notes

Refer to Memory Data Formats for restrictions on TileWalk direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). The corresponding caches must be invalidated before a previously accessed surface is accessed again with an altered state of this bit. This field is ignored when the surface is linear.

12 Vertical Line Stride

Project:	All
Format:	U1 in lines to skip between logically adjacent lines

For 2D non-array surfaces accessed via the Sampling Engine or Data Port: Specifies the number of lines (0 or 1) to skip between logically adjacent lines and supports interleaved (field) surfaces as textures.

For other surfaces, Vertical Line Stride must be zero.

Programming Notes

This bit must not be set if the surface format is a compressed type (BCn*).

If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER NONE.

11 Vertical Line Stride Offset

Project:	All
Format:	U1 in lines of initial offset (when Vertical Line Stride == 1)

For 2D non-array Surfaces accessed via the Sampling Engine or Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0. For other surfaces, Vertical Line Stride Offset must be zero.

10 | Surface Array Spacing

Project:	All
Format:	U1 Enumerated Type

For 1D Array, 2D Array, Cube, and 2D Multisampled Surfaces: This field specifies whether space is reserved between array slices for additional LODs beyond LOD 0. Refer to the "Memory Data Formats" chapter for details on how this field changes the QPitch equation used to determine spacing between array slices in memory. For other surfaces, this field is ignored.

Value	Name	Description	Project



0h	ARYSPC_FULL	Memory space between array slices is reserved for all possible LOD's.	All
1h	ARYSPC_LOD0	Memory space is optimized for surfaces which contain only LOD 0.	All

Programming Notes

If Multisampled Surface Storage Format is MSFMT_MSS and Number of Multisamples is *not* MULTISAMPLECOUNT_1, this field must be set to ARYSPC_LOD0.

9 **Reserved**

Project:	All
Format:	MBZ

8 Render Cache Read Write Mode

Project:	All
Format:	U1 Enumerated Type

For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If clear, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss. For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is reserved and MBZ.

Value	Name	Description	Project
0h		Allocating write-only cache for a write miss	All
1h		Allocating read-write cache for a write miss	All

Programming Notes

This field is provided for performance optimization for Render Cache read/write accesses (from Gen4 EU's point of view).

7:6 | Media Boundary Pixel Mode

Project:	All
Format:	U2 Enumerated Type

For 2D Non-Array Surfaces accessed via the Data Port Media Block Read Message: This field enables control of which rows are returned on vertical out-of-bounds reads using the Data Port Media Block Read Message. In the description below, frame mode refers to Vertical Line Stride = 0, field mode is Vertical Line Stride = 1 in which only the even or odd rows are addressable. The frame refers to the entire surface, while the field refers only to the even or odd rows within the surface. For other surfaces this field is reserved and MBZ.

Value	Name	Description	Project
0h	NORMAL_MODE	the row returned on an out-of-bound access is the	All
		closest row in the frame or field. Rows from the	
		opposite field are never returned.	



			REND	ER_SURFAC	E_STATE		
		1h	Reserved			All	
		2h	PROGRESSIVE_FRAN		on an out-of-bound access is the efframe, even if in field mode.	All	
		3h INTERLACED_FRAME In field mode, the row return access is the closest row in even out-of-bound rows re			e row returned on an out-of-bound est row in the field. In frame mode, nd rows return the nearest even row -bound rows return the nearest odd	All	
	5:0	Cube	Face Enables	<u> </u>			
		Projec		All			
		Forma		J6 bit mask of enable	25		
		to Mei	mory Data Formats for hat storage for disable BZ.	sented by the texture map's border col- veen faces and the cube map memory wided. For other surfaces this field is re	layout.		
		Value			Name		
		1xxxxxb			-X face		
		x1xxx			+X face		
		xx1xxxb			-Y face		
		xxx1x			+Y face		
		xxxx1		-Z face			
		xxxxx	TD		+Z face		
				Programn	ning Notes		
		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 111111b (all faces enabled). This field is ignored unless the Surface Type SURFTYPE_CUBE.					
1 :	31:0	Surfac	e Base Address				
		Project: All					
		Format: GraphicsAddress[31:					
		Specifi	ies the byte-aligned b				
				Programn	ning Notes		
	For SURFTYPE_BUFFER render targets, this field sp element of the surface. The surface is interpreted a type. The address must be naturally-aligned to the R32G32B32A32_FLOAT elements must be 16-byte				erpreted as a simple array of that single ned to the element size (e.g., a buffer co	eleme	



RENDER SURFACE STATE For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base texture. The Base Address for linear render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient). Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE BUFFER, depth buffers cannot. Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm. For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions. 31:30 Reserved 2 ΑII Project: MBZ Format: 29:16 **Height** Project: ΑII U14 Format: This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size. Value Name **Description** SURFTYPE 1D: must be zero [0,16383] SURFTYPE_2D: height of surface - 1 (y/v dimension) [0,2047] SURFTYPE_3D: height of surface - 1 (y/v dimension)

SURFTYPE_CUBE: height of surface - 1 (y/v dimension)

[0,16383]



RENDER SURFACE STATE [0,16383] SURFTYPE_BUFFER/STRBUF: contains bits [20:7] of the number of entries in the buffer - 1 **Programming Notes** For typed buffer and structured buffer surfaces, the number of entries in the buffer ranges from 1 to 2²⁷. For raw buffer surfaces, the number of entries in the buffer is the number of bytes which can range from 1 to 2³⁰. After subtracting one from the number of entries, software must place the fields of the resulting 27-bit value into the Height, Width, and Depth fields as indicated, right-justified in each field. Unused upper bits must be set to zero.If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frameThe Height of a render target must be the same as the Height of the other render targets and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0. If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value. If the surface is a stencil buffer, the height must be set to 1/2x the value true surface height, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8). If Surface Format is PLANAR*, this field must be a multiple of 4 Note: **Project** DevHSW:GT3:A0 **Note:** Render Target Write does not support more than 8190 number of elements for SURFTYPE BUFFER. 15:14 Reserved Project: ΑII MBZ Format: 13:0 Width ΑII Project: U14-1 Format: This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels or texels. For buffers, this field specifies a portion of the buffer size. For surfaces accessed with the Media Block Read/Write message, this field is in units of DWords except when used for IECP and the output surface format is NV12 (R16_UNORM), this field is in units of Words. Value Name Description



				RENDER_SURFACE_STAT	E		
		[0, 16383]		SURFTYPE_1D: width of surface - 1 (x/u di	mension)		
		[0, 16383]		SURFTYPE_2D: width of surface - 1 (x/u di	mension)		
		[0, 2047]		SURFTYPE_3D: width of surface - 1 (x/u dir	mension)		
		[0, 16383]		SURFTYPE_CUBE: width of surface - 1 (x/u	dimension)		
		[0, 127]		SURFTYPE_BUFFER/STRBUF: contains bits [6:0] of the number of entries in the buffer - 1			
				Programming Notes			
		For surface types other than SURFTYPE_BUFFER or STRBUF The Width specified by this field must be less than or equal to the surface pitch (specified in bytes viathe Surface Pitch field) cube maps, Width must be set equal to the Height.For MONO8 textures, Width must be a multiple of 32 texels. The Width of a render target must be the same as the Width of the ot render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). The Width of a render target with YUV surface format must be a multiple of 2. For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (size of the buffer must be a multiple of 4 bytes).					
If the surface is a stencil buffer, the width must be set to 2x the value true stencil buffer is stored with two rows interleaved. For details on the separatorage format in memory, see GPU Overview (vol1a), Memory Data Form 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).			on the separate stencil buffer				
				at is PLANAR*, this field must be a multiple	of 4		
3	31:21	Depth					
		Project:			All		
		Format:			U11		
		elements the volum	allowed e textu	s the total number of levels for a volume tex to be accessed starting at the Minimum Arr re is MIP-mapped, this field specifies the dep specifies a portion of the buffer size.	ray Element for arrayed surfaces. If		
		Value	Name	Description	on		
		[0,2047]		SURFTYPE_1D: number of array elements -	1		
		[0,2047]		SURFTYPE_2D: number of array elements -	1		
		[0,2047]		SURFTYPE_3D: depth of surface - 1 (z/r dim	ension)		
		[0,2047]		SURFTYPE_CUBE: number of array elements range]	s - 1 [see programming notes for		
		[0,1023]		SURFTYPE_BUFFER: contains bits [30:21] of - 1 for Surface Format RAW.	the number of entries in the buffer		



[0,63]	SURFTYPE_BUFFER: Contains bits [26:21] of the number of entries in the buffer - 1 for other surface formats.
[0,63]	SURFTYPE_STRBUF: contains bits [26:21] of the number of entries in the buffer - 1

Programming Notes

The Depth of a render target must be the same as the Depth of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).For SURFTYPE_CUBE:For Sampling Engine Surfaces, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero.For SURFTYPE_BUFFER: The range of this field is [0,63] unless the Surface Format is RAW and Surface Ptich is 1 byte.

For SURFTYPE_1D, 2D, and CUBE: The range of this field is reduced by one for each increase from zero of **Minimum Array Element**. For example, if **Minimum Array Element** is set to 1024 on a 2D surface, the range of this field is reduced to [0,1023].

20:18 Integer Surface Format

Project:	HSW
Format:	U3

This field indicates whether an integer format is used. It is used as a cache-line offset to border color table. See SAMPLER_BORDER_COLOR_STATE for details. Only two values are legal for this field as shown below.

For integer formats, there are different possible cases depending on the bits per channel and bits per texel of the surface format.

HW supports only 1 index for a given Sampler Border Color state and Sampler State. So, SW will have to program the table in **SAMPLER_BORDER_COLOR_STATE** at offsets DWORD16 to 19, as per the integer surface format type.

Value	Name	Description
000b		Not integer or default color on integer not required
001b		Integer format is used
[010b,111b]		Reserved

17:0 Surface Pitch

Project:	All
Format:	U18 pitch in (#Bytes - 1)

This field specifies the surface pitch in (#Bytes - 1). For surfaces of type SURFTYPE_BUFFER and SURFTYPE_STRBUF, this field indicates the size of the structure.

Value	Name	Description
[0,2047]		For surfaces of type SURFTYPE_BUFFER: representing [1B, 2048B]
[0,2047]		For surfaces of type SURFTYPE_STRBUF: representing [1B, 2048B]
[0,262143]		For other linear surfaces: representing [1B, 256KB]
[511,262143]		For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]



[127,262143] For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]

Programming Notes

For linear render target surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of 2 * element size for YUV surface formats. For linear surfaces with Surface Type of SURFTYPE_STRBUF, the pitch must be a multiple of 4 bytes. For other linear surfaces, the pitch can be any multiple of bytes. For tiled surfaces, the pitch must be a multiple of the tile width.

If the surface is a stencil buffer, the pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).

4 31 Reserved

Project: All

Exists If: [Surface Type] != 'SURFTYPE_STRBUF'

Format: MBZ

30:29 Render Target Rotation

Project:	All
Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
Format:	U2 Enumerated Type

For Render Target Surfaces: This field specifies the rotation of this render target surface when being written to memory.For Other Surfaces:This field is ignored.

Value	Name	Description	Project
0h	RTROTATE_0DEG	No rotation (0 degrees)	All
1h	RTROTATE_90DEG	Rotate by 90 degrees	All
2h	Reserved		All
3h	RTROTATE_270DEG	Rotate by 270 degrees	All

Programming Notes

Rotation is not supported for render targets of any type other than simple, non-mip-mapped, non-array 2D surfaces. The surface must be using tiled with X major.Width and Height fields apply to the dimensions of the surface before rotation.For 90 and 270 degree rotated surfaces, the Height (rather than the Width) must be less than or equal to the Surface Pitch (specified in bytes).For 90 and 270 degree rotated surfaces, the actual Height and Width of the surface in pixels (not the field value which is decremented) must both be even.Rotation is supported only for surfaces with the following surface formats: B5G6R5_UNORM, B5G6R5_UNORM_SRGB, R8G8B8[A|X]8_UNORM, R8G8B8[A|X]8_UNORM_SRGB, B8G8R8[A|X]8_UNORM, B10G10R10A2_UNORM, B10G10R10A2_UNORM_SRGB, R10G10B10A2_UNORM, R10G10B10A2_UNORM_SRGB, R16G16B16A16_FLOAT, R16G16B16X16_FLOAT.Rotation is not supported for typed UAV messages



			RENDER	_SUR	FACE_STATE	
31:27	Reserve	ed				
	Project	:	All			
	Exists I	f:	[Surface Type]	== 'SUR	RFTYPE_STRBUF'	
	Format	t:	MBZ			
28:18	Minimu	ım Array E	lement			
	Project	:	All			
	Exists I	f:	[Surface Type] != 'SUR	ftype_strbuf'	
	Format	t:	U11			
	minimu delivered field incommended to added to Cube Su that can this valudelivered	m array ele ed array ind dicates the i to the delive urfaces:This in be accesse ue, although ed array ind iner Surfaces Value	ment that can ex before it is minimum 'R' cered array indefield indicates ed as part of the this field is n	be acces used to a coordinate ex before the mini nis surfact ot restrict used to a st be set	Typed 1D and 2D Surfaces: This field indicates sed as part of this surface. This field is added to address the surface. For Render Target 3D Surface on the LOD currently being rendered to. This it is used to address the surface. For Sampling mum array element in the underlying 2D surface (the cube array index is multipled by 6 to costed to only multiples of 6). This field is added address the surface. To zero. Description 1D/2D/cube surfaces 3D surfaces	to the aces:This is field is Engine ace array mpute
17:7	<u> </u>	Target Vie	w Extent		I	
	Project		All			
	Exists I	f:	[Surface Type] != 'SURFTYPE_STRBUF'			
	Format	t:	U11			
	minus 1	on the LO	D currently be	ing rende	ndicates the extent of the accessible 'R' coordiered to.For Render Target 1D and 2D Surfaces: th field.For Other Surfaces:This field is ignored Description	This field
	[0,2047	7]		to ind	icate extent of [1,2048]	
6	Multisa	mpled Sur	face Storage	Format		
	Project:		All			
	Exists If: [[Surface Type] != 'SURFTYPE_STRBUF'			
	Format: U		U1 Enumerated Type			
	This field indicates the storag		the storage fo	rmat of t	he multisampled surface.	
	Value	N	ame		Description	Project
	0h	0h MSFMT_MSS		Multsan target	npled surface was/is rendered as a render	All
	1h	MSFMT_DI	EPTH_STENCIL	Multisa	mpled surface was rendered as a depth or	All



stencil buffer

Programming Notes

All multisampled render target surfaces must have this field set to MSFMT_MSSIF this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "ld2dms", "resinfo", and "sampleinfo".

This field is ignored if Number of Multisamples is MULTISAMPLECOUNT_1

Note	Description	Project
	If the surface's Number of Multisamples is MULTISAMPLECOUNT_8, Width is >=	HSW
	8192 (meaning the actual surface width is $ > = 8193 $ pixels), this field must be set	
	to MSFMT_MSS.	

5:3 **Number of Multisamples**

Project:	All
Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'
Format:	U3 Enumerated Type

This field indicates the number of multisamples on the surface.

Value	Name	Project
0h	MULTISAMPLECOUNT_1	All
1h	Reserved	All
2h	MULTISAMPLECOUNT_4	All
3h	MULTISAMPLECOUNT_8	All
4h-7h	Reserved	All

Programming Notes

If this field is any value other than MULTISAMPLECOUNT_1, the Surface Type must be SURFTYPE 2D

This field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine surface or Render Target surface.

This field must be set to MULTISAMPLECOUNT_1 for SINT MSRTs when all RT channels are not written

If this field is any value other than MULTISAMPLECOUNT_1, Surface Min LOD, Mip Count / LOD, and Resource Min LOD must be set to zero

26:0 Minimum Array Element

Project:	All
Exists If:	[Surface Type] == 'SURFTYPE_STRBUF'

This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface.

ı	nela is daded to the delivered dirag	Thack before it is asca to address the sarrace.
ı		
l	Value	Name



			REND	ER_	SURFAC	E_STA	TE	
		[0,226]						
	2:0	Multisample Position Palette Index						
		Project: HSW						
		Exists If: [Surface Type] != 'SURFTYPE_STRBUF'						
		This field indicates the index into the sample position palette that the multisampled surface is using. This field is only used as a return value for the sampleinfo message, and is otherwise not used by hardware.					pleinfo message, and is otherwise not	
			Value				Name	
		[0,7]						
5	31:25	X Offset			I			
		Project:			All			
		Format:			PixelOffset[8		Surface Base Address to the start	
		tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 2-high pixel) resolution.						
		Value	Name				Description	
		[0,508] in multiples of 4 (low 2 bits missing)						
		Programming Notes						
		assumed to be For Surface For If Render Targ If Surface Typ This field mus programmed s	eccessed with the 32 bits in wide ormat with other get Rotation is the is SURFTYPE at the zero if Susuch that (maxurfaces, the pixel	he Dalth. er that set to _STRE rface X of	ata Port Medi an 8, 16, 32, 6 o other than F BUF, this field Format is PLA the draw rect	4, or 128 b RTROTATE_ must be zo ANAR*. For angle)+Xo	ad/Write message, the pixel size is bits per pixel, this field must be zero. ODEG, this field must be zero. ero. all other surfaces, Xoffset must be offset < 16K (max surface width) Pixel offset specified in this case is	
	24	Reserved					I	
		Project: All						
		Format:					MBZ	
	23:20	Y Offset			A.11			
		Project:			All	.11		
		Format:	C 41 · ·	l - ((RowOffset[4		and Branch Market College	
		This field specifications surface. (See ac					ace Base Address to the start of the	
		l - · · · · · · ·		· ·				



RENDER SURFACE STATE [0,30] in multiples of 2 (low bit missing) **Programming Notes** For linear surfaces, this field must be zero. For render targets in which the Render Target Array Index is not zero, this field must be zero. For Surface Format with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero. If Render Target Rotation is set to other than RTROTATE_ODEG, this field must be zero. For surfaces accessed in field mode (Vertical Line Stride = 1 or equivalent Media Block Read/Write message override), this field must be set to a multiple of 4. If Surface Type is SURFTYPE_STRBUF, this field must be zero. This field must be zero if Surface Format is PLANAR*. For all other surfaces, Yoffset must be programmed such that (Maximum Yof draw rectangle) + Yoffset < 16K (max surface height) 19:16 | Surface Object Control State Project: ΑII MEMORY_OBJECT_CONTROL_STATE Format: Specifies the memory object control state for this surface. 15:8 Reserved ΑII Project: MBZ Format: 7:4 **Surface Min LOD** ΑII Project: Format: U4 in LOD units For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (sample_I, Id, or resinfo message types) before it is used to address the surface. For Other Surfaces: This field is ignored. **Value Name** [0,14]**Programming Notes** This field must be zero if the Surface Format is MONO8 3:0 **MIP Count / LOD** Project: All Format: | Sampling Engine and Typed Surfaces: U4 in (LOD units - 1)Render Target Surfaces: U4 in LOD units For Sampling Engine Surfaces: This field indicates the number of MIP levels allowed to be accessed starting at **Surface Min** LOD, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For Id*



messages, out-of-bounds behavior results for LODs outside of the range specified in this field.

For Render Target Surfaces:

This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the Surface Min LOD field, which is ignored for render target surfaces.

For Other Surfaces:

This field is reserved: MBZ

Value	Name	Description	Project
[0,14]		Sampling Engine and Typed Surfaces: representing [1,15] MIP levels	
[0,14]		Render Target Surfaces: representing LOD	
0		Other Surfaces	
0h	Disable		All
1h	Enable		All

Programming Notes

The LOD of a render target must be the same as the LOD of the other render target(s) and of the depth buffer (defined in 3DSTATE DEPTH BUFFER).

For render targets with YUV surface formats, the LOD must be zero.

It is not legal to have more than one 1x1 mipmap. Software must ensure that MIP Count is set to end on the first 1x1 mipmap (or before).

31:30 Reserved: MBZ

Project:	All
Exists If:	[Surface Format] == 'PLANAR'
Format:	MBZ

29:16 X Offset for UV Plane

Exists If:	[Surface Format] == 'PLANAR'	l
Format:	U14 Row Offset	l

This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the interleaved UV plane. This field is only used for PLANAR surface formats.

Programming Notes

This field must indicate an even number of pixels.

15:14 Reserved

itesei veu	icoci veu							
Project:	All							
Exists If:	[Surface Format] == 'PLANAR'							
Format:	MBZ							



			KENDEK	_SURFACE_STATE			
31:12	MCS Base Address						
	Project:	All					
	Exists If:	([Su	face Format] !=	'PLANAR') AND ([MCS Enable] == 'Enabled')			
	Format:	Grap	hicsAddress[31:	12]			
	Specifies the specified in	e address of the MCS surface associated with the MSS surfa					
				Programming Notes			
	The MCS	surface	must be stored	l as Tile Y.			
			•	Width, Depth, Surface Min LOD, MIP Count / LOD, Surface ray Spacing, and Minimum Array Element with the primary			
31:6	Append C	ounte	r Address				
	Project:	All					
	Exists If:	([Sur	face Format] !=	'PLANAR') AND ([MCS Enable] == 'Disabled')			
	Format:	Grap	hicsAddress[31:	6]			
11:3	Specifies the 64byte-aligned base address of the Append counter associated with this surface specified in other SURFACE_STATE fields.						
11.5							
	Project:	All					
	Project: Exists If:		face Formatl!=	'PLANAR') AND ([MCS Fnable] == 'Fnabled')			
	Exists If:	([Su		'PLANAR') AND ([MCS Enable] == 'Enabled')			
	Exists If: Format:	([Sur	pitch in #Tiles				
	Exists If: Format:	([Sur U9-1	pitch in #Tiles	ce pitch in (#Tiles - 1).			
	Exists If: Format: This field s	([Sur U9-1	pitch in #Tiles s the MCS surfac				
5:2	Exists If: Format: This field s Value [0,511]	([Sur U9-1	pitch in #Tiles s the MCS surfac	ce pitch in (#Tiles - 1). Description			
5:2	Exists If: Format: This field s Value [0,511] Reserved	([Sur U9-1	pitch in #Tiles s the MCS surfac	ce pitch in (#Tiles - 1). Description			
5:2	Exists If: Format: This field s Value [0,511]	([Sui U9-1 pecifie e	pitch in #Tiles s the MCS surface Name	ce pitch in (#Tiles - 1). Description			
5:2	Exists If: Format: This field s Value [0,511] Reserved Project:	([Sui U9-1 pecifie e	s the MCS surface Name face Format] !=	ce pitch in (#Tiles - 1). Description representing [1 tile, 512 tiles]			
	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format:	([Sur	s the MCS surface Name face Format] !=	ce pitch in (#Tiles - 1). Description representing [1 tile, 512 tiles]			
5:2	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If:	([Sur	s the MCS surface Name face Format] !=	ce pitch in (#Tiles - 1). Description representing [1 tile, 512 tiles]			
	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format:	([Sur U9-1 pecifie e All ([Sur MBZ	s the MCS surface Name face Format] !=	ce pitch in (#Tiles - 1). Description representing [1 tile, 512 tiles]			
	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format: Reserved Project:	([Sur U9-1 pecifie e All ([Sur MBZ	s the MCS surface Name face Format] !=	Description representing [1 tile, 512 tiles] 'PLANAR') AND ([MCS Enable] == 'Disabled')			
2:1	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format: Reserved Project: Exists If: Format:	([Sur U9-1 pecifie e All ([Sur MBZ	s the MCS surface Name face Format] !=	Description representing [1 tile, 512 tiles] 'PLANAR') AND ([MCS Enable] == 'Disabled')			
	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format: Reserved Project: Exists If:	([Sur U9-1 pecifie e All ([Sur MBZ	s the MCS surface Name face Format] !=	Description representing [1 tile, 512 tiles] 'PLANAR') AND ([MCS Enable] == 'Disabled')			
2:1	Exists If: Format: This field s Value [0,511] Reserved Project: Exists If: Format: Reserved Project: Exists If: Format: Append Company	([Sur U9-1 pecifie e All ([Sur MBZ All ([Sur MBZ	face Format]!=	Description representing [1 tile, 512 tiles] 'PLANAR') AND ([MCS Enable] == 'Disabled')			



			RE	ND	ER_SUR	FACE_STATE				
		Enables the use of the Append Counter with this surface. If disabled, all other Append counter fields are ignored.								
	13:0	Y Offset for UV Plane								
		Exists If:	[:	Surfa	ce Format] ==	= 'PLANAR'				
		Format: 14 Row Offset								
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the interleaved UV plane. This field is only used for PLANAR surface formats.								
					Prog	gramming Notes				
		This field	must indicate	an e	ven number (bit 0 = 0).				
	0	MCS Enab	ole							
		Project:	,	All						
		Exists If:]	[Surfa	ice Format] !=	· 'PLANAR'				
		Format:	I	Enabl	e					
		Enables the use of the MCS with this surface. If disabled, all other MCS fields are ignored. For Render Target and Sampling Engine Surfaces: If the surface is multisampled (Number of Multisamples any value other than MULTISAMPLECOUNT_1), this field must be enabled. For Other Surfaces: This field and the other MCS fields are ignored.								
		Programming Notes								
		When accessing a multisampled surface using the sampling engine, the MCS surface is real a separate pass and is considered by hardware to be an independent surface. This same bitfield is used when MCS is enabled; also when disabled.								
		Note			Description					
		sur sur en	If this field is disabled and the sampling engine <i>ld_mcs</i> message is issued on thi surface, the MCS surface may be accessed. Software must ensure that the surface is defined to avoid GTT errors. This same bitfield is used when MCS is enabled; also when disabled. This field must be set to 0 for all SINT MSRTs when all RT channels are not written							
7	31:28	Reserved								
		Project:				DevHSW+				
		Format:				MBZ				
	27:25	Shader Channel Select R								
		Project:			DevHSW+					
		Format:		1	U3 Enumerated Type					
		Specifies v	which surface	chanr	nel is read or	written in the R shader channel.				
		Value	Name			Description				
		0	SCS_ZERO		Shader chan	nel is set to 0.0				
		1	SCS_ONE		Shader chan	nel is set to 1.0				



2	Reserved	reserved
3	Reserved	reserved
4	SCS_RED	Shader channel is set to surface red channel
5	SCS_GREEN	Shader channel is set to surface green channel
6	SCS_BLUE	Shader channel is set to surface blue channel
7	SCS_ALPHA	Shader channel is set to surface alpha channel

Programming Notes

The Shader channel selects also define which shader channels are written to which surface channel. If the Shader channel select is SCS_ZERO or SCS_ONE then it is not written to the surface. If the shader channel select is SCS_RED it is written to the surface red channel and so on. If more than one shader channel select is set to the same surface channel only the first shader channel in RGBA order will be written. Each shader channel select must be set to the same surface channel (R = SCS_RED, G = SCS_GREEN, B = SCS_BLUE, A = SCS_ALPHA) if the surface is accessed via the sampler's sample_unorm* or sample_8x8 messages.

The Shader Channel Select fields do not affect the following sampling engine message types: resinfo, sampleinfo, LOD, and Id_mcs. These messages behave as if each Shader Channel Select is set to the same color surface channel.

For the sampling engine *gather4** messages, the Gather4 Source Channel Select field in the message header defines which channel's Shader Channel Select is used to select the surface channel to be sampled. Other Shader Channel Select fields are ignored.

For the sampling engine *sample*_c* and *gather4*_c* messages, the compare operation always occurs on the red channel from the surface regardless of the setting of the Shader Channel Select fields.

For normal behavior, each Shader Channel Select shold be set to the value indicating that same channel (i.e. Shader Channel Select Red is set to SCS_RED, Green set to SCS_GREEN, etc.)

Note:

Note: gather4*_c compare component will not be red when Shader Channel Select is not one to one mapping

27.22	Shader Chamier Select G						
	Project:	DevHSW+					
21:19	Shader Channel Select B						
	Project:	DevHSW+					
18:16	Shader Channel Select A						
	Project:	DevHSW+					
15:12	Reserved						

Format: MBZ

11:0 | Resource Min LOD

24.22 Shader Channel Select G



RENDER_SURFACE_STATE

Format: U4.8 in LOD units

For Sampling Engine Surfaces: This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the use of this field. For Other Surfaces: This field is ignored.

Value	Name
[0,14]	

Programming Notes

This field must be zero if the Surface Format is MONO8

This field must be zero if the **ChromaKey Enable** is enabled in the associated sampler.



Replicated SIMD16 Render Target Data Payload

MDP_RTW_16REP - Replicated SIMD16 Render Target Data								
	Payload							
Project: HSW								
Source:	PRM							
Size (in bits): 256								
Default Value:	0x00000000, 0x00000		0x0000000, 0x00000000, 0x00000000,					
DWord	Bit		Description					
0.0-0.7	255:0	RGBA	RGBA					
		Project:	All					
		Format:	MDPR_RGBA					
RGBA for all slots [15:0]								



$Rounding Precision Table_3_Bits$

Rounding	aPreci:	sionTal	ole 3	Bits
----------	---------	---------	-------	-------------

Project: HSW Source: PRM Size (in bits): 3

Default Value: 0x00000000

DWord	Bit	Description	
0	2:0	Rounding Precision	
		Format:	U3
		Value	Name
		000b	+1/16
		001b	+2/16
		010b	+3/16
		011b	+4/16
		100b	+5/16
		101b	+6/16
		110b	+7/16
		111b	+8/16



S0A SIMD16 Render Target Data Payload

MDP_RT	W_A16 - S0	OA SIMD16 Re	nder Target Data Payload		
Project:	HSW				
Source:	PRM				
Size (in bits):	2560				
Default Value:	0x0000000, 0x00000000, 0x00000000, 0x00000000				
DWord	0x00000000, 0x00		Description		
0.0-0.7	255:0	Source 0 Alpha[7:0]	Description		
0.0 0.7	233.0	Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source 0 Alp	pha		
1.0-1.7	255:0	Source 0 Alpha[15:7]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Source 0 A	lpha		
2.0-2.7	255:0	Red[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
3.0-3.7	255:0	Red[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		



		Slots [15:8] Red	
4.0-4.7	255:0	Green[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Green	
5.0-5.7	255:0	Green[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Greer	1
6.0-6.7	255:0	Blue[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Blue	
7.0-7.7	255:0	Blue[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Blue	
8.0-8.7	255:0	Alpha[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Alpha	
9.0-9.7	255:0	Alpha[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8



S0A SIMD8 Render Target Data Payload

MDP	_RTW_A8 - 9	SOA SIMD8	Render Target Data Payload		
Project:	HSW				
Source:	PRM				
Size (in bits):	1280				
Default Value:	0x00000000, 0x 0x00000000, 0x 0x00000000, 0x 0x00000000, 0x 0x00000000, 0x	00000000, 0x00000 00000000, 0x00000 00000000, 0x00000 00000000, 0x00000	000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	Source 0 Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source	Slots [7:0] Source 0 Alpha		
1.0-1.7	255:0	Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
2.0-2.7	255:0	Green			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
3.0-3.7	255:0	Blue			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
4.0-4.7	255:0	Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			



MDP_RTW_A8 - S0A SIMD8 Render Target Data Payload



SAMPLER_8x8_STATE

	SAMPLER_8x8_STATE
Project:	HSW
Source:	PRM
Exists If:	//MessageType == 'Sample_8x8'
Size (in bits):	4416
Default Value:	0x000000000, 0x00000000, 0x00000000, 0x00000000
The 8x8 coefficien	nts and other state used by the sample_8x8 message are stored as indirect state, pointed to by

The 8x8 coefficients and other state used by the sample_8x8 message are stored as indirect state, pointed to by a field in SAMPLER_STATE. There are four different tables loaded using this structure (0X, 0Y, 1X, and 1Y). Each table is stored as an array of 17 elements, each with either 4 or 8 coefficients.

DWord	Bit	Description				
0	31:24	Table 0X Filter Coefficient[0,3]				
		Format: S1.6 In 2's complement format				
		Description Project				
		Range: [-2.0, +2.0)				
	23:16	Table 0X Filter Coefficient[0,2]				
		Format:	Format: S1.6 In 2's complement format			



		S	AMPLER_8x8_STATE					
		Range: [-1, +1)						
	15:8	Table 0X Filter Coefficient[0,1]						
	15.6	Format:	S1.6 In 2's complement format					
		Range = $[-2^{-1}, +2^{-1})$	51.0 In 2 3 complement format					
			Programming Notes					
		Must be zero if the	format is R10G10B10A2_UNORM or R8G8B8	BA8_UNORM.				
	7:0	Table 0X Filter Coe	fficient[0,0]					
		Format:	S1.6 In 2's complement format					
		Range = $[-2^{-2}, +2^{-2})$						
			Programming Notes					
		Must be zero if the	format is R10G10B10A2_UNORM or R8G8B8	BA8_UNORM				
1	31:24	Table 0X Filter Coe						
			Format: S1.6 In 2's complement format					
		Range = $[-2^{-2}, +2^{-2})$						
	23:16	Table 0X Filter Coefficient[0,6]						
		Format:	S1.6 In 2's complement format					
		Range = $[-2^{-1}, +2^{-1})$						
	15:8	Table 0X Filter Coe	fficient[0,5]					
		Format:	S1.6 In 2's complement format					
		Range: [-1, +1)						
	7:0	Table 0X Filter Coe	fficient[0,4]					
		Format:	S1.6 In 2's complement format					
			Description	Project				
		Range: [-2.0, +2.0)	Sestription	HSW				
23	31:24	Table 0Y Filter Coe	fficient[0.7]					
23	32.21	Format:	S1.6 In 2's complement format					
		Range = $[-2^{-2}, +2^{-2})$	·					
	23:16	Table 0Y Filter Coe	fficient[0,6]					
		Format:	S1.6 In 2's complement format					
		Range = $[-2^{-1}, +2^{-1})$						
	15:8	Table 0Y Filter Coe	fficient[0,5]					



			S	AMPLER_8x8_STATE			
		Format:		S1.6 In 2's complement format			
		Range: [-1	., +1)	'			
	7:0	Table 0Y	Filter Coe	fficient[0,4]			
		Format:		S1.6 In 2's complement format			
				Description	Project		
		Range: [-2	2.0, +2.0)		HSW		
4	31:24	Table 1X	Filter Coe	fficient[0,3]			
		Format:		S1.6 In 2's complement format			
		Range: [0.0	0, +2.0)				
	23:16	Table 1X	Filter Coe	fficient[0,2]			
		Format:		S1.6 In 2's complement format			
		Range: [-1	., +1)				
	15	Adaptive Filter for all channels					
		Only to be enabled if 8-tap Adaptive filter mode is on. Else it should be disabled.					
		Value		Name			
		0		e adaptive filter on UV/RB channels			
		p saute dauptire inter on on on, the analysis					
	14	Enable RGB Adaptive for RGB input only: This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input					
		Value		Name	·		
		1 E	nable the	RGB Adaptive filter using the equation	(Y=(R+2G+B)>>2)		
		0 Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter					
	13:0	Reserved					
		Format:		M	BZ		
5	31:16	Reserved					
		Format:		M	BZ		
	15:8	Table 1X	Filter Coe	fficient[0,5]			
		Format:		S1.6 In 2's complement format			
		Range: [-1, +1)					
	7:0	Table 1X	Filter Coe	fficient[0,4]			
		Format:		S1.6 In 2's complement format			
		Range: [0.0	0, +2.0)				



			SAMPLER_8x8_STATE					
67	31:16	Reserved						
		Format:	MBZ					
	15:8	Table 1Y Filter (Coefficient[0,5]					
		Format:	S1.6 In 2's complement format					
		Range: [-1, +1)						
	7:0	Table 1Y Filter (Coefficient[0,4]					
		Format:	S1.6 In 2's complement format					
		Range: [0.0, +2.0						
815	31:0	Filter Coefficien	t[1,7:0]					
1623	31:0	Filter Coefficien	t[2,7:0]					
2431	31:0	Filter Coefficien	t[3,7:0]					
3239	31:0	Filter Coefficien	Filter Coefficient[4,7:0]					
4047	31:0	Filter Coefficien	Filter Coefficient[5,7:0]					
4855	31:0	Filter Coefficien	Filter Coefficient[6,7:0]					
5663	31:0	Filter Coefficien	t[7,7:0]					
6471	31:0	Filter Coefficien	Filter Coefficient[8,7:0]					
7279	31:0	Filter Coefficien	Filter Coefficient[9,7:0]					
8087	31:0	Filter Coefficien	t[10,7:0]					
8895	31:0	Filter Coefficien	t[11,7:0]					
96103	31:0	Filter Coefficien	t[12,7:0]					
104111	31:0	Filter Coefficien	t[13,7:0]					
112119	31:0	Filter Coefficien	t[14,7:0]					
120127	31:0	Filter Coefficien	t[15,7:0]					
128135	31:0	Filter Coefficien	t[16,7:0]					
136	31:24	Default Sharpne	ess Level					
		Format:	U8					
		When adaptive s	caling is off, determines the balance between sharp and smooth scalers.					
		Value	Name					
		0 0	Contribute 1 from the smooth scalar					
		255	Contribute 1 from the sharp scalar					
	23:16	Max Derivative	4 Pixels					
		Format:	U8					
	Used in adaptive filtering to specify the lower boundary of the smooth 8 pixel area.							



			SAMPLER_8x	8_STAT	E		
	15:8	Max Derivative 8	Pixels				
		Format:				U8	
		Used in adaptive fil	Itering to specify the I	ower bounda	ry of the	smooth 8 pixel area.	
	7	Reserved					
		Format:			MBZ		
	6:4	Transition Area w	ith 4 Pixels				
		Format:				U3	
	Used in adaptive filtering to specify the width of the transition area for the 4 pixel calculation.						
	3	Reserved					
		Format:			MBZ		
	2:0	Transition Area w	ith 8 Pixels				
		Format:				U3	
	Used in adaptive filtering to specify the width of the transition area for the 8 pi calculation.					area for the 8 pixel	
137	31:23	Reserved					
		Format:			MBZ		
	22	Bypass X Adaptive	e Filtering				
		Format:		Disab	le		
			X direction will use I filters rather than the	-		rel to blend between the	
		Value	Name				
		1	Disable X adaptive fi	ltering			
		0	Enable X adaptive fil	tering			
	21	Bypass Y Adaptive	e Filtering				
		Format:		Disab	le		
		When disabled, the Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.					
		Value	filters rather than the				
			Name Disable V adaptive filtering				
		0	Disable X adaptive filtering Enable X adaptive filtering				
	20.2		Eliable X adaptive III	tering			
	20:2	Reserved Format:			MBZ		
	1		n All Chamarit		IVIDZ		
	1	Adaptive Filter for	r All Channels	Dov/HCM.			
		Project:		DevHSW+			



	SAMPLER_8x8_STATE						
		Format	· ·	U1			
		Enable (1) or disable (0) the adaptive filter on UV/RB channels.					
	0	RGB Ad	laptive				
		Project:		DevHSW+			
		Format:		U1			
		Value		Name			
		0	Disable the RGB Adaptive equation and use G-Ch directly for the adaptive f				
		1	Enable the RGB Adaptive filter using the equation Y=(R+2G+B)>>2				



SAMPLER_BORDER_COLOR_STATE

SAMPLER BORDER COLOR STATE

Project: HSW Source: PRM Size (in bits): 640

0x00000000, 0x00000000

This structure is pointed to by a field in SAMPLER_STATE. The interpretation of the border color depends on the Texture Border Color Mode field in SAMPLER_STATE as follows:In DX9 mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5_UNORM is missing the alpha channel), the value from the border color, if selected, will be used even for the missing channels.In DX10/OGL mode, the format of the border color is R32G32B32A32_FLOAT, regardless of the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field.

Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the **Surface Type** 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit		Description			
0	31:24	Border Co	Border Color Alpha			
		Exists If: Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'				
		Format:	UNORM8			
		Texture Bo	order Color Mode = DX9			



		SAM	PLER_BORDER_COLOR_STATE		
	23:16	Border Co	olor Blue		
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	UNORM8		
		Texture Bo	order Color Mode = DX9		
	15:8		olor Green		
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	UNORM8 order Color Mode = DX9		
		rexture bo	order Color Mode – DA9		
	31:0	Border Co	olor Red - (DX10/0GL)		
		Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX10/0GL'		
		Format:	IEEE_FP		
		Texture Bo	order Color Mode = DX10/OGL		
	7:0	Border Co	olor Red - (DX9)		
	7.0	Exists If:	Structure[SAMPLER_STATE][Texture Border Color Mode] == 'DX9'		
		Format:	UNORM8		
		Texture Bo	order Color Mode = DX9		
1	31:0		olor Green		
		Format:	IEEE_FP order Color Mode = DX10/OGL		
		Texture by	order Color Mode – DATO/OGE		
2	31:0	Border Co	olor Blue		
		Format:	IEEE_FP		
		Texture Bo	order Color Mode = DX10/OGL		
3	31:0	Pordor Ca	olor Alpha		
3	31.0	Border Color Alpha			
		Format: IEEE_FP Texture Border Color Mode = DX10/OGL			
			· · · · · · · · · · · · · · · · · · ·		
415	31:0	Reserved			
Project: DevHSW		Project:	HSW		
		Format: MBZ			
1619	127:0	Border Co			
Project: DevHSW		Project:	HSW		
			((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] ==		



	SAN	IPLER_BORDER_COLOR_STATE
		'R32G32B32A32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32A32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32B32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32G32_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R32_SINT')) Border Color ui32/si32 (integer unclamp)
127:0	Border C	Color
	Project:	HSW
	Exists If: Format:	((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R10G10B10A2_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X32_TYPELESS_G8X24_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16A16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16B16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16G16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R16_SINT')) Border Color clamp to uint16/sint16
127:0	Border C	Color
	Project:	HSW
	Exists If:	((Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 1) AND (Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'X24_TYPELESS_G8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_UINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8A8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8_SINT' OR Structure[RENDER_SURFACE_STATE][Surface Format] == 'R8G8B8_SINT'))
	Format:	Border Color clamp to uint8/sint8
127:0	Reserve	d



SAMPLER_BORDER_COLOR_STATE			
	Project:	HSW	
	Exists If:	Structure[RENDER_SURFACE_STATE][Integer Surface Format] == 0	
	Format:	MBZ	



SAMPLER_STATE

SAMPLER_STATE

Project: **HSW** Source: **PRM**

Exists If: //(MessageType != 'Deinterlace') && (MessageType != 'Sample_8x8')

Size (in bits): 128

Default Value:

This is the normal sampler state used by all messages that use SAMPLER_STATE except sample_8x8 and deinterlace. The sampler state is stored as an array of up to 16 elements, each of which contains the dwords described here. The start of each element is spaced 4 dwords apart. The first element of the sampler state array is aligned to a 32-byte boundary.

aligneu t	.0 a 52	2-byte boundary.				
DWord	Bit	Description				
0	31	Sampler Disable				
		Project:			All	
		Format:			Disable	2
		This field	allows the sam	pler to be disabled. If disa	abled, a	ll output channels will return 0.
-	30	Reserved	I			
		Project:				HSW
		Format:				MBZ
29		For some surface formats, the 32 bit border color is decoded differently based on the border color mode. In addition, the default value of channels not included in the surface may be affected by this field. Refer to the "Sampler Output Channel Mapping" table for the values of these channels, and for surface formats that may only support one of these modes. Also refer the definition of SAMPLER_BORDER_COLOR_STATE for more details on the behavior of the tw modes defined by this field.			t included in the surface may be nel Mapping" table for the values of oport one of these modes. Also refer to	
		Value	Name		D	escription
		0h	DX10/OGL	DX10/OGL mode for int	erpretir	ng the border color
		1h	DX9	DX9 and earlier mode for	or interp	preting the border color
				Programm	ing Not	tes

This field is required to be the same for every message over a period of time. A flush of the sampler cache must occur before a message with the opposite state of this field is delivered.

This field must be set to DX9 mode when used with surfaces that have Surface Format P4A4 UNORM or A4P4 UNORM.

This field must be set to DX10/OGL mode when used with surfaces that have Surface Format



SAMPLER STATE YCRCB_SWAPUV or YCRCB_SWAPY. This field must be set to DX10/OGL mode if **Surface Format** for the associated surface is UINT OR SINT. This field must be set to DX10/OGL mode if REDUCTION_MINIMUM or REDUCTION_MAXIMUM or message type is sample_min or sample_max. This field must be set to DX10/OGL mode if either Min or Mag Mode Filter is set to MAPFILTER FLEXIBLE. **LOD PreClamp Enable** 28 Project: **HSW** Format: **U1** Enumerated Type When enabled, the computed LOD is clamped to [max,min] mip level before the mag-vs-min determination is performed. This is how the OpenGL API currently performs min/mag determination, and therefore it is expected that an OpenGL driver would need to set this bit. **Value** Name **Description** OGL 1h OGL Mode (LOD PreClamp enabled) 27 Reserved Project: **HSW** Format: MBZ 26:22 Base Mip Level Project: **HSW** Format: U4.1 Range: [0.0, 14.0] Specifies which mip level is considered the "base" level when determining mag-vs-min filter and selecting the "base" mip level. 21:20 Mip Mode Filter Project: ΑII U2 Enumerated Type Format: This field determines if and how mip map levels are chosen and/or combined when texture filtering. Value Name **Project Description** 0h NONE Disable mip mapping - force use of the mipmap level corresponding ΑII to Min LOD. 1h NEAREST | Nearest, Select the nearest mip map ΑII 2h Reserved ΑII 3h LINEAR Linearly interpolate between nearest mip maps (combined with ΑII linear min/mag filters this is analogous to "Trilinear" filtering).



SAMPLER_STATE	
Programming Notes	Project
MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.	
Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum or maximum operation is being performed.	DevHSW, EXCLUDE(DevHSW:GT3:A0), EXCLUDE(DevHSW:GT3:B0)

19:17 Mag Mode Filter

g		
Project:	All	
Format:	U3 Enumerated Type	

This field determines how texels are sampled/filtered when a texture is being "magnified" (enlarged). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension.

Value	Name	Description	Project
0h	NEAREST	Sample the nearest texel	All
1h	LINEAR	Bilinearly filter the 4 nearest texels	All
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level	All
4h-5h	Reserved		All
6h	MONO	Perform a monochrome convolution filter	All
7h	Reserved		All

Programming Notes	Project
Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE_3D.	
Only MAPFILTER_NEAREST is supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.	
MAPFILTER_MONO: Only CLAMP_BORDER texture addressing mode is supported Both Mag Mode Filter and Min Mode Filter must be programmed to MAPFILTER_MONO. Mip Mode Filter must be MIPFILTER_NONE. Only valid on surfaces with Surface Format MONO8 and with Surface Type SURFTYPE_2D.	
MAPFILTER_FLEXIBLE: The Surface Type of the surface being sampled must be SURFTYPE_2D.	
MAPFILTER_ANISOTROPIC may cause artifacts at cube edges if enabled for cube maps with the TEXCOORDMODE_CUBE	



			SAMPLER_STATE			
	address	sing mode.				
	MAPFILTER_ANISOTROPIC will be overridden to MAPFILTER_LINEAR when using a sample_I or sample_I_c message type or when Force LOD to Zero is set in the message header.					
	Both Mag Mode Filter and Min Mode Filter must be set to MAPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field other than MAPFILTER_MONO are allowed with UINT/SINT if a minimum or maximum operation is being performed.					
16:14	<u> </u>	ode Filter		<u> </u>		
	Project:		All			
	Format		U3 Enumerated Type			
	For volu		v texels are sampled/filtered when a te er mode selection also applies to the	_		
	Value	Name	Description		Project	
	0h	NEAREST	Sample the nearest texel		All	
	1h	LINEAR	Bilinearly filter the 4 nearest texels		All	
	2h	ANISOTROPIC	Perform an "anisotropic" filter on the	chosen mip level	All	
	4h-5h	Reserved			All	
	6h	MONO	Perform a monochrome convolution	filter	All	
	7h	Reserved			All	
13:1	Texture LOD Bias					
	Project: All					
	Format: S4.8 2's complement					
	Range: [-16.0, 16.0)					
	This field specifies the signed bias value added to the calculated texture map LOD prior to minvs-mag determination and mip-level clamping. Assuming mipmapping is enabled, a positive LOD bias will result in a somewhat blurrier image (using less-detailed mip levels) and possibly higher performance, while a negative bias will result in a somewhat crisper image (using more-detailed mip levels) and may lower performance.				oositive possibly	
	Programming Notes					
There is no requirement or need to offset the LOD Bias in texture filtering (as was required for correct bilinear and a devices).				·		
0	Anisotr	opic Algorithm				



SAMPLER_STATE

Project:	All
Format:	U1 Enumerated Type

Controls which algorithm is used for anisotropic filtering. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.

Value	Name	Description	Project
0h	LEGACY	Use the legacy algorithm for anisotropic filtering	All
1h	EWA	Use the new EWA approximation algorithm for anisotropic	All
	Approximation	filtering	

Programming Notes	Project
When EWA used for non-anisotropic filtering and the coordinates have zero derivative	HSW
the computed LOD is 0 instead of -inf.	

1 | 31:20 | Min LOD

······ = • =		
Project:	All	
Format:	U4.8 in LOD units	

Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD.

This field specifies the minimum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use.

Programming Notes

If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD will always be Min LOD.

This field must be zero if the Min or Mag Mode Filter is set to MAPFILTER MONO

19:8 | **Max LOD**

Max 100						
	Project:	All				
	Format:	U4.8 in LOD units				

Range: [0.0, 14.0]

This field specifies the maximum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this minimum (resolution) mip clamping is applied. The integer bits of this field are used to control the "minimum" (lowest resolution) mipmap level that may be accessed. The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. Force the mip map access to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here.



	•		9	SAMPLER_STATE					
	7:4	Reserved							
		Project:			HSW				
		Format:			MBZ				
•	3:1	Shadow Function							
		Project:		All					
		Format:		U3 Enumerated Type					
		specific compar channel (except	This field is used for shadow mapping support via the sample_c message type, and specifies the specific comparison operation to be used. The comparison is between the texture sample red channel (except for alpha-only formats which use the alpha channel), and the "ref" value provided in the input message.						
		Value		Name			Proj	ect	
		0h	PREFILTER	OP ALWAYS			All		
		1h	PREFILTER	OP NEVER			All		
		2h	PREFILTER	OP LESS			All		
		3h	PREFILTER	OP EQUAL			All		
		4h	PREFILTER	OP LEQUAL			All		
		5h	PREFILTER	OP GREATER			All		
		6h	PREFILTER	OP NOTEQUAL			All		
		7h	PREFILTEROP GEQUAL						
	0	Cube Surface C	ontrol Mod	le					
		Project:		All					
		Format:		U1 Enumerated Type					
				FTYPE_CUBE surface, this field					
		Value	elds are inte	erpreted as programmed or o Name	verridden to I	EXCO			
			DDOO			ΛII	Project		
		0h 1h	OVER	GRAMMED		All			
		111	OVER	KRIDE		AII			
				Programming Not	tes				
		This field must	be set to Cl	JBECTRLMODE_PROGRAMME	:D				
2	31:5	Border Color P	Border Color Pointer						
		Project: HS	SW						
		Format: Dy	namicState(Offset[31:5]SAMPLER_BORDEF	R_COLOR_STA	TE			
				Description				Project	
		11	•	iter to SAMPLER_BORDER_CO ed when accessing texels not					



		S	SAMPLER_STA	TE				
		This pointer is relative to th	e Dynamic State Base A	ddres	S.		HSW	
		Field definition if Flexible Fi						
			Programming No	tes			Project	
		When the Boarder color us	ed by integer the pointe	er nee	ds to be 512 Byte aligne	ed.	HSW	
	4:0	Reserved					,	
		Project:			HSW			
		Format:			MBZ			
3	31:26	Reserved						
		Project:			HSW			
		Format:			MBZ			
	25	ChromaKey Enable						
		Project:		HSW				
		Format:		Enab	le			
		This field enables the chrom						
		Programming Notes						
		Supported only on a specific subset of surface formats. See section "Surface Formats" for supported formats. This field must be disabled if min or mag filter is MAPFILTER_MONO or MAPFILTER_ANISOTROPIC. This field must be disabled if used with a surface of type SURFTYPE_3D.						
	24:23	ChromaKey Index						
		Project:			HSW			
		This field specifies the index field is a "don't care" unless				ampler.	This	
	22	ChromaKey Mode						
		Project:	HSW					
	Format: U1 Enumerated Type							
		This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled.KEYFILTER_KILL_ON_ANY_MATCH:In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is observable only if the Killed Pixel Mask Return flag is set on the input message. KEYFILTER_REPLACE_BLACK:In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.						
		Value	Name			Pro	oject	



			SAMPLER_STA	TE				
	0h	KEYFILTER_	KILL_ON_ANY_MATCH		All			
	1h	1h KEYFILTER_REPLACE_BLACK All						
21:19	Maximum Anisotropy							
	Project:	.,	All					
	Format:		U3 Enumerated Type					
		•	mum value of the anisotro		y the			
	Value	Name	D	escription		Project		
	0h	RATIO 2:1	At most a 2:1 aspect ra	tio filter is used		All		
	1h	RATIO 4:1	At most a 4:1 aspect ra	tio filter is used		All		
	2h	RATIO 6:1	At most a 6:1 aspect ra	tio filter is used		All		
	3h	RATIO 8:1	At most a 8:1 aspect ra	tio filter is used		All		
	4h	RATIO 10:1	At most a 10:1 aspect r	atio filter is used	d	All		
	5h	RATIO 12:1	At most a 12:1 aspect r	atio filter is used	d	All		
	6h	RATIO 14:1	At most a 14:1 aspect r	atio filter is used	d	All		
	7h	RATIO 16:1	At most a 16:1 aspect r	atio filter is used	d	All		
18	U Addres	s Mag Filter Ro	unding Enable					
	Project:			All				
	Format:			Enable				
			ure address is rounded or		•			
	•	e. Provides indep mag or min filter	endent control of roundin	ig on one textur	e address dimen	sion (U/V/R)		
	in entiter i		ogramming Notes		Proje	ect		
	Hardware		ding enable to 0 when me	ssane	DevHSW:GT3:A			
		Devi13.V.013						
	is gather4 , gather4_po , gather4_c , or gather4_po_c . Hardware will force rounding enable to 0 when message DevHSW,							
			gather4_c, or gather4_po	_c and	EXCLUDE(DevH	SW:GT3:A0)		
		nding Address C ORDMODE_MII						
		OORDMODE_MI						
17	U Addres	s Min Filter Rou	ınding Enable					
	Project: All							
Format: Enable								
	to sample	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.						
			ogramming Notes		Proje	ect		
	Hardware		ding enable to 0 when me	ssage	DevHSW:GT3:A			



	SAMPLER_ST	ATE						
	is gather4, gather4_po, gather4_c, or gather4_	po_c.						
	Hardware will force rounding enable to 0 when r is gather4, gather4_po, gather4_c, or gather4_c corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE.	_	DevHSW, EXCLUDE(DevHSW:GT3:A0)					
16	V Address Mag Filter Rounding Enable							
	Project:	All						
	Format:	Enable						
	Controls whether the texture address is rounded to sample. Provides independent control of round in either mag or min filter mode.		_					
	Programming Notes		Project					
	Hardware will force rounding enable to 0 when is gather4, gather4_po, gather4_c, or gather4_	DevHSW:GT3:A						
	Hardware will force rounding enable to 0 when ris gather4, gather4_po, gather4_c, or gather4_c corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE.	DevHSW, EXCLUDE(DevHSW:GT3:A0)						
15	V Address Min Filter Rounding Enable							
	Project:	All						
	Format:	Enable						
	Controls whether the texture address is rounded to sample. Provides independent control of round in either mag or min filter mode.		•					
	Programming Notes		Project					
	Hardware will force rounding enable to 0 when r is gather4, gather4_po, gather4_c, or gather4_	•	DevHSW:GT3:A					
	Hardware will force rounding enable to 0 when r is gather4, gather4_po, gather4_c, or gather4_c corresponding Address Control Mode is TEXCOORDMODE_MIRROR or TEXCOORDMODE_MIRROR_ONCE.	_	DevHSW, EXCLUDE(DevHSW:GT3:A0)					
14	R Address Mag Filter Rounding Enable							
	Project:	All						
	Format:	Enable						
	Controls whether the texture address is rounded to sample. Provides independent control of round in either mag or min filter mode.		2					



		5	SAMPLER_STA	ATE					
		Prog	ramming Notes		Project				
			ng enable to 0 when n hther4_c, or gather4_p	_	DevHSW:GT3:A				
	is gath corresp is TEXC	are will force rounding ler4, gather4_po, gathornoing Address Con COORDMODE_MIRI COORDMODE_MIRI	DevHSW, EXCLUDE(DevHSW:GT3:A0)						
13	R Addr	ess Min Filter Roun	ding Enable						
	Project			All					
	Format	::		Enable					
	to samp		ndent control of round		e being used to select texels e address dimension (U/V/R)				
		Prog	ramming Notes		Project				
		are will force roundiner4, gather4_po, ga	DevHSW:GT3:A						
	is gath corresp is TEXC		ROR	•	DevHSW, EXCLUDE(DevHSW:GT3:A0)				
12:11	Trilinear Filter Quality								
	Project		All						
	Format	t:	U2 Enumerated Type						
	Selects	the quality level for	the trilinear filter.						
	Value	Na	ame	Description	Project				
	0	FULL		Full Quality. Both mip maps are sampled under all circumstances.	All				
	1	HIGH		High Quality. Same as full quality.	DevHSW:GT3:A, DevHSW:GT3:B				
	1	TRIQUAL_HIGH/MA	G_CLAMP_MIPFILTER	High Quality. Same as full quality. When in magnification mode, Sampler will clamp LOD	DevHSW, DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)				



SAMPLER STATE based on the value of Mip Mode Filter. 2 **MED** Medium Quality. ΑII If the contribution of one mip map is less than 25%, only the other mip map contributes. 3 LOW ΑII Low Quality. If the contribution of one mip map is less than 37.5%, only the other mip map contributes. **Programming Notes Project** DevHSW, DevHSW, Setting this field to 1 will result in the Trilinear Filter Quality behaving as if it is set to TRIQUAL_HIGH, which is equivalent to EXCLUDE(DevHSW:GT3:A), TRIQUAL_FULL, and will also result in the LOD being clamped EXCLUDE(DevHSW:GT3:B) based on the value of Mip Mode Filter (equivalent to LOD Clamp Magnification Mode of MAG_CLAMP_MIPFILTER). If this field is not set to 1, the LOD will be clamped as if the Mip Mode Filter is MIPFILTER_NONE (equivalent to LOD Clamp Magnification Mode of MAG CLAMP MIPNONE). 10 **Non-normalized Coordinate Enable** Project: **HSW** Enable Format: This field, if enabled, specifies that the input coordinates (U/V/R) are in non-normalized space, where each integer increment is one texel on LOD 0. If disabled, coordinates are normalized, where the range 0 to 1 spans the entire surface. **Programming Notes** The following state must be set as indicated if this field is enabled: TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE_HALF_BORDER, or TEXCOORDMODE_CLAMP_BORDER. Surface Type must be SURFTYPE_2D or SURFTYPE_3D. Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR.



SAMPLER STATE Mip Mode Filter must be MIPFILTER_NONE. • Min LOD must be 0. Max LOD must be 0. MIP Count must be 0. Surface Min LOD must be 0. Texture LOD Bias must be 0. 9 Reserved Project: **HSW** Format: MBZ 8:6 **TCX Address Control Mode** Project: ΑII Format: <u>Texture Coordinate Mode</u> Enumerated Type Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface. **Programming Notes Project** Pre-DevHSW, DevHSW:GT1:A0, When using cube map texture coordinates, only TEXCOORDMODE_CLAMP and TEXCOORDMODE_CUBE DevHSW:GT2:A0, settings are valid, and each TC component must have the same DevHSW:GT3:A0 Address Control mode. When using cube map texture coordinates, each TC DevHSW+, component must have the same Address Control Mode. EXCLUDE(DevHSW:GT2:A), EXCLUDE(DevHSW:GT3:A) When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled). MAPFILTER MONO: Texture addressing modes must all be set to TEXCOORDMODE CLAMP BORDER. The Border Color is ignored in this mode, a constant value of 0 is used for border color. Software must pad the border texels within the map itself with 0. If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP. Note: **Project Note:** If the cube surface control mode is not set to DevHSW:GT1:B0, CUBECTRLMODE OVERRIDE, a PIPE CONTROL with Texture Cache DevHSW:GT2:B0. Invalidate is required after every primitive that uses DevHSW:GT3:B0



		SAMPLER_STATE							
	TEXCOORDMC	TEXCOORDMODE_CLAMP with cube textures.							
5:3	TCY Address Control Mode								
	Project:	All							
	Format:	<u>Texture Coordinate Mode</u> Enumerated Type							
	Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details								
		Programming Notes							
		et to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BCce is sampled, incorrect blending with the border color in the vertical di							
2:0	TCZ Address Control Mode								
	Project:	All							
	Format:	<u>Texture Coordinate Mode</u> Enumerated Type							
		Description	Project						
	texture map ac	he 3rd (TCZ) component of input texture coordinates are mapped to Idresses - specifically, how coordinates "outside" the texture are /clamp/mirror).See Address TCX Control Mode above for details							
		et to TEXCOORDMODE_CLAMP_BORDER for 3D maps on formats na channel, samples straddling the map in the Z direction may have nnels off by 1.	HSW						



SAMPLER_STATE for Sample_8x8 Message

SAMPLER_STATE for Sample_8x8 Message

Project: HSW Source: PRM Size (in bits): 512

Default Value: 0x0294806C, 0x00000000, 0x39CFD1FF, 0x839F0000, 0x9A6E4000, 0x00601180,

0xFFFE2F2E, 0x00000000, 0xD82E0000, 0x8285ECEC, 0x00008282, 0x00000000,

0x02117000, 0xA38FEC96, 0x00008CC8, 0x00000000

This state definition is used only by the sample_8x8 message. This state is stored as an array of up to **4 elements**, each of which contains the dwords described here. The start of each element is spaced 16 dwords apart. The first element of the array is aligned to a 32-byte boundary.

The index with range 0-3 that selects which element is being used is multiplied by 4 to determine the **Sampler Index** in the message descriptor.

Programming Notes

IEF Filter Type was dropped and is assumed to be Detailed filter.

IEF Filter Size was dropped and assumed to be 5x5.

IEF bypass must always be forced to 1, if Y/G-channel is masked.

This pointer must be aligned to 512 bits.

DWord	Bit	Description						
0	31	Reserved						
	Format: MBZ							
	30	ChromaKey Enable						
		Format:	Enable					
		This field enables chroma keying when accessing t	his particular texture map.					
		Programmin	g Notes					
		 For sample_8x8 instructions KEYFILTER_REF enabled. 	PLACE_BLACK is assumed if chromakey is					
		For 10 bit formats only the 8 MSBs will be	compared.					
	29:28	ChromaKey Index						
		Format:	Enable					



		SAMPLER_STATE for Sam	ple_8x8 Messa	age								
		This field specifies the index of the Chroma Key Table entry associated with this Sampler. This field is a "don't care" unless ChromaKey Enable is ENABLED.										
		Value	N	lame								
		[0,3]										
	27:23	R3c Coefficient										
		Default Value:		5								
		Format:		U0.5								
		IEF smoothing coefficient, see IEF map.										
	22:18	8 R3x Coefficient										
		Default Value:		5								
		Format:	U0.5									
		IEF smoothing coefficient, see IEF map.										
	17:12	Strong Edge Threshold										
		Default Value:	8	8								
		Format:		U6								
		If EM > Strong Edge Threshold , the basic VSA detects a strong edge.										
	11:6	Weak Edge Threshold										
		Default Value:		1								
		Format:		U6								
		If Strong Edge Threshold > EM > Weak Edge Threshold , the basic VSA detects a weak edge.										
	5:0	Gain Factor										
		Default Value:		44								
		Format:		U6								
		User control sharpening strength		·								
1	31:5	Sampler 8x8 State Pointer										
		Format: DynamicStateOffset[3	1:5]									
		Descripti		Project								
		This field specifies the pointer to the SAMPLER_8x8_STATE structure. This pointer is										
		relative to the Dynamic State Base Address .										
		Programming	Notes		Project							
		•										



	_	SAMPLER_STATE for Sample_8x8 Mes	sage			
		This field must be set to the same value in all sample_8x8 ty SAMPLER_STATE instances applied to a given primitive.	/pe			
	the CS : field.	Stall field	HSW			
		_				
		Format: MBZ				
	0	Color Bit				
2	31:27	R5c Coefficient				
		Default Value:	7			
		Format:	U0.5			
		IEF smoothing coefficient, see IEF map.				
	26:22	R5cx Coefficient				
		Default Value:	7			
		Format:	U0.5			
		IEF smoothing coefficient, see IEF map.				
	21:17					
		Default Value:	7			
		Format:	U0.5			
		IEF smoothing coefficient, see IEF map.				
	16:14	Strong Edge Weight				
		Default Value:		7		
		Format:		U3		
		Sharpening strength when a strong edge is found in basic VSA.				
	13:11	Regular Weight				
		Default Value:		2		
		Format:		U3		
		Sharpening strength when a weak edge is found in basic VSA.				
	10:8	Non Edge Weight				
		Default Value:		1		
		Format:		U3		
		Sharpening strength when no edge is found in basic VSA.				
	7:0	Global Noise Estimation				



		SAI	MPLER	ST	ATE for Sample_8x8 Mes	ssage				
		Default	: Value:			25	55			
		Format				U	3			
		Global r	noise estima	tion o	of previous frame.	,				
3	31	Skin Tone Tuned IEF _ Enable								
		Default	: Value:				1			
		Format	:				U1			
		Control	bit to enabl	e the	skin tone tuned IEF.					
	30	IEF Bypass Causes IEF function to be bypassed, VSA will output neutral values.								
	29	IEF4Sm	ooth_Enabl	e						
		Format	Format: U1							
				1			-			
		Value	Name		Description					
		0	[Default]		s operating as a content adaptive detail fi					
		1		IEF is	s operating as a content adaptive smooth	filter ba	sed on 3x3 region			
	28	Enable 8-tap Adaptive Filter This is used only for RGB or YUV444 Formats.								
		Valu	e Nan	ne	Description					
		1			Enable 8-tap Adaptive filter on G-channed 4-tap filter on other channels.	el.				
		0			4-tap filter is only done on all channels.					
	27:22	Hue_Max								
		Default					14			
		Format:					U6			
		Rectang	le half widt	h.						
	21:16	Sat_Ma	x							
		Default	: Value:				31			
		Format	:				U6			
		Rectang	le half leng	th						
	15:8	Cos(alp	ha)							
		Format	:		S0.7 2's Complement					
		Deafult	Value: 79/1	28						
	7:0	Sin(alpl	ha)							



		SAMPLER_STAT	E for Sample_8x	8 Message	•
		Format: Se	0.7 2's Complement		
		Deafult Value: 101/128			
4	31:24	V_Mid			
		Default Value:		15	54
		Format:		U	8
		Rectangle middle-point V coo	ordinate.		
	23:16	U_Mid			
		Default Value:		11	10
		Format:		U	8
		Rectangle middle-point U coo	ordinate.		
	15	VY_STD_Enable			
		Format:	Enab	le	
		Enables STD in the VY subspa	ce.		
	14:12	Diamond Margin			1
		Default Value:			4
		Format:			U3
	11	Reserved		1	
		Format:		MBZ	
	10:0	S3U			
		Format: Si	2.8 2's Complement		
		Deafult Value: 0/256			
5	31	SkinDetailFactor			
		Format:		S0	
		This flag bit is in operation or	nly when the control bit Ski	n Tone TunedIEF	_Enable is on.
		Value Name	Desc	ription	
			DetailFactor) is equal to $+1$, is not detail revealed.	, and the content o	of the detected skin
		0 [Default] sign(Skin[DetailFactor) is equal to -1,	and the content o	f the detected skin
			is detail revealed.		
	30:24	Diamond_du			
		Default Value:	0		
		Format:	S6 2's Compler	nent	
		Rhombus center shift in the s	at-direction, relative to the	rectangle center.	



		SAMPLER_STATE	for Sample_8x8	Message		
	23:21					
		Default Value:		3		
		Format:		U3		
		Defines rectangle margin				
	20:13	Diamond_alpha				
		Format:	I	U2.6		
		Deafault Value: 100/64				
		1 / tan(β)				
	12:7	Diamond_Th				
		Default Value:		35		
		Format:		U6		
	Half length of the rhombus axis in the sat-direction.					
	6:0	Diamond_dv				
		Default Value:	0			
		Format:	S6 2's Compleme	nt		
		Rhombus center shift in the hue-direction, relative to the rectangle center.				
6	31:24	Y_point_4				
		Default Value:		255		
		Format:	ormat: U8			
		Fourth point of the Y piecewise linear membership function.				
	23:16	Y_point_3				
		Default Value:		254		
		Format:		U8		
		Third point of the Y piecewise linear membership function.				
	15:8	Y_point_2				
		Default Value:		47		
		Format:		U8		
		Second point of the Y piecewise linear membership function.				
	7:0					
		Y_point_1 Default Value:		46		



		SAMPLER_STATE for	Sample_8x	8 Message)	
		Format: U8				
		First point of the Y piecewise linear me	mbership function	i.		
7	31:16	Reserved				
		Format:		MBZ		
	15:0	INV_Margin_VYL				
		Format:	U0.	.16		
		1/Margin_VYL = 6554/65536				
8	31:24	P1L				
		Default Value:		21	L6	
		Format:		U	3	
		Y Point 1 of the lower part of the detection PWLF.				
	23:16	POL				
		Default Value:			46	
		Format:			U8	
		Y Point 0 of the lower part of the detec	tion PWLF.			
	15:0					
		1/Margin_VYU = 3227/65536				
9	31:24	B1L		1.3	10	
		Default Value: 1				
		Format: V Rias 1 of the lower part of the detection	on PM/I F	U	5	
		V Bias 1 of the lower part of the detection PWLF.				
	23:16					
				33		
		Format: U		8		
		V Bias 0 of the lower part of the detection PWLF.				
	15:8	P3L				
		Default Value:		23	36	
		Format:		U	8	
		Y Point 3 of the lower part of the detection PWLF.				
	7:0	P2L				
		Default Value:		23	36	



	_	SAMPLER_STATE for Sar	nple_8x8 Message			
		Format:	U8			
		Y Point 2 of the lower part of the detection	PWLF.	•		
10	31:27	Y_Slope_2		_		
		Format:	U2.3			
		Deeferdt Velver 21 /0				
		Deafault Value: 31/8				
	26:16	Slope between points Y3 and Y4.				
	26:16	Format: S2.8 2's Comple	ment			
		32.0 2 3 Comple	ment			
		Deafault Value: -5/256				
		Slope 0 of the lower part of the detection PWLF.				
	15:8	B3L				
		Default Value:	130			
		Format:	U8			
		V Bias 3 of the lower part of the detection PWLF.				
	7:0	B2L				
	7.0	Default Value:	130			
		Format:	U8			
11	31:22					
		Format:	MBZ			
	21:11	S2L	·	•		
		Format: S2.8 2's Comple	ment			
		Default Value: 0/256				
	100	Slope 2 of the lower part of the detection F	WLF.			
	10:0	Format: S2.8 2's Comple	mont			
		offiat. 32.6 2 s Comple	ment			
		Default Value: 0/256				
		Slope 1 of the lower part of the detection PWLF.				
12	31:27	Y_Slope1				
		Format:	U2.3			
		Default Value: 31/8				



		SAMPLER_STATE for Sample_8x8	Message	
		Slope between points Y1 and Y2.		
	26:19	P1U		
		Default Value:	66	
		Format:	U8	
		Y Point 1 of the upper part of the detection PWLF.		
	18:11	POU		
		Default Value:	46	
		Format:	U8	
		Y Point 0 of the upper part of the detection PWLF.		
	10:0	S3L		
		Format: S2.8 2's Complement		
		Default Value: 0/256		
		Slope 3 of the lower part of the detection PWLF.		
13	31:24	B1U		
		Default Value:	163	
		Format:	U8	
		V Bias 1 of the upper part of the detection PWLF.		
	23:16	BOU		
		Default Value:	143	
		Format:	U8	
		V Bias 0 of the upper part of the detection PWLF.		
	15:8	P3U		
		Default Value:	236	
		Format:	U8	
		Y Point 3 of the upper part of the detection PWLF.		
	7:0	P2U		
		Default Value:	150	
		Format:	U8	
		Y Point 2 of the upper part of the detection PWLF.		
14	31:27	Reserved		
		Format: M	BZ	



		SAMPLER	STATE	for Sample_8	x8 Messa	ige	
	26:16	SOU					
		Format: S2.8 2's Complement					
		Default Value: 256					
			er part of th	e detection PWLF.			
	15:8	B3U					
		Default Value:				140	
		Format:	. 6.1			U8	
		V Bias 3 of the upp	er part of th	e detection PWLF.			
	7:0	B2U					
		Default Value:				200	
		Format:				U8	
		V Bias 2 of the upp	er part of th	e detection PWLF.			
15	31:22	Reserved					
		Format:			MBZ		
	21:11	S2U					
		Format:	S2.	8 2's Complement			
		Deafult Value: -179/256					
		Slope 2 of the upper part of the detection PWLF.					
	10:0	S1U					
		Format:	S2.	8 2's Complement			
		Deafult Value: 113	/256				
		Slope 1 of the upp	Slope 1 of the upper part of the detection PWLF.				



SCISSOR_RECT

SCISSOR_RECT

Project: HSW

Source: RenderCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

The viewport-specific state used by the SF unit (SCISSOR_RECT) is stored as an array of up to 16 elements, each of which contains the DWords described below. The start of each element is spaced 2 DWords apart. The location of first element of the array, as specified by Pointer to SCISSOR_RECT, is aligned to a 32-byte boundary.

DWord	Bit		Description			
0	31:16	Scissor Rec	tangle Y Min			
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		Rectangle-r	Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw elative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is DTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for t.			
	15:0	Scissor Rec	tangle X Min			
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
1	Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pix Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangled. NOTE: If X Min is set to a value greater than X Max, all primitives will be a this viewport. 31:16 Scissor Rectangle Y Max					
_	31.10	Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		•	Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw elative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is			
	15:0	Scissor Rectangle X Max				
		Project:	All			
		Format:	U16 Pixels from Drawing Rectangle origin (upper left corner)			
		Specifies X Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than X Max will be clipped out if Scissor Rectangle is				



SCISSOR_RECT					
		enabled.			



SF_CLIP_VIEWPORT

		SF	_CLIP_VIEWPORT			
Project:	HSV	V				
Source:	Ren	derCS				
Size (in bits):	512					
Default Value:	:: 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description			
0	31:0	Viewport Matrix	Element m00			
		Format:	IEEE_Float			
1	31:0	Viewport Matrix	Element m11			
		Format:	IEEE_Float			
2	31:0	Viewport Matrix	Viewport Matrix Element m22			
		Format:	IEEE_Float			
3	31:0	Viewport Matrix	Element m30			
		Format:	IEEE_Float			
4	31:0	Viewport Matrix	Element m31			
		Format:	IEEE_Float			
5	31:0	Viewport Matrix	Element m32			
		Format:	IEEE_Float			
6	31:0	Reserved				
		Format:	MBZ			
7	31:0	Reserved				
		Format:	MBZ			
8	31:0	X Min Clip Guard	band			
		Format:	IEEE_Float			
			represents the XMin guardband boundary (normalized to a second state of the ND second state). This corresponds to the left boundary of the ND			
			Note:	Project		
		Note: Minimum a	allowed value for this field is -16384.	HSW		
9	31:0	X Max Clip Guard	dband			
		Format:	IEEE_Float			
		This 32-bit float re	epresents the XMax guardband boundary (normalized to)		



		SF	_CLIP_VIEWPORT				
		ViewportXMax = guardband.	ViewportXMax $=$ = 1.0f). This corresponds to the right boundary of the NDC guardband.				
			Note:		Project		
		Note: Maximum	allowed value for this field is 163	83.	HSW		
10	31:0	Y Min Clip Guard	lband				
		Format:	IEEE_Float				
	This 32-bit float represents the YMin guardband boundary (normalized to Viewport.YMin == -1.0f). This corresponds to the bottom boundary of the NDC guardband.				NDC		
	Note:				Project		
		Note: Minimum allowed value for this field is -16384.					
11	31:0	Y Max Clip Guardband					
		Format:	IEEE_Float				
		This 32-bit float represents the YMax guardband boundary (normalized to Viewport.YMax == 1.0f). This corresponds to the top boundary of the NDC guardband					
		Note: Project					
		Note: Maximum allowed value for this field is 16383.					
1215	31:0	Reserved					
Project: DevHSW		Project:		HSW			
		Format: MBZ					



SIMD16 Render Target Data Payload

MDP_	RTW_16 -	SIMD16 Rei	ender Target Data Payload		
Project:	HSW				
Source:	PRM				
Size (in bits):	2048				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
DWord		00000000, 0x0000000			
DWord	Bit	D - 417.01	Description		
0.0-0.7	255:0	Red[7:0] Project:	All		
		Format:			
		Slots [7:0] Red	MDP_DW_SIMD8		
1.0-1.7	255:0	Red[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD16		
		Slots [15:8] Red			
2.0-2.7	255:0	Green[7:0]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
3.0-3.7	255:0	Green[15:8]			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [15:8] Green			
4.0-4.7	255:0	Blue[7:0]			



MDP_	RTW_16	- SIMD16 Re	ender Target Data Payload	
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
5.0-5.7	255:0	Blue[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Blue		
6.0-6.7	255:0	Alpha[7:0]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
7.0-7.7	255:0	Alpha[15:7]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:7] Alpha		



SIMD16 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD16 - SIMD16 Untyped BUFFER Surface 32-Bit Address Payload				
Project: Source:	HSW PRM			
Size (in bits): Default Value:	512 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description	
0.0-0.7	255:0	U[7:0]		
		Project:	All	
		Format:	MACR_32b	
		Specifies the U char	nnel for slots [7:0]	
1.0-1.7	255:0	U[15:8]		
		Project:	All	
		Format:	MACR_32b	
		Specifies the U char	nnel for slots [15:8]	



SIMD16 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_	USU_SIM		6 Untyped BUFFER Surface 64-Bit s Payload			
Project:	HSW					
Source:	PRM					
Size (in bits):	1024					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description			
0.0-0.7	255:0	U3_U0				
		Project:	All			
		Format:	MACR_64b			
		Specifies the U cha	nnel for slots [3:0]			
1.0-1.7	255:0	U7_U4				
		Project:	All			
		Format:	MACR_64b			
		Specifies the U cha	nnel for slots [7:4]			
2.0-2.7	255:0	U11_U8				
		Project:	All			
		Format:	MACR_64b			
		Specifies the U cha	nnel for slots [11:8]			
3.0-3.7	255:0	:0 U15_U12				
		Project:	All			
		Format:	MACR_64b			
		Specifies the U cha	nnel for slots [15:12]			



SIMD16 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_U	JSUV_SIN	ID16 - SIMD1	6 Untyped STRBUF Surface 32-Bi			
		Address	Payload			
Project: Source:	HSW PRM					
Size (in bits):	1024					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description			
0.0-0.7	255:0	U7_U0				
		Project:	All			
		Format:	MACR_32b			
		Specifies the U chan	nel for slots [7:0]			
1.0-1.7	255:0	U15_U8				
		Project:	All			
		Format:	MACR_32b			
		Specifies the U chan	nel for slots [15:8]			
2.0-2.7	255:0	V7_V0				
		Project:	All			
		Format:	MACR_32b			
		Specifies the V chan	nel for slots [7:0]			
3.0-3.7	255:0	V15_V8				
		Project:	All			
		Format:	MACR_32b			
		Specifies the V chan	nel for slots [15:8]			



SIMD8 Dual Source Render Target Data Payload

MDP_RTW_	8DS - SIN	/ID8 Dual S	Source Render Target Data Payload		
Project:	HSW				
Source:	PRM				
Size (in bits):	2048				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000				
			0000000, 0x00000000, 0x00000000, 0x00000000		
			0000000, 0x000000000, 0x000000000, 0x00000000		
DWord	Bit	,	Description		
0.0-0.7	255:0	Src0 Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [1!	5:8] of Src0 Red		
1.0-1.7	255:0	Src0 Green			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [1!	5:8] of Src0 Green		
2.0-2.7	255:0	Src0 Blue			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [1!	5:8] of Src0 Blue		
3.0-3.7	255:0	Src0 Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots[7:0] or [1!	5:8] of Src0 Alpha		
4.0-4.7	255:0	Src1 Red			



MDP_RTW_	8DS - SIN	/ID8 Dual S	ource Render Target Data Payload	
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Red	
5.0-5.7	255:0	Src1 Green		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Green	
6.0-6.7	255:0	Src1 Blue		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Blue	
7.0-7.7	255:0	Src1 Alpha		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots[7:0] or [15:	8] of Src1 Alpha	



SIMD8 Render Target Data Payload

MD	P_RTW_8 -	SIMD8 Re	nder Target Data Payload				
Project:	HSW		_				
Source:	PRM						
Size (in bits):	1024						
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit		Description				
0.0-0.7	255:0	Red					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
1.0-1.7	255:0	Green					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					
2.0-2.7	255:0	Blue					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Blue					
3.0-3.7	255:0	Alpha					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Alpha	3				



SIMD8 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU_SIMD8 - SIMD8 Untyped BUFFER Surface 32-Bit							
	Address Payload						
Project:	HSW						
Source:	PRM						
Size (in bits):	256	256					
Default Value:	0x0000000	00, 0x00000000, 0x00	000000, 0x00000000, 0x00000000, 0x00000000				
	0x0000000	00, 0x00000000					
DWord	Bit		Description				
0.0-0.7	255:0	U					
		Project:	All				
		Format:	MACR_32b				
		Specifies the U channel for slots [7:0]					



SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B	_USU_SIN		S Untyped BUFFER Surface 64-Bit s Payload		
Project:	HSW				
Source:	PRM				
Size (in bits):	512				
Default Value:	0x00000000		00000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit		Description		
0.0-0.7	255:0	U3_U0			
		Project:	All		
		Format:	MACR_64b		
		Specifies the U cha	annel for slots [3:0]		
1.0-1.7	255:0	U7_U4			
		Project:	All		
		Format:	MACR_64b		
		Specifies the U cha	annel for slots [7:4]		



SIMD8 Untyped STRBUF Surface 32-Bit Address Payload

MAP32B_	USUV_SIN		Untyped STRBUF Surface 32-Bit
		Address	s Payload Payload
Project:	HSW		
Source:	PRM		
Size (in bits):	512		
Default Value:	0x00000000,		0000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit		Description
0.0-0.7	255:0	U	
		Project:	All
		Format:	MACR_32b
		Specifies the U cha	nnel for slots [7:0]
1.0-1.7	255:0	v	
		Project:	All
		Format:	MACR_32b
		Specifies the V char	nnel for slots [7:0]



SO_DECL

				SO_DECL				
Project:		HSW						
Source:		Rend						
Size (in l	oits):							
Default Value: 0x00000000								
(a) the so	ource a to skip	ınd destinati	on of an up-to-4-DWo	STATE_SO_DECL_LIST colord appending write into (i.e., a "hole" where the լ	an SO buf			
DWord	Bit			Description				
0	15:14	Reserved			1			
		Project:			All			
		Format:			MBZ			
	13:12	Output But	ffer Slot	ı				
		Project:	: All					
		Format: U2 Buffer Index						
		This field selects the destination output buffer slot.						
	11	Hole Flag						
		Project:	Project:					
		Format:			Flag			
		(leave unmo	odified in memory) in ermitted Component N	the selected output bufformal selected outpu	er. The Reg s:	bit locations to skip over ister Index field is ignored.		
			• • • • • • • • • • • • • • • • • • • •	(SO_DECL performs no	operation)			
			0x1 (X) Skip 1 DWord					
			kip 2 DWords					
			Skip 3 DWords					
) Skip 4 DWords					
	10	Reserved			T			
		Project:			All			
		Format:			MBZ			
	9:4	Register In						
		Project:	All					
		Format:	U6 128-bit granular offset into the source vertex read data					



SO_DECL

If Hole Flag is clear, this field specifies the 128-bit offset into the source vertex data which supplies the source data to be written to the destination buffer, where the individual 32-component destination locations are selected by Component Mask. e.g., Register Index 0 corresponds with the first 128 bits of the data read from the vertex URB entry (as per corresponding Vertex Read Offset state)

There is only enough internal storage for the 128-bit vertex header and 32 128-bit vertex attributes.

Value	Name
[0,32]	
0h	[Default]

Programming Notes

It is the responsibility of software to map any API-visible source data specifications (e.g., vertex register number) into 128-bit granular URB read offsets.

3:0 Component Mask

Project:	All
Format:	MASK 4-bit Mask

This field is a 4-bit bitmask that selects which contiguous 32-bit component(s) are either written or skipped-over in the destination buffer.

If this field is zero the SO_DECL operation is effectively a no-op. No data will be appended to the destination and the destination buffer's write pointer will not be advanced.

If the **Hole Flag** is set, this field (if non-zero) indirectly specifies how much the destination buffer's write pointer should be advanced. See **Hole Flag** description above for restrictions on this field.

If the **Hole Flag** is clear, this field (if non-zero) selects which source components are to be written to the destination buffer. The components must be contiguous, e.g. YZW is legal, but XZW is not. The selected source components are written to the destination buffer starting at the current write pointer, and then the write pointer is advanced past the written data. E.g., if YZW is specified, the three (YZW) components of the source register will be written to the destination buffer at the current write pointer, and the write pointer will be advanced by 3 DWords.

Value	Name Project			
0h	[Default]			
xxx1b	SO_DECL_COMPMASK_X	All		
xx1xb	SO_DECL_COMPMASK_Y	All		
x1xxb	SO_DECL_COMPMASK_Z	All		
1xxxb	SO_DECL_COMPMASK_W	All		



${\bf Split Base Address 4 KByte Aligned}$

	SplitBaseAddress4KByteAligned						
Source:	PRN	1					
Size (in bits):	32						
Default Value:	0x0	0000000					
Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address.							
DWord		Bit		De	escription		
0		31:12	Base Address	Base Address Low			
Project: All			Project: All				
			Format:	GraphicsAdd	ress[31:12]		
		11:0	Reserved				
			Project:			All	
			Format:			MBZ	



${\bf Split Base Address 64 Byte Aligned}$

		Splitl	BaseAddr	ess64	4ByteAligned	
Source:	PRM					
Size (in bits):	32					
Default Value:	0x000	000000				
Specifies a 64-bit (4	48-bit ca	nonical) 64	-byte aligned n	memory l	oase address.	
DWord		Bit			Description	
0		31:6	Base Address	s Low		
Project: All			Project:	A	All	
			Format:	(GraphicsAddress[31:6]	
		5:0	Reserved			
			Project:			All
			Format:			MBZ



SPR_GAMC REFERENCE POINT FORMAT

		SPR_GAMC REFE	RENCE POINT FORMAT					
Project:		HSW						
Source:		PRM						
Size (in l	oits):	30						
Default \	Value:	0x00000000						
The valu	ues are		nce points (points 0 to 15) for sprite gamma correction. rmat with 0 integer and 10 fractional bits. nformation.					
DWord	Bit		Description					
0	29:20	Red Gamma Reference Point						
		Format:	U0.10					
		This value specifies a reference po correction.	nt that is used for the red color channel sprite gamma					
	19:10	Green Gamma Reference Point						
		Format:	U0.10					
		This value specifies a reference point that is used for the green color channel sprite gamma correction.						
	9:0	Blue Gamma Reference Point						
		Format:	U0.10					
		This value specifies a reference po correction.	nt that is used for the blue color channel sprite gamma					



SrcRegNum

SrcRegNum

Project: HSW
Source: EuIsa
Size (in bits): 8

register-indirect addressed.

Default Value: 0x00000000

Register Number This field provides the register number for the operand. For a GRF register operand, it provides the portion of register address aligning to 256-bit. For an ARF register operand, this field is encoded such that MSBs identify the architecture register type and LSBs provide its register number. This field together with the corresponding SubRegNum field provides the byte aligned address for the origin of the register region. Specifically, this field provides bits [12:5] of the byte address, while SubRegNum field provides bits [4:0]. This field applies to the destination operand and the source operands. It is ignored (or not present in the instruction word) for an immediate source operand. This field is present if the operand is in direct addressing mode; it is not present if the operand is

DWord	Bit		Description							
0	7:0	Source	Register Number							
		Value	Name	Description						
		0-127	If {Dst/Src0/Src1/Src2}.RegFile==GRF							
		0- 0ffh	If {Dst/Src0/Src1/Src2}.RegFile==ARF	This field is used to encode the architecture register as well as providing the register number. See GEN Execution Environment chapter for details.						



SrcSubRegNum

SrcSubRegNum

Project: HSW
Source: EuIsa
Size (in bits): 5

Default Value: 0x00000000

Description	Project
Subregister Number	HSW
This field provides the sub-register number for the operand. For a GRF register operand, it provides	
the byte address within a 256-bit register. For an ARF register operand, this field also provides the	
sub-register number according to the encoding defined for the given architecture register.	
This field together with the corresponding RegNum field provides the byte aligned address for the	
origin of the register region. Specifically, this field provides bits [4:0] of the byte address, while the	
RegNum field provides bits [12:5].	
This field applies to the destination operand and the source operands. It is ignored (or not present in	
the instruction word) for an immediate source operand.	
This field is present if the operand is in direct addressing mode; it is not present if the operand is	
register-indirect addressed.	

Programming Notes

Note: The recommended instruction syntax uses subregister numbers within the GRF in units of actual data element size, corresponding to the data type used. For example for the F (Float) type, the assembler syntax uses subregister numbers 0 to 7, corresponding to subregister byte addresses of 0 to 28 in steps of 4, the element size.

DWord	Bit		Description				
0	4:0	Source	Source Sub Register Number				
		Value	Name	Description			
		0-31	If				
			{Dst/Src0/Src1/Src2}.RegFile==GRF				
		0-	If	This field is used to encode the architecture register			
		0ffh	{Dst/Src0/Src1/Src2}.RegFile==ARF	as well as providing the register number. See GEN			
				Execution Environment chapter for details.			



SRD Interrupt Bit Definition

		SRD	Interrupt Bit Definition			
Project:		HSW				
Source:		PRM	PRM			
Size (in b	its):	32				
Default V	'alue:	0x0000000				
The SRD	Interru	upt Registers all share the	e same bit definitions from this table.			
DWord	Bit		Description			
0	31:3	Reserved				
	2	SRD Aux Error				
		This bit is set on the risir	ng edge of the SRD Aux error (receive error or timeout) indication.			
		Value	Name			
		0b	Event Not Detected			
		1b	Event Detected			
	1	SRD Exit				
		This event occurs on the first blank start after SRD exit.				
	0	SRD PreWarn				
		This event occurs two display frames prior to entering SRD.				



SW Generated BINDING_TABLE_STATE

SW Generated BINDING_TABLE_STATE

Project: HSW Source: PRM Size (in bits): 32

Default Value: 0x00000000

The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart. The first element of the binding table is aligned to a 32-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 240 through 255, inclusive.

DWord	Bit	Description			
0	31:5	Surface State Pointer			
		Format:	Format: SurfaceStateOffset[31:5]		
		, ,	This 32-byte aligned address points to a surface state block. This pointer is relative to the Surface State Base Address		
	4:0	Reserved			
		Format:		MBZ	



SZ OM S0A SIMD16 Render Target Data Payload

MDP_R	ΓW_ZMA16 -			1D16 Render Target Data
		Pay	load	
Project:	HSW			
Source:	PRM			
Size (in bits):	3328			
Default Value:	0x0000000, 0x0 0x0000000, 0x0 0x00000000, 0x0	00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit			Description
0.0-1.7	511:0	Source 0 Alpha	a	
		Project:	Α	II
		Format:	N	IDP_DW_SIMD16
		Slots [15:0] Sou	ırce 0 Alpl	na
2.0-2.7	255:0	oMask		
		Project:		All
		Format:		MDPR_OMASK
		Slots [15:0] oM	ask	
3.0-4.7	511:0	Red		
		Project:	А	ll
		Format:	N	IDP_DW_SIMD16
		Slots [15:0] Red	l '	



MDP_RTW	MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data Payload					
5.0-6.7	511:0	Green		1		
		Project:	All			
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Gre	en			
7.0-8.7	511:0	Blue				
		Project:	All			
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Blue				
9.0-10.7	511:0	Alpha				
		Project:	All			
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Alp	na			
11.0-12.7	511:0	Source Depth				
		Project:	All			
		Format:	MDP_DW_SIMD16			
		Slots [15:0] Sou	rce Depth			



SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTW_	ZMA8 -	SZ OM SOA	SIMD8 Render Target Data Payload		
Project:	HSW				
Source:	PRM	PRM			
Size (in bits):	1792				
Default Value:	0x0000000 0x0000000 0x0000000 0x0000000 0x000000	00, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	Source 0 Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source 0 Alpha			
1.0-1.7	255:0	55:0 oMask			
		Project:	All		
		Format:	MDPR_OMASK		
		Slots [7:0] oMask	k. Upper half ignored.		
2.0-2.7	255:0	Red			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Red			
3.0-3.7	255:0	Green			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Green			
4.0-4.7	255:0	Blue			
		Project:	All		



MDP_RTW_ZMA8 - SZ OM S0A SIMD8 Render Target Data Payload					
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Blue			
5.0-5.7	255:0	Alpha			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Alpha			
6.0-6.7	255:0	Source Depth			
		Project:	All		
		Format:	MDP_DW_SIMD8		
		Slots [7:0] Source I	Depth		



SZ OM SIMD16 Render Target Data Payload

MDP_RTW_	ZM16 - SZ	OM SIMD16 R	ender Target Data Payload
Project:	HSW		
Source:	PRM		
Size (in bits):	2816		
Default Value:	0x00000000, 0x000	00000, 0x00000000, 0x0 000000, 0x00000000, 0x0	0000000, 0x00000000, 0x00000000, 00000000
DWord	Bit		Description
0.0-0.7	255:0	oMask	2 0000, p. 1000
		Project:	All
		Format:	MDPR_OMASK
		Slots [15:0] oMask	
1.0-1.7	255:0	Red[7:0]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] Red	
2.0-2.7	255:0	Red[15:8]	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [15:8] Red	
3.0-3.7	255:0	Green[7:0]	
		Project:	All



4.0-4.7	255:0	Format: MDP_DW_SIMD8 Slots [7:0] Green Green[15:7] Project: All Format: MDP_DW_SIMD8
4.0-4.7	255:0	Green[15:7] Project: All
4.0-4.7	255:0	Project: All
		Formati AADD DIA CIAADO
		Format: MDP_DW_SIMD8
		Slots [15:8] Green
5.0-5.7	255:0	Blue[7:0]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Blue
6.0-6.7	255:0	Blue[15:8]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [15:8] Blue
7.0-7.7	255:0	Alpha[7:0]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Alpha
8.0-8.7	255:0	Alpha[15:8]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [15:8] Alpha
9.0-9.7	255:0	Source Depth[7:0]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [7:0] Source Depth
10.0-10.7	0.7 255:0	Source Depth[15:8]
		Project: All
		Format: MDP_DW_SIMD8
		Slots [15:8] Source Depth



SZ OM SIMD8 Dual Source Render Target Data Payload

_	\	MISD2 - 27 (OM SIMD8 Dual Source Render Target		
			Data Payload		
Project:	HS				
Source:	PRM				
Size (in bits):	ze (in bits): 2560				
Default Value:	0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0	00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit		Description		
0.0-0.7	255:0	oMask			
		Project:	All		
		Project: Format:	All MDPR_OMASK		
		Format:			
1.0-1.7	255:0	Format:	MDPR_OMASK		
1.0-1.7	255:0	Format: oMask for slots [7:	MDPR_OMASK		
1.0-1.7	255:0	Format: oMask for slots [7:	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half.		
1.0-1.7	255:0	Format: oMask for slots [7: Src0 Red Project:	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8		
2.0-2.7	255:0 255:0	Format: oMask for slots [7: Src0 Red Project: Format:	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8		
		Format: oMask for slots [7: Src0 Red Project: Format: Slots[7:0] or [15:8]	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8		
		Format: oMask for slots [7: Src0 Red Project: Format: Slots[7:0] or [15:8] Src0 Green	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8 of Src0 Red		
		Format: oMask for slots [7: Src0 Red Project: Format: Slots[7:0] or [15:8] Src0 Green Project:	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8 of Src0 Red All MDP_DW_SIMD8		
		Format: oMask for slots [7: Src0 Red Project: Format: Slots[7:0] or [15:8] Src0 Green Project: Format:	MDPR_OMASK 0] and [15:8]. Operation selects upper or lower half. All MDP_DW_SIMD8 of Src0 Red All MDP_DW_SIMD8		



MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload

	1		Dala Payloau
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src0 Blue
4.0-4.7	255:0	Src0 Alpha	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src0 Alpha
5.0-5.7	255:0	Src1 Red	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Red
6.0-6.7	255:0	Src1 Green	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Green
7.0-7.7	255:0	Src1 Blue	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Blue
8.0-8.7	255:0	Src1 Alpha	_
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots[7:0] or [15:8]	of Src1 Alpha
9.0-9.7	255:0	Source Depth	
		Project:	All
		Format:	MDP_DW_SIMD8
		Slots [7:0] or [15:8]	of Source Depth



SZ OM SIMD8 Render Target Data Payload

MDP_RT	W_ZM8	- SZ OM S	SIMD8 R	ender T	arget Dat	a Payload
Project:	HSW					
Source:	PRM					
Size (in bits):	1536					
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0, 0x00000000, 0 0, 0x000000000, 0 0, 0x00000000, 0 0, 0x00000000, 0 0, 0x00000000, 0 0, 0x00000000, 0	x00000000, 0 x00000000, 0 x00000000, 0 x00000000, 0 x00000000, 0 x00000000, 0	0x00000000, 0 0x000000000, 0 0x000000000, 0 0x000000000, 0 0x000000000, 0 0x000000000, 0	x00000000, 0x00 x00000000, 0x00 x00000000, 0x00 x00000000, 0x00 x00000000, 0x00 x00000000, 0x00 x00000000, 0x00	0000000, 0000000, 0000000, 0000000, 000000
DWord	Bit			Descrip	tion	
0.0-0.7	255:0	oMask		ı		
		Project:		All		
		Format:		MDPR_OMA	SK	
		Slots [7:0] oMask. Upper half ignored.				
1.0-1.7	255:0	Red				
		Project:	Д	JI.		
		Format:	N	IDP_DW_SIM	D8	
		Slots [7:0] Red				
2.0-2.7	255:0	Green				
		Project:	Д	.II		
		Format:	N	IDP_DW_SIMI	D8	
		Slots [7:0] Gree	en			
3.0-3.7	255:0	Blue				
0.0 0.7		Project:	Д	.II		
		Format:	N	IDP_DW_SIMI	D8	
		Slots [7:0] Blue	2			
4.0-4.7	255:0	Alpha				
		Project:	Д	.II		
		Format:	N	MDP_DW_SIMI	D8	



MDP_RT	W_ZM8 -	SZ OM SIME	08 Render Target Data Payload	
		Slots [7:0] Alpha		
5.0-5.7	255:0	Source Depth		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source Dep	oth	



SZ S0A SIMD16 Render Target Data Payload

INIDP_KIW	_ZA16 - S	Z SOA	SIMD16	Render	Target Data Payload
Project:	HSW				
Source:	PRM				
Size (in bits):	3072				
Default Value:	0x00000000, 0	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	0, 0x00000000, 0 0, 0x00000000, 0	0x00000000, 0x00000000, 0x00000000, 0x00000000	0x0000000, 0x0000000, 0x00000000,
					0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	Bit			<u>`</u>	·
_ 110.0	Dit			De	scription
0.0-0.7	255:0	Sour	ce 0 Alpha[7:0		scription
		Sour Proje			scription
			ect:]	
		Proje Forn	ect:	All MDP_DV	
		Proje Forn Slots	ect: nat:	All MDP_DV	
0.0-0.7	255:0	Proje Forn Slots	ect: nat: [7:0] Source 0 / ce 0 Alpha[15:	All MDP_DV	
0.0-0.7	255:0	Proje Forn Slots	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect:	All MDP_DV Alpha	V_SIMD8
0.0-0.7	255:0	Forn Slots Sour Proje	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect:	All All Alpha 8] All MDP_DV	V_SIMD8
0.0-0.7	255:0	Forn Slots Sour Proje	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect: nat: [15:8] Source 0	All All Alpha 8] All MDP_DV	V_SIMD8
1.0-1.7	255:0 255:0	Forn Slots Sour Proje Forn Slots	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect: nat: [15:8] Source 0	All All Alpha 8] All MDP_DV	V_SIMD8
1.0-1.7	255:0 255:0	Proje Forn Slots Sour Proje Forn Slots Red[Proje Forn	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect: nat: [15:8] Source 0 7:0] ect: nat:	All All All All All Alpha All Alpha Alpha Alpha Alpha	V_SIMD8
1.0-1.7	255:0 255:0	Proje Forn Slots Sour Proje Forn Slots Red[Proje Forn	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect: nat: [15:8] Source 0 7:0] ect:	All All All All All Alpha All Alpha Alpha Alpha Alpha	V_SIMD8 V_SIMD8
1.0-1.7	255:0 255:0	Proje Forn Slots Sour Proje Forn Slots Red[Proje Forn Slots	ect: nat: [7:0] Source 0 / ce 0 Alpha[15: ect: nat: [15:8] Source 0 7:0] ect: nat:	All All All All All Alpha All Alpha Alpha Alpha Alpha	V_SIMD8 V_SIMD8



Format: MDP_DW_SIMD8	
Project: All	
Format: MDP_DW_SIMD8	
Slots [7:0] Green Slots [7:0] Green	
Solution Solution	
Project: All	
Format: MDP_DW_SIMD8	
Slots [15:8] Green Slots [15:8] Green	
Blue[7:0]	
Project: All	
Format: MDP_DW_SIMD8	
Slots [7:0] Blue	
7.0-7.7 255:0	
Project: All	
Format: MDP_DW_SIMD8	
Slots [15:8] Blue	
8.0-8.7 255:0 Alpha[7:0] Project: All Format: MDP_DW_SIMD8 Slots [7:0] Alpha 9.0-9.7 255:0 Alpha[15:8] Project: All Format: MDP_DW_SIMD8 Slots [15:8] Alpha	
Project: All	
Format: MDP_DW_SIMD8	
9.0-9.7 255:0 Alpha[15:8] Project: All Format: MDP_DW_SIMD8 Slots [15:8] Alpha	
9.0-9.7 255:0 Alpha[15:8] Project: All Format: MDP_DW_SIMD8 Slots [15:8] Alpha	
Project: All Format: MDP_DW_SIMD8 Slots [15:8] Alpha	
Format: MDP_DW_SIMD8 Slots [15:8] Alpha	
Slots [15:8] Alpha	
10.0-10.7 255:0 Source Depth[7:0]	
Project: All	
Format: MDP_DW_SIMD8	
Slots [7:0] Source Depth	



MDP_RTW_ZA16 - SZ S0A SIMD16 Render Target Data Payload							
		Project:	All				
			MDP_DW_SIMD8				
		Slots [15:8] Source Depth					



SZ S0A SIMD8 Render Target Data Payload

MDP_	RTW_ZA8 -	SZ SOA	SIMD8	Render	Target Data Payload		
Project:	HSW						
Source:	PRM						
Size (in bits):	1536						
Default Value:	0x00000000 0x00000000 0x00000000 0x000000	0, 0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit			De	escription		
0.0-0.7	255:0	Source	0 Alpha				
		Projec	t:	All			
		Forma	ıt:	MDP_D\	N_SIMD8		
		Slots [7	7:0] Source 0	Alpha			
1.0-1.7	255:0	Red	Red				
		Projec	t:	All			
		Forma	it:	MDP_D\	N_SIMD8		
		Slots [7	7:0] Red				
2.0-2.7	255:0	Green					
		Projec	t:	All			
		Forma	ıt:	MDP_D\	N_SIMD8		
		Slots [7	Slots [7:0] Green				
3.0-3.7	255:0	Blue					
		Projec	t:	All			
		Forma	it:	MDP_D\	W_SIMD8		
		Slots [7	7:0] Blue	 			
4.0-4.7	255:0	Alpha					
		Projec	t:	All			
		Forma	ıt:	MDP_D\	N_SIMD8		



MDP_RTW_ZA8 - SZ S0A SIMD8 Render Target Data Payload							
		Slots [7:0] Alpha					
5.0-5.7	255:0	Source Depth					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Source Depth	1				



SZ SIMD16 Render Target Data Payload

MDP_R1	TW_Z16 - S	Z SIMD16 Rer	nder Target Data Payload				
Project:	HSW						
Source:	PRM						
Size (in bits):	2560						
Default Value:	0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00 0x00000000, 0x00	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit		Description				
0.0-0.7	255:0	Red[7:0]	·				
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Red					
1.0-1.7	255:0	Red[15:8]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [15:8] Red					
2.0-2.7	255:0	Green[7:0]					
		Project:	All				
		Format:	MDP_DW_SIMD8				
		Slots [7:0] Green					
3.0-3.7	255:0	Green[15:8]					
		Project:	All				
		Format:	MDP_DW_SIMD8				



_	_	Slots [15:8] Green	Render Target Data Payload	
4.0-4.7	255:0	Blue[7:0]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Blue		
5.0-5.7	255:0	Blue[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Blue		
6.0-6.7	255:0	Alpha[7:0]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Alpha		
7.0-7.7	255:0	Alpha[15:8]		
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Alpha	9	
8.0-8.7	255:0	Source Depth[7	:0]	
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [7:0] Source	e Depth	
9.0-9.7	255:0	Source Depth[1	5:8]	
		Project:	All	
		Format:	MDP_DW_SIMD8	
		Slots [15:8] Source Depth		



SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data						
		P	ayloa	d		
Project:	HSW					
Source:	PRM					
Size (in bits):	2304					
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000					
DWord	Bit			Description		
0.0-0.7	255:0	Src0 Red				
		Project:		All		
		Format: MDP_DW_SIMD8				
		Slots[7:0] or [15:	8] of Src	O Red		
1.0-1.7	255:0	Src0 Green				
		Project:		All		
		Format:		MDP_DW_SIMD8		
		Slots[7:0] or [15:	8] of Src) Green		
2.0-2.7	255:0	Src0 Blue				
		Project:		All		
		Format:		MDP_DW_SIMD8		
		Slots[7:0] or [15:	8] of Src	O Blue		
3.0-3.7	255:0	Src0 Alpha				
		Project:		All		
		Format:		MDP_DW_SIMD8		
		Slots[7:0] or [15:	8] of Src	O Alpha		



MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data Payload										
4.0-4.7	255:0	Src1 Red								
		Project:	All							
		Format:	MDP_DW_SIMD8							
		Slots[7:0] or [15:	8] of Src1 Red							
5.0-5.7	255:0	Src1 Green								
		Project:	All							
		Format:	MDP_DW_SIMD8							
Slots[7:0] or [15:8] of Src1 Green										
6.0-6.7	255:0	Src1 Blue								
		Project:	All							
		Format:	MDP_DW_SIMD8							
		Slots[7:0] or [15:8] of Src1 Blue								
7.0-7.7	255:0	Src1 Alpha								
		Project:	All							
		Format:	MDP_DW_SIMD8							
	8] of Src1 Alpha									
8.0-8.7	255:0	Source Depth								
		Project:	All							
		Format:	MDP_DW_SIMD8							
		Slots [7:0] or [15:8] of Source Depth								



SZ SIMD8 Render Target Data Payload

MDP_R	RTW_Z8 - S	Z SIMD8 Rend	ler Target Data Payload					
Project:	HSW							
Source:	PRM							
Size (in bits):	1280							
Default Value:								
DWord	Bit		Description					
0.0-0.7	255:0	Red						
		Project:	All					
		Format:	MDP_DW_SIMD8					
		Slots [7:0] Red						
1.0-1.7	255:0	Green						
		Project:	All					
		Format:	MDP_DW_SIMD8					
		Slots [7:0] Green						
2.0-2.7	255:0	Blue						
		Project:	All					
		Format: MDP_DW_SIMD8						
		Slots [7:0] Blue						
3.0-3.7	255:0	Alpha						
		Project:	All					
		Format:	MDP_DW_SIMD8					
		Slots [7:0] Alpha						
4.0-4.7	255:0	Source Depth						
		Project:	All					
		Format:	MDP_DW_SIMD8					
		Slots [7:0] Source Dept	h					



MDP_RTW_Z8 - SZ SIMD8 Render Target Data Payload



Thread Spawn Message Descriptor

			Th	read Spaw	n Message Des	scriptor				
Project:		Н	SW	-		•				
Source:		R	RenderCS							
Size (in l	oits):	3	2							
Default \	Value:	0:	x000000	00						
DWord	Bit				Description					
0	31:20	Reserve	ed							
		Format	:			MBZ				
	19	Header	Presen	t						
		Format	:			MBZ				
					Programming Not	es				
		L		r all Thread Spawr	ner messages.					
	18:5	Reserve				1,407				
		Format				MBZ				
	4	Resource This field			sociated with the action	a takan bu tha Oncada				
			Name		scription	Exists If				
		0		Spawn a Child Th	•	[Opcode] == 'Spawn Thread'				
		1		Spawn a Root Thread		[Opcode] == 'Spawn Thread'				
		0		The URB Handle		[Opcode] == 'Dereference Resource'				
		1		The URBHhandle	is NOT Dereferenced	[Opcode] == 'Dereference Resource'				
	3:2	Reserve	ed							
		Format			MBZ					
	1	thread,	d indica when O _l	tes whether the re ocode is 0, FF man	aged resources are dere	t thread or a child thread. If it is a root eferenced. ferenced; no action is required by the				
		Value			Name					
		0			Root Thread					
		1			Child Thread					
	0									



Thread Spawn Message Descriptor A child thread should also terminate with such a message. A thread cannot terminate with an Opcode of "spawn thread". Value Name Description Dereference Resource also used for end of thread Spawn Thread



VC1

		VC1				
Project: HSW						
Source:		VideoCS				
Size (in bit	s):	16				
Default Va	lue:	0x00000000				
DWord	Bit	Description				
0	15:8	Reserved				
		Format:	MBZ			
	7	Syncmarker Error This flag indicates missing sync marker SEs coded in the	bit-stream.			
	6 Mbmode SE Error This flag indicates inconsistent Macroblock SEs coded in the bit-stream.					
	5 Transformtype SE Error This flag indicates inconsistent transform type SEs coded in the bit-stream.					
	4 Coefficient Error This flag indicates inconsistent Coefficient SEs coded in the bit-stream.					
	3 Motion Vector SE Error This flag indicates inconsistent Motion Vector SEs coded in the bit-stream.					
Coded Block Pattern CY SE Error This flag indicates inconsistent CBPCY SEs coded in the bit-stream.						
1 Mquant Error This flag indicates inconsistent MQUANT SEs coded in the bit-stream.						
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed	by hardware.			



VCS Hardware-Detected Error Bit Definitions

		VCS Har	dware-De	tected Error B	it Definitions				
Project:		HSW	HSW						
Source:		VideoCS							
Size (in b	oits):	16							
Default \	/alue:	0x000000	00						
DWord	Bit			Description					
0	15:3	Reserved							
		Format:			MBZ				
	2	Reserved							
		Project:			HSW				
		Format:			MBZ				
	1	Reserved							
		Format:			MBZ				
	 Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: 								
		Value Name Description							
		1 Instruction Error detected							
	Programming Notes								
	This error indications cannot be cleared except by reset (i.e., it is a fatal error).								



VEB DI IECP COMMAND SURFACE CONTROL BITS

VEB DI IECP COMMAND SURFACE CONTROL BITS

Project: HSW

Source: VideoEnhancementCS

Size (in bits): 6

Default Value: 0x00000000

DWord Bit Description

0 !

5:4 **Arbitration Priority Control**

This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.

Value	Name		
00b	Highest priority		
01b	Second highest priority		
10b	Third highest priority		
11b	owest priority		

3 Reserved

2:1 LLC/eLLC Cacheability Control (LLCCC)

This is the field used in GT interface block to determine what type of access need to be generated to uncore.

For the cases where the LLCCC is set, cacheable transaction are generated to enable LLC/eLLC usage for particular stream.

Value	Name	Description
00b	PTE	Use PTE values
01b	UC	UC - uncacheable
10b	LLC/eLLC WB cacheable	LLC/eLLC WB cacheable
11b	eLLC WB cacheable	eLLC WB cacheable (UC in LLC)

Programming Notes

Exceptions:

- 1. If a surface is cacheable in L3, evictions from L3 would ignore LLC/eLLC cacheability control (LLCCC) field and assumes the access to be cacheable in LLC/eLLC.
- 2. LLCCC field is a HINT however there are edge cases where it may not be followed. The resulting line is not guaranteed to lend up in the target cache.

0 L3 Cacheability Control (L3CC)

Not used for VEBOX and ignored.



VEBOX_ACE_LACE_STATE

		VEBOX_ACE	LACE_STA	TE				
Project:		HSW						
Source:		VideoEnhancementCS						
Size (in bi	ts):	416						
Default Va	alue:	0x00000068, 0x4C382410, 0x9C88 0x0000D8C4, 0x04000400, 0x040 0x00000400						
This state	structui	re contains the IECP State Table Conte	ents for ACE state.					
DWord	Bit		Description					
0	31:12	Reserved						
		Project:		HSW				
		Format:		MBZ				
	11:7	Reserved						
		Format:		MBZ				
	6:2	Skin Threshold						
		Format: U5						
		Used for Y analysis (min/max) for pix	d for Y analysis (min/max) for pixels which are higher than skin threshold.					
		Value			Name			
		[1,31]						
		26	[Default]					
	1	Full Image Histogram						
		Default Value:			0			
		Project:			HSW			
		Format:			Enable			
		Used to ignore the area of interest for are affected by AOI (Area of Interest)		gram. Th	is applies to	all statistics that		
	0	ACE Enable						
		Format:	Enal	ble				
1	31:24	Y3						
		Default Value:				76		
		Format:				U8		
		The value of the y_pixel for point 3 in	PWL.					
	23:16	Y2						



	VEBOX_ACE_LAC	
	Default Value:	56
	Format:	U8
	The value of the y_pixel for point 2 in PWL.	
15:		1
	Default Value:	36
	Format:	U8
	The value of the y_pixel for point 1 in PWL.	
7:0	Ymin	
	Default Value:	16
	Format:	U8
	The value of the y_pixel for point 0 in PWL.	
2 31:24	4 Y7	
	Default Value:	156
	Format:	U8
	The value of the y_pixel for point 7 in PWL.	·
23:16	.6 Y6	
	Default Value:	136
	Format:	U8
	The value of the y_pixel for point 6 in PWL.	
15:	8 Y5	
	Default Value:	116
	Format:	U8
	The value of the y_pixel for point 5 in PWL.	
7:0	Y4	
	Default Value:	96
	Format:	U8
	The value of the y_pixel for point 4 in PWL.	
31:2	4 Ymax	
	Default Value:	235
	Format:	U8
	The value of the y_pixel for point 11 in PWL.	



		VEBOX_ACE_LACE	STATE	
	23:16	Y10		
		Default Value:	21	.6
		Format:	U	3
		The value of the y_pixel for point 10 in PWL.		
	15:8	Y9		
		Default Value:	19	96
		Format:	U	3
		The value of the y_pixel for point 9 in PWL.		
	7:0	Y8		
		Default Value:	17	' 6
		Format:	U	3
		The value of the y_pixel for point 8 in PWL.		
4	31:24	В4		
		Default Value:	96	
		Format:		U8
		The value of the bias for point 4 in PWL.		
	23:16	В3		,
		Default Value:		76
		Format:		U8
		The value of the bias for point 3 in PWL.		
	15:8	B2		
		Default Value:		56
		Format:		U8
		The value of the bias for point 2 in PWL.		
	7:0	B1		
		Default Value:		36
		Format:		U8
		The value of the bias for point 1 in PWL.		
5	31:24	B8		
		Default Value:	17	76
		Format:	U	3
		The value of the bias for point 8 in PWL.		



	·	VEBOX_ACE_LA	CE_STATE		•	
	23:16	B7				
		Default Value:	156			
		Format:		U8		
		The value of the bias for point 7 in PWL.				
	15:8	В6				
		Default Value:		136		
		Format:		U8		
		The value of the bias for point 6 in PWL.		<u> </u>		
	7:0	B5				
		Default Value:		116		
		Format:		U8		
		The value of the bias for point 5 in PWL.				
6	31:16	Reserved				
		Format:				
	15:8	B10		,		
		Default Value:		216		
		Format:		U8		
		The value of the bias for point 10 in PWL.				
	7:0	B9				
		Default Value:	196			
		Format:	U8			
		The value of the bias for point 9 in PWL.				
7	31:27	Reserved				
		Format:	MBZ			
	26:16	S1				
		Default Value:		1024		
		Format:		U1.10		
		The value of the slope for point 1 in PWL				
		The default is 1024/1024				
	15:11	Reserved				
		Format:	MBZ			



		VEBOX_ACE_LACE	STATE	
	10:0	SO		
		Default Value:	1024	
		Format:		U1.10
		The value of the slope for point 0 in PWL		
		The default is 1024/1024		
8	31:27	Reserved	<u> </u>	
		Format:	MBZ	
	26:16	S3		1
		Default Value:		1024
		Format:		U1.10
		The value of the clane for point 2 in DMI		
		The value of the slope for point 3 in PWL The default is 1024/1024		
	15:11	Reserved	MPZ	
		Format:	MBZ	
	10:0	S2		1024
		Default Value:		1024
		Format:		U1.10
		The value of the slope for point 2 in PWL		
		The default is 1024/1024		
9	31:27	Reserved		
		Format:	MBZ	
	26:16	\$5		
		Default Value:		1024
		Format:		U1.10
				1
		The value of the slope for point 5 in PWL		
		The default is 1024/1024		
	15:11	Reserved		
		Format:	MBZ	
	10:0	S4		
		Default Value:		1024
		Format:		U1.10
		The value of the slope for point 4 in PWL		



		VEBOX_ACE_LACE	STATE			
		The default is 1024/1024				
10	31:27	Reserved				
		Format:	MBZ			
	26:16	S7				
		Default Value:		1024		
		Format:		U1.10		
		The value of the slope for point 7 in PWL				
		The default is 1024/1024				
	15:11	Reserved				
		Format:	MBZ			
	10:0	S6				
		Default Value:		1024		
		Format:	U1.10			
		The default is 1024/1024				
11	31:27					
11	31:27	Reserved Format:	MBZ			
	26:16	S9	14152			
	20.10	Default Value:		1024		
		Format:	U1.10			
		The value of the slope for point 9 in PWL				
		The default is 1024/1024				
	15:11	Reserved	MBZ			
		Format:				
	10:0	S8		1.00		
		Default Value:		1024		
		Format:	U1.10			
		The value of the slope for point 8 in PWL				
		The default is 1024/1024				
12	31:16	Reserved				
		Project:	HSW			



	VEBOX_ACE_LACE_STATE					
15:11	Reserved					
	Format:	MBZ				
10:0	S10					
	Default Value:		1024			
	Format:		U1.10			
	The value of the slope for point 10 in PWL.					



VEBOX_ALPHA_AOI_STATE

		1	/EBO	XC_	_AL	PHA	_AOI_S1	ΓΑΤ	ΤE		
Project:		HSW									
Source:		VideoEnhand	ementC	CS							
Size (in l	oits):	96									
Default \	Value:	0x00000000,	0x00030	30000	00, 0x0	0003000	00				
This stat	e struc	ture contains the IE	CP State	e Tab	ble Co	ontents	for Fixed Alp	ha an	nd Area of	Interes	t state.
DWord	Bit						Description				
0	31:17	Reserved									
		Format:						М	BZ		
	16	Alpha from State	Select								
		Format:		U	J1 Enu	umerate	d type				
		Value					1	Name	<u> </u>		
		0	alpha is	is tak	ken fr	rom me	ssage				
		1				rom stat					
		Programming Notes									
		If the input format should be set to 1				•			•	at provi	ides alpha, this bit
	15:12	Reserved									
		Format:						М	BZ		
	11:0	Color Pipe Alpha									
		Format:							U12		
1	31:30	Reserved									
		Format:						М	BZ		
	29:16	AOI Max X								_	
		Default Value:								3	
		Format:						U14			
		Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering wil occur within the MinX/MinY to MaxX/MaxY area (inclusive). This value must be a multiple of 4 minus 1.					tistic gathering will				
	15:14	Reserved									
		Format:						М	BZ		
	13:0	AOI Min X									



		VEBOX_ALPHA_AOI_ST	ATE			
		Default Value:		0		
		Format:		U14		
		This value must be a multiple of 4.				
2	31:30	Reserved				
		Format:	MBZ			
	29:16	AOI Max Y				
		Default Value:		3		
		Format:		U14		
		This value must be a multiple of 4 minus 1.				
	15:14	Reserved				
		Format:	MBZ			
	13:0	AOI Min Y				
		Default Value:		0		
	U14					
	Format: U14 This value must be a multiple of 4.					



VEBOX_Ch_Dir_Filter_Coefficient

	VEBC	OX_Ch_Dir_l	Filter_Coefficient			
Project:	HSW					
Source:	PRM					
Size (in bits):	64					
Default Value:	0x00000000, 0x	<00000000				
DWord	Bit	Description				
01	63:56	Filter Coefficie	nt[7]			
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	55:48	Filter Coefficie	nt[6]			
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	47:40	Filter Coefficient[5]				
	39:32	Format:	S1.6 2's Complement			
		Range: [-2, +2)				
		Filter Coefficient[4]				
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	31:24	Filter Coefficie	nt[3]			
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	23:16	Filter Coefficie	nt[2]			
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	15:8	Filter Coefficient[1]				
		Format:	S1.6 2's Complement			
		Range: [-2, +2)				
	7:0	Filter Coefficie	nt[0]			
		Format:	S1.6 2's Complement			



VEBOX_Ch_Dir_Filter_Coefficient						
		Range: [-2, +2)				



VEBOX_CSC_STATE

				VEBOX _	CSC_STATE			
Project:		HSW						
Source:		VideoEnhancementCS						
Size (in l	oits):	256						
Default \	Value:		02000, 0x00 00000, 0x00		000400, 0x00000000), 0x000	00400, 0x00000000,	
This stat	e struc	ture contains	the IECP Sta	ate Table Cont	tents for CSC state.			
DWord	Bit				Description			
0	31:29	Reserved				•		
		Format:				MBZ		
	28:16	C1						
		Default Value:			0			
		Format:			S2.10 2's complem	nent		
		Transform co	efficient.					
	15:3	CO						
		Default Value:			1024			
		Format:	Format:			nent		
		Transform coefficient.						
	2	Reserved						
		Format:			MBZ			
	1	YUV_Channel_Swap						
		Default Value:				(0	
		Format:					Enable	
		swapped into	the outpu		output formats. Wh s as shown in the fo		bit is set, the YUV channels a table:	re
			nnel_Swap					
		0	1					
		Y R	G					
		UG	В					
		VB	R					
					Programming Note	es		
		In previous projects [Pre-DevHSW], the yuv_in and yuv_out state variables were used to offset						



		VI	EBOX_CSC_STATE					
		the YUV values by ½ of their range before (for yuv_in) and after (for yuv_out) color space conversion; in addition yuv_out swapped the YUV channels. The same effect is accomplished on [DevHSW+], with the per channel Offset in and Offset out state variables in combination with the YUV_Channel_Swap bit.						
	0	Transform Enable						
		Format:	Enable					
1	31:26	Reserved						
		Format:	MBZ					
	25:13	C3						
		Default Value:	0					
		Format:	S2.10 2's complement					
		Transform coefficient.						
	12:0	C2						
		Default Value:	0					
		Format:	S2.10 2's complement					
	Transform coefficient.							
2	31:26	Reserved						
		Format:	MBZ					
	25:13	C5						
		Default Value:	0					
		Format:	S2.10 2's complement					
		Transform coefficient.						
	12:0	C4						
		Default Value:	1024					
		Format:	S2.10 2's complement					
		Transform coefficient.						
3	31:26	Reserved						
		Format:	MBZ					
	25:13	С7						
		Default Value:	0					
		Format:	S2.10 2's complement					
		Transform coefficient.						
	12:0	C6						



		VE	BOX_CSC_STA	TE					
		Default Value:	0						
		Format:	S2.10 2's com	plement					
		Transform coefficient.		•					
	24.42								
4	31:13	Reserved Format:		MBZ					
	12.0			IVIDZ					
	12:0	C8	1024						
		Default Value:	1024	1 .					
		Format: Transform coefficient.	S2.10 2's com	piement					
		Transform coefficient.							
5	31:22	Reserved							
		Format:		MBZ					
	21:11	Offset Out 1							
		Default Value:	0						
		Format: S10 2's complement							
		Offset out for Y/R.							
	10:0	Offset in 1							
		Default Value:	0						
		Format:	S10 2's com	plement					
		Offset in for Y/R.							
6	31:22	Reserved							
		Format:		MBZ					
	21:11	Offset out 2							
		Default Value:	0						
		Format:	S10 2's com	plement					
		Offset out for U/G.							
	10:0	Offset in 2							
		Default Value:	0						
		Format:	S10 2's com	plement					
		Offset in for U/G.							
7	31:22	Reserved							
		Format:		MBZ					
	21:11	Offset out 3							



VEBOX_CSC_STATE							
	Default Value:	0					
	Format:	S10 2's complement					
	Offset out for V/B.						
10:0	Offset in 3						
	Default Value:	0					
	Format:	S10 2's complement					
	Offset in for V/B.						



VEBOX_DNDI_STATE

		VEBOX_DNDI_	STATI	E					
Project:		HSW							
Source:		VideoEnhancementCS							
Size (in l	ze (in bits): 320								
Default \	Value:	0x00000000, 0x00000800, 0x00000000, 0x 0x00000000, 0x00000000, 0x1050645A, 0x			000000,				
This stat	e comr	mand is used by the Denoise and Deinterlacer Fun	nctions.						
DWord	Bit	Desc	ription						
0	31:0	Reserved							
		Format:		MBZ					
1	31:24	Denoise STAD Threshold							
		Format:		U8					
		Threshold for denoise sum of temporal absolute differences.							
	23:16	Dnmh_history_max							
		Format:		U8					
		Maximum allowed value for denoise history.							
		Value	Na	me					
		[128,240]							
	15:12	Reserved							
		Format:	MBZ						
	11:8	dnmh_delta[3:0]							
		Default Value:			8				
		Format:		U4					
		MAX: 15							
	7:0	Denoise ASD Threshold							
		Format: U8							
		Threshold for denoise absolute sum of difference	es.						
		Value	Name						
		[0,63]							
2	31:30	Reserved							
		Format:		MBZ					
	29:24	Temporal Difference Threshold							



			VEBC	X_DNC		STATE		
		Format:					U6	
		Programming Notes Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger						
		-	than or equal to			•		9
	23:22	Reserved		<u> </u>				
		Format:					MBZ	
	21:16	Low Temporal	Difference Thre	eshold				
		Format:					U6	j
				D			_	
		Towns and Diff	avanca Thuacha			ming Note		Threshald must be larger
		Temporal Difference Threshold minus Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.						
	15:13	STMM C2						
		Format:					U3	}
		Bias for divisor i	n STMM equation	on.				
		Value	Name				Descripti	ion
		[0,7] representing values [1,8]						
	12:8	Denoise Moving Pixel Threshold						
		Format:			1		U5	
		Threshold for nu	Value	g pixeis to a	eciai	ге а ріоск т		ng. Name
		[0,16]	Value					Name
	7:0	Denoise Thresh	old for Sum of	Complexity	v Ma	easure		
	7.0	Format:		- Compression	,		U8	}
3	31:30	Reserved					<u> </u>	
		Format:					MBZ	
	29:24	good_neighbor	_th[5:0]					
		Format:					U6	
		Maximum differ MAX:63	ence from curre	nt pixel for r	neigl	hboring pix	cels to be co	onsidered a good neighbor.
		Value	Name				Description	n
			efault]	Depending	on (
	23:20	CAT_slope_min	us_1	<u> </u>				
		Format:					U4	
					ve T	hreshold. +		ternally to get CAT_slope.
		Value	Nan	ne			Desc	ription



			VEBO	X_DNDI_	STATE			
		9	[Default]	CA	T_slope value	e = 10		
	19:16	SAD_Tight_th						
		Default Value:					5	
		Format:					U4	
	15:14	smooth_mv_th						
		Format:				U2		
	13:12	Reserved						
		Format:			M	BZ		
	11:8	bne_edge_th[3	:0]					
		Default Value:					1	
		Format:					U4	
		Threshold for detecting an edge in block noise estimate. MAX:15						
	7:0	Block Noise Es	timate Noise Th	reshold				
		Format:			U8			
		Threshold for no	oise maximum/m	inimum.				
			Value			Name	9	
		[0,31]						
4	31		g Constant Sele	ct		<u> </u>	1	
		Format:				U1		
		Value			Name			
			Use Minimum ST	MM for stmm				
			Use Maximum ST					
	20.24	STMM trc1	OSC WIGAIII ON	1141141 101 31111111				
	30.24	Default Value:					64	
		Format:					U7	
			nt across time fo	r large values c	of STMM		07	
		2.0		a. go .a.a.o				
	23:16	STMM_trc2						
		Default Value:				1	25	
		Format:				U	J8	
		Blending consta	nt across time fo	r small values c	of STMM			
	15:14	Reserved						
		Format:			M	BZ		



			X_DNDI_STA	ATE					
	13:8	VECM_mul							
		Format:		U6					
		Multiplier for VECM. Determin	es the strength of the	e vertical edge complexity measure.					
	7:0	Maximum STMM							
		Format:		U8					
		Largest allowed STMM in blendi	ing equations						
3	31:24	Minimum STMM							
		Format:		U8					
		Smallest allowed STMM in blend	ding equations						
2	23:22	STMM Shift Down							
		Format: U2							
		Amount to shift STMM down (quantize to fewer bits)							
		Value		Name					
		0	Shift by 4						
		1	Shift by 5						
		2	Shift by 6						
		3							
2	21:20	STMM Shift Up							
		Format:	,	U2					
		Amount to shift STMM up (set r	ange).						
		Value	al to 1 a	Name					
		0	Shift by 6						
		1	Shift by 7						
		2	Shift by 8						
		3	Reserved						
1	9:16	STMM Output Shift							
		Format:		U4					
		Amount to shift output of STMN	A blend equation						
		Value		Name					
		[0, 16]							
			Programming	Notes					
		The value of this field must satistim_output_shift	sfy the following equ	ation: stmm_max - stmm_min = 2 ^					
	15:8	SDI Threshold							



			VEBOX_DNDI_ST	ATE		
		Format:			U8	
		Threshold	d for angle detection in SDI algorithm.			
	7:0	SDI Delta	a		ı	
		Format:			U8	
		Delta valu	ue for angle detection in SDI algorithm.			
6	31:24	SDI Fallb	ack Mode 1 T1 Constant			
		Format:			U8	
	23:16	SDI Fallb	ack Mode 1 T2 Constant			
		Format:			U8	
	15:8	SDI Fallb	ack Mode 2 Constant (Angle2x1)			
		Format:			U8	
	7:0	FMD Ten	nporal Difference Threshold			
		Format:			U8	
7	31:24	FMD #1	Vertical Difference Threshold			
		Format:			U8	
	23:16	FMD #2	Vertical Difference Threshold			
		Format:			U8	
	15:14	CAT_th1				
		Default \	/alue:			0
		Format:				U2
	13:8	FMD Tea	r Threshold			
		Format:			U6	
	7		able on Compensated Deinterlace algorithm. if DI Enable is off.			
	6	Progress	ive DN	T		
		Format:		Enable		
			that the denoise algorithm should assume Enable must be disabled when this field is		put when	filtering neighboring
		Value	N	lame		
		0	DN assumes interlaced video and filters a	lternate lines to	ogether	
		1	DN assumes progressive video and filters	neighboring li	nes togeth	ner
	5:4	Reserved				
		Format:		MBZ		
	3	DN/DI To	op First			



				VEBOX_DNDI_STATE						
		Format:		Enable	e					
		Indicates	the top field is first in sequence, otherwise bottom is first							
		Valu	e	Name						
		0		Bottom field occurs first in sequence						
		1		Top field occurs first in sequence						
	2:0	Reserved								
		Format:			MBZ					
8	31:29	Reserved			T					
		Format:			MBZ					
	28:23	l		init[5:0]						
		Default V	'alue:			32				
		Format:				U6				
		Initial val	uo for	Denoise history for both Luma and Chrom	12					
					ıa					
	22.10	(Dnmh_history_init * 4) <= (Dnmh_history_max) 9 NeighborPixel_th								
	22:19	Default V		tn		10				
		Format:	aiue.							
	18	Reserved				U4				
	10	Format:			MBZ					
	17:16		2nd fie	eld of previous frame	111152					
	17.10	Format:	ZIIG II	end of previous frame	U2					
					L					
		Value		Name						
		0	Deinte	rlace (not progressive output)						
		1	Put to	gether with previous field in sequence (1st	field of previous f	frame)				
		2 Put together with next field in sequence (1st field of current frame)								
	15:10	MC_pixel	_consi	stency_th						
		Default Value: 25 Format: U6 9:8 FMD for 1st field of current frame								
	9:8									
		Format: U2								
		Value		Name						
			Deinto	rlace (not progressive output)						
					d field of previous	frame)				
		Put together with previous field in sequence (2nd field of previous frame)								



			VEBOX_DNDI_STATE					
		2	Put together with next field in sequence (2nd fie	d of curi	rent frame)		
	7:4	SAD_TI	SAD_THB					
		Defaul	t Value:			5		
		Format	:			U4		
	3:0	SAD_TI	1A					
		Defaul	t Value:			10		
		Format	:			U4		
9	31:24	Reserve	ed					
		Format	:	MBZ				
	23:16	Chr_dn	mh_stad_th					
		Format	:		U8			
		Chroma	a Denoise STAD Threshold. Threshold for denoise	sum of	temporal	absolute differences.		
	15:13	Reserved						
		Format	:	MBZ				
	12	Chrom	a Denoise Enable					
		Value	Name					
		1	The U and V chroma channels will be denoise filte	red.				
		0	The U and V channels will be passed to the next stable is still output.	age afte	r DN unch	nanged. Chroma		
	11:6	Chr_ter	np_diff_th					
		Format	:		U6			
		Chroma Temporal Difference Threshold.						
		Programming Notes						
		Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold must be larger than 0 and less than or equal to 16.						
	5:0	Chr_ter	np_diff_low					
		Format	:		U6			
		Chrom	a Low Temporal Difference Threshold.					
			Programming Note	es				
			a Temporal Difference Threshold - Chroma Love e larger than 0 and less than or equal to 16.	/ Tempo	ral Differ	ence Threshold		



VEBOX_Filter_Coefficient

	VEBOX_Filter_Coefficient			
Project:	HSW			
Source:	PRM			
Size (in bits):	8			
Default Value:	0x0000	0000		
DWord	Bit		Description	
0	7:0	2's Compleme	ent Filter Coefficient	
		Format:	S1.6 2's Complement	
		Range: [-2, +2)	



VEBOX_GAMUT_STATE

		VEB	OX_GAMUT_STATE			
Project:		HSW				
Source:		VideoEnhancementCS				
Size (in bits)	:	1216				
Default Value:		0x01B40000, 0x00000000, 0x000000000, 0x00000000				
DWord	Bit		Description			
0	31:25	Reserved				
		Format:	MBZ	<u>, </u>		
	24:16	A(r)				
		Default Value:		436		
		Format:		U9		
	15	Global Mode Enable The gain factor derived	436, preferred range: 256-511)			
		Value		me		
		0	Advance Mode			
		1	Basic Mode			
	14:10	Reserved				
		Format:	MBZ	, -		
	9:0	CM(w)	<u> </u>			
		Format:	U	10		
		WeightingFactorForGa	in_factor (only enabled when the Glo	balModeEnable is on)		
1	31:26	Reserved				
		Format:	MBZ	-		
	25:16	CM(s)				
		Format:	U2.8	3		
		AccurateColorCompo	nentScaling (default: 640/256, preferr	ed range: [512-1023]/256)		



		VEBOX_	GAMUT_STATE	
		The default is 640/256		
	15	Reserved		
		Format:		MBZ
	14:8	A(g)		
		Format:		U7
		Cain factor C (default 200	NEC	71/256
		Gain_factor_G (default: 26/2	256, preferred range: [26-12	[/]/256)
		The default is 26/256		
	7	Reserved Format:		MBZ
	C.O.			IVIDZ
	6:0	A(b) Format:		U7
		Torriat.		07
Gain_factor_B (default: 26/256, preferred range: [26-127]/256)				7]/256)
		The default is 26/256		
2	31:26	Reserved		
		Format:		MBZ
	25:16	R(s)		
		Format:		U2.8
		RedScaling (default: 768/256, preferred range: [512-1023]/256)		
		The default is 768/256	<u> </u>	- ,
	15:8	CM(i)		
		Format:		U0.8
		AccurateColorComponentOffset (default: 192/256, preferred range: [0-192]/256)		
		The default is 192/256		
	7:0	R(i)		
		Format:		U0.8
		RedOffset (default: 128/256, preferred range: [0-128]/256)		
		The default is 128/256	<u>, i </u>	,
3	31	Reserved		
		Format:		MBZ
	30:16	C1		
		Format:	S2	.12



		VEBOX_GAMU	T_STATE	
		Coefficient of 3x3 Transform matrix		
		The default is 1141/4096		
	15	Reserved		
		Format:	MBZ	
	14:0	СО		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 2792/4096		
4	31	Reserved		
		Format:	MBZ	
	30:16	C3		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 71/4096		
	15	Reserved	_	
		Format:	MBZ	
	14:0	C2	T .	
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 34/4096		
5	31	Reserved		
		Format:	MBZ	
	30:16	C5		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is -52/4096		
	15	Reserved		
		Format:	MBZ	
	14:0	C4		
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		



		VEBOX_GAMUT_	STATE	
		The default is 3663/4096		
6	31	Reserved		
		Format:	MBZ	
	30:16	C7		
		Format:	S2.12	
		Confficient of 2.2 Transferred matrix		
		Coefficient of 3x3 Transform matrix		
	15	The default is 168/4096		
	15	Reserved Format:	MBZ	
	14:0	C6	IVIDZ	
	14.0	Format:	S2.12	
		Torride	32.12	
		Coefficient of 3x3 Transform matrix		
		The default is -12/4096		
7	31:15	Reserved		
		Format:	MBZ	
	14:0	C8	T	
		Format:	S2.12	
		Coefficient of 3x3 Transform matrix		
		The default is 3434/4096		
8	31:24	PWL_Gamma_ Point 4		
		Default Value:		9
		Format:		U8
		Point 4 for PWL for gamma correction		
	23:16	PWL_Gamma_ Point 3		
		Default Value:		5
		Format:		U8
		Point 3 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 2		
		Default Value:		2
		Format:		U8
		Point 2 for PWL for gamma correction		



		VEBOX_GAMUT_STATE		
	7:0	PWL_Gamma_ Point 1		
		Default Value:		1
		Format:		U8
		Point 1 for PWL for gamma correction		
0	21.24	DM// Common Point 0		
9	31:24	PWL_Gamma_ Point 8 Default Value:		65
		Point 8 for PWL for gamma correction		03
		Tomic of for twe for gamma correction		
	23:16	PWL_Gamma_ Point 7		
		Default Value:		42
		Point 7 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 6		
		Default Value:		26
		Point 6 for PWL for gamma correction		
	7:0	PWL_Gamma_ Point 5		
		Default Value:		16
		Point 5 for PWL for gamma correction		
10	31:24	Reserved		
		Format:	MBZ	
	23:16	PWL_Gamma_ Point 11	,	
		Default Value:	-	187
		Format:	ı	U8
		Point 11 for PWL for gamma correction		
	15:8	PWL_Gamma_ Point 10		
	13.0	Default Value:		136
		Format:	+	U8
		Point 10 for PWL for gamma correction		
	7:0	PWL_Gamma_ Point 9		
	7.0	Default Value:		96
		Format:		U8
		Point 9 for PWL for gamma correction		
11	21.24	DWI Commo Pioc 4		
11	31:24	PWL_Gamma_ Bias_4		



		VEBOX_GAMUT_STATE		
		Default Value:	53	
		Format:	U8	
		Bias 4 for PWL for gamma correction		
	23:16 PWL_Gamma_ Bias_3			
		Default Value:	38	
		Format:	U8	
		Bias 3 for PWL for gamma correction		
	15:8	PWL_Gamma_ Bias_2		
		Default Value:	23	
		Format:	U8	
		Bias 2 for PWL for gamma correction		
	7:0	PWL_Gamma_ Bias_1		
		Default Value:	13	
		Format:	U8	
		Bias 1 for PWL for gamma correction		
12	31:24	PWL_Gamma_ Bias_8		
		Default Value: 1	39	
		Format: U	8	
		Bias 8 for PWL for gamma correction		
	23:16	PWL_Gamma_ Bias_7		
		Default Value: 1	14	
		Format: U	8	
		Bias 7 for PWL for gamma correction		
	15:8	PWL_Gamma_ Bias_6	1	
		Default Value:	91	
		Format:	U8	
		Bias 6 for PWL for gamma correction		
	7:0	PWL_Gamma_ Bias_5		
		Default Value:	71	
		Format:	U8	
		Bias 5 for PWL for gamma correction		



		VEBOX_GAMUT_S	STATE	
13	31:24	Reserved		
		Format:	MBZ	
	23:16	PWL_Gamma_ Bias_11		
		Default Value:		223
		Format:		U8
		Bias 11 for PWL for gamma correction		
	15:8	PWL_Gamma_ Bias_10		
		Default Value:		193
		Format:		U8
		Bias 10 for PWL for gamma correction		
	7:0	PWL_Gamma_ Bias_9		
		Default Value:		165
		Format: U8		U8
		Bias 9 for PWL for gamma correction		
14	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_1		
		Format:	U4.8	
		Slope 1 for PWL for gamma correction		
		The default is 2560/256		
	15.10			
	15:12	Reserved Format:	MBZ	
	11.0		IVIDZ	
	11:0	PWL_Gamma_ Slope_0 Format:	U4.8	
		Torride.	04.0	
		Slope 0 for PWL for gamma correction		
		The default is 3328/256		
15	31:28	Reserved		
		Format:	MBZ	
	27:16	PWL_Gamma_ Slope_3		
		Format:	U4.8	
		Slope 3 for PWL for gamma correction		
		Slope 3 for FWL for gaining correction		



		VEBOX_GAMUT_S	TATE
		The default is 960/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_ Slope_2	
		Format:	U4.8
		Slope 2 for PWL for gamma correction	
		The default is 1280/256	
16	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_ Slope_5	
		Format:	U4.8
		Slope 5 for PWL for gamma correction	
		The default is 512/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_ Slope_4	
		Format:	U4.8
		Slope 4 for PWL for gamma correction	
		The default is 658/256	
17	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_ Slope_7	
		Format:	U4.8
		Slope 7 for PWL for gamma correction	
		The default is 278/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_ Slope_6	
		Format:	U4.8
		Slope 6 for PWL for gamma correction	
		The default is 368/256	



		VEBOX_GAMUT_STA	TE
18	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_ Slope_9	
		Format:	U4.8
		Slope 9 for PWL for gamma correction	
		The default is 179/256	
	15:12	Reserved	1
		Format:	MBZ
	11:0	PWL_Gamma_ Slope_8	
		Format:	U4.8
		Slope 8 for PWL for gamma correction	
		The default is 215/256	
19	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_Gamma_ Slope_11	
		Format:	U4.8
		Slope 11 for PWL for gamma correction	
		The default is 124/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_Gamma_ Slope_10	
		Format:	U4.8
		Slope 10 for PWL for gamma correction	
		The default is 151/256	
20	31:24	PWL_INV_GAMMA_ Point 4	
	0 = 1 = 1	Default Value:	101
		Format:	U8
		Point 4 for PWL for inverse gamma correction	
	23:16	PWL_INV_GAMMA_ Point 3	
		Default Value:	79
		Format:	U8
		Point 3 for PWL for inverse gamma correction	1



		VEBOX_GAMUT_S	STATE		
	15:8	PWL_INV_GAMMA_ Point 2			
		Default Value:		55	
		Format:		U8	
		Point 2 for PWL for inverse gamma correctio	n		
	7:0	PWL_INV_GAMMA_ Point 1			
		Default Value:		30	
		Format:		U8	
		Point 1 for PWL for inverse gamma correctio	n		
21	31:24	PWL_INV_GAMMA_ Point 8			
		Format:		U8	
		Point 8 for PWL for inverse gamma correction	n		
		Value		Name	
		181			
	23:16	PWL_INV_GAMMA_ Point 7			
		Format:		U8	
		Point 7 for PWL for inverse gamma correction			
		Value		Name	
		162			
	15:8	PWL_INV_GAMMA_ Point 6			
		Format:		U8	
		Point 6 for PWL for inverse gamma correction	n		
		Value		Name	
		141			
	7:0	PWL_INV_GAMMA_ Point 5			
		Format:		U8	
		Point 5 for PWL for inverse gamma correction	n		
		Value		Name	
		122			
22	31:24	Reserved			
		Format:	MBZ		
	23:16	PWL_INV_GAMMA_ Point 11			
		Default Value:		237	
		Format:		U8	
		Point 11 for PWL for inverse gamma correction	on	,	



		VEBOX_GAMUT_STATE				
	15:8	PWL_INV_GAMMA_ Point 10				
		Default Value:	21	9		
		Format:	U8	3		
		Point 10 for PWL for inverse gamma correction				
	7:0	PWL_INV_GAMMA_ Point 9				
		Default Value:	20	0		
		Format:	U8	3		
		Point 9 for PWL for inverse gamma correction				
23	31:24	PWL_INV_GAMMA_ Bias_4				
		Default Value:		33		
		Format:		U8		
		Bias 4 for PWL for inverse gamma correction				
	23:16	PWL_INV_GAMMA_ Bias_3				
		Default Value:		20		
		Format:		U8		
		Bias 3 for PWL for inverse gamma correction				
	15:8	PWL_INV_GAMMA_ Bias_2				
		Default Value:		10		
		Format:		U8		
		Bias 2 for PWL for inverse gamma correction				
	7:0	PWL_INV_GAMMA_ Bias_1				
		Default Value:		3		
		Format:		U8		
		Bias 1 for PWL for inverse gamma correction				
24	31:24	PWL_INV_GAMMA_ Bias_8				
		Default Value:	11	.7		
		Format:	US	3		
		Bias 8 for PWL for inverse gamma correction				
	23:16	PWL_INV_GAMMA_ Bias_7				
		Default Value:		92		



		VEBOX_GAMUT_STAT	E				
		Format:		U8			
		Bias 7 for PWL for inverse gamma correction					
	15:8	PWL_INV_GAMMA_ Bias_6					
		Default Value:	67				
		Format:		U8			
		Bias 6 for PWL for inverse gamma correction					
	7:0	PWL_INV_GAMMA_ Bias_5					
		Default Value:		49			
		Format:		U8			
		Bias 5 for PWL for inverse gamma correction					
25	31:24	Reserved					
		Format:	MBZ				
	23:16	PWL_INV_GAMMA_ Bias_11					
		Default Value: 2		215			
		Format: U		U8			
		Bias 11 for PWL for inverse gamma correction					
	15:8	PWL_INV_GAMMA_ Bias_10					
				180			
		Format:	U8				
		Bias 10 for PWL for inverse gamma correction					
	7:0	PWL_INV_GAMMA_ Bias_9					
		Default Value:		147			
		Format:		U8			
		Bias 9 for PWL for inverse gamma correction					
26	31:28	Reserved					
		Format:	MBZ				
	27:16	PWL_INV_GAMMA_ Slope_1					
		Format:	U4.8				
		Slope 1 for PWL for gamma correction					
		The default is 72/256					
	15:12	Reserved					



		VEBOX_GAMUT_ST	ATE
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_0	
		Format:	U4.8
		CL Of DWI	
		Slope 0 for PWL for gamma correction	
27	21.20	The default is 26/256	
27	31:28	Reserved Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_3	WIDE
	27.10	Format:	U4.8
			0
		Slope 3 for PWL for gamma correction	
		The default is 151/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_2	
		Format:	U4.8
		Slope 2 for PWL for gamma correction	
		The default is 107/256	
28	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_5	
		Format:	U4.8
		Slope 5 for PWL for gamma correction	
	15.10	The default is 243/256	
	15:12	Reserved Format:	MBZ
	11.0		IVIDZ
	11:0	PWL_INV_GAMMA_ Slope_4 Format:	U4.8
		Tomat.	04.0
		Slope 4 for PWL for gamma correction	
		The default is 195/256	
29	31:28	Reserved	
		Format:	MBZ



		VEBOX_GAMUT_S	ГАТЕ
	27:16	PWL_INV_GAMMA_ Slope_7	
		Format:	U4.8
		SI 76 PM 6	
		Slope 7 for PWL for gamma correction	
		The default is 337/256	
	15:12	Reserved	MPZ
	11.0	Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_6	114.0
		Format:	U4.8
		Slope 6 for PWL for gamma correction	
		The default is 305/256	
30	31:28	Reserved	
		Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_9	
		Format:	U4.8
		Slope 9 for PWL for gamma correction	
		The default is 445/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_8	1
		Format:	U4.8
		Slope 8 for PWL for gamma correction	
		The default is 404/256	
31	31:28	Reserved	
31	32.20	Format:	MBZ
	27:16	PWL_INV_GAMMA_ Slope_11	
	27.20	Format:	U4.8
		Slope 11 for PWL for gamma correction	
		The default is 555/256	
	15:12	Reserved	
		Format:	MBZ
	11:0	PWL_INV_GAMMA_ Slope_10	
		Format:	U4.8



31	Slope 10 for PWL for gamma correction			
31	The default is 498/256			
	Reserved Format:	MBZ		
30:16	Offset_in_G Default Value: Format: The input offset for green component		0 S14	
15	Reserved Format:	MBZ		
14:0	Offset_in_R Default Value: Format: The input offset for red component		0 S14	
31 30:16	Reserved Format: Offset_out_B Format:	MBZ 52.12		
	The input offset for green component The default is -1246/4096			
15	Reserved Format:	MBZ		
14:0	Offset_in_B Default Value: Format: The input offset for red component		0 S14	
31	Reserved Format:	MB7		
30:16	Offset_out_G Format:			
	15 14:0 31 30:16 15 14:0	30:16 Offset_in_G Default Value: Format: The input offset for green component 15 Reserved Format: 14:0 Offset_in_R Default Value: Format: The input offset for red component 31 Reserved Format: 30:16 Offset_out_B Format: The input offset for green component The default is -1246/4096 15 Reserved Format: 14:0 Offset_in_B Default Value: Format: The input offset for red component The input offset for green component The default is -1246/4096 15 Reserved Format: 14:0 Offset_in_B Default Value: Format: The input offset for red component 31 Reserved Format: The input offset for red component	30:16 Offset_in_G Default Value: Format: The input offset for green component 15 Reserved Format:	



		VEB	OX_GAN	/UT_STATE		
		The default is -983/4	096			
	15	Reserved				
		Format:			MBZ	
	14:0	Offset_out_R				
		Format:		S2	.12	
		TI :				
		The input offset for re	•	t		
2-	1	The default is -974/4	096			
35	31	Reserved Format:			MBZ	
	20	<u> </u>			IVIDZ	
	30	FullRangeMappingE	nable	N	ame	
		0	Basic Mode		unic	
		1	Advance Mo	-		
	29:20	d(in,default)	l			
		Default Value:			205	
		Format: U10				
		InnerTriangleMapping	Length			
	19:10	d(out, default)				
	19.10	Default Value:			164	
		Format:			U10	
		OuterTriangleMappin	gLength		<u> </u>	
	9:0	d1 (at)				
	9.0	d1(out) Default Value:			287	
		Format:			U10	
		OuterTriangleMappin	gLengthBelow	1		
36	31	xvYccDecEncEnable				
		This bit is valid only w	hen ColorGan		able is on.	
		Value Name 1 Both xvYcc decode and xvYcc encode are enabled [Default]				
				vycc encode are ena		
	30:28	L L		Code and AVICC effici	oue	
	30.20	CompressionLineShi Value	11		Name	
		3		[Default]		
				[



			1	/EBOX_GAMU	JT_S	TATE		
		[0,4]						
	27:10	Reserve	d	·				
		Format:				М	BZ	
	9:0	d1(in)						
		Default	Value:					820
		Format:						U10
		InnerTria	angleMa	ppingLengthBelow				
37	31:30	GCC Bas	icMode	Selection				
		Value		Name			Desc	cription
		00b	Default	t				
		01b	Scaling	J Factor		Used along	g with Dw	ord66 Bits 28:11
		10b	 	Axis Gamma Correctio		Used along	g with Dw	ord67 Bit 29
		11b	1b Scaling factor with fixed luma Used along with Dword37 Bit			ord37 Bits 28:11		
	29	LumaChormaOnlyCorrection						
		Value Name						
		0		Luma Only Correction	[Defa	[Default]		
		1		Chorma Only Correcti	on			
	28:25	Reserve	d		1			
		Project:			DevH:	SW+		
		Format:			MBZ			
	24:11	BasicMo	odeScali	ingFactor	-			
		Project:				evHSW+		
		Format:			U2.12			
		scaling fa	en Fullk actor.	апдемарріпдЕпавіе і	s in bas	ic mode and	d base mo	de selection bit is set to
	10:1	Reserve	d					
		Format: MBZ						
	0	Cpi Ove	rride					
		V	/alue			Nam	e	
		0		[Default]				
		1		Override Cpi calcu	ulation			



VEBOX_IECP_STATE

		VEBO	X_IECF	P_STATE
Project:	HSW			
Source:	VideoEnhancementCS			
Size (in bits):	3104			
Default Value:	0x9A6E39F0, 0x00000000, 0x000000000, 0x000000000, 0x00000000			
DWord	0x00000000			Description
028	927:0	STD/STE Sta	ate	·
Project: All		Project:	All	
		Format:	VE	BOX_STD_STE_STATE
		For descripti	on of this	state, refer to STD/STE State Section.
2941	415:0	ACE State		
Project: All		Project:	All	
		Format:	VE	BOX_ACE_LACE_STATE
		For descripti	on of this	state, refer to ACE State Section.
4252	351:0	TCC State		
Project: All		Project:		All
		Format:		VEBOX_TCC_STATE
		For descripti	on of this	state, refer to TCC State Section.
5354	63:0	ProcAmp St	tate	



		VEBOX	LIECP_STATE	
Project: All		Project:	All	
		Format:	VEBOX_PROCAM	IP_STATE
		For description	n of this state, refer to	ProcAmp State Section.
5562	255:0	CSC State		
Project: DevHSW		Project:	HSW	
		Format:	VEBOX_CSC_	STATE
		For description	n of this state, refer to	CSC State section.
6365	95:0	Alpha/AOI St	ate	
Project: DevHSW		Project:	HSW	
		Format: VEBOX_ALPHA_AOI_STATE		
		For description	n of this state, refer to	Alpha/AOI State[DevHSW] Section.
6674	287:0	For description Reserved	n of this state, refer to	Alpha/AOI State[DevHSW] Section.
6674 Project: HSW	287:0	'	n of this state, refer to	Alpha/AOI State[DevHSW] Section. HSW
	287:0	Reserved	n of this state, refer to	
	287:0	Reserved Project:	n of this state, refer to	HSW
Project: HSW		Reserved Project: Format:	n of this state, refer to	HSW
Project: HSW 7576		Reserved Project: Format:	n of this state, refer to	HSW MBZ
Project: HSW 7576		Reserved Project: Format: Reserved Project:	n of this state, refer to	HSW MBZ HSW
Project: HSW 7576 Project: HSW	63:0	Reserved Project: Format: Reserved Project: Format:	n of this state, refer to	HSW MBZ HSW
7576 Project: HSW 7788	63:0	Reserved Project: Format: Reserved Project: Format: Reserved	n of this state, refer to	HSW MBZ HSW MBZ
7576 Project: HSW 7788	63:0	Reserved Project: Format: Reserved Project: Format: Reserved Project:	n of this state, refer to	HSW MBZ HSW MBZ HSW
7576 Project: HSW 7788 Project: HSW	63:0	Reserved Project: Format: Reserved Project: Format: Reserved Project: Format:	n of this state, refer to	HSW MBZ HSW MBZ HSW



VEBOX_PROCAMP_STATE

		VEBOX_PROC	AMP_STAT	E		
Project:	HSW					
Source:	Video	oEnhancementCS				
Size (in bits):	64					
Default Value:	0x01	0x01000001, 0x01000000				
This state struct	ure contain	s the IECP State Table Content	s for ProcAmp state).		
DWord	Bit	Description				
0	31:28	Reserved				
		Format:		MBZ		
	27:17	Contrast				
		Default Value:	80h = 1.0 in fixed բ	point U4.7		
		Format:	U4.7			
		Contrast magnitude.				
	16:13	Reserved				
		Format:		MBZ		
	12:1	Brightness				
		Default Value:	0 or 0.0			
		Format:	S7.4 2's com	plement		
		Brightness magnitude.				
	0	PROCAMP Enable				
		Default Value:		1		
		Format:		Enable		
1	31:16	Cos_c_s				
		Default Value:	256			
		Format:	S7.8 2's com	plement		
UV multiplication cosine factor.						
	15:0	Sin_c_s				
		Default Value:	0			
		Format:	S7.8 2's com	plement		
		UV multiplication sine factor				



VEBOX_RGB_TO_GAMMA_CORRECTION

VEBOX_RGB_TO_GAMMA_CORRECTION

Source: VideoEnhancementCS

Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Color depth is 16 bits.

DWord	Bit	Description		
01	63:48	B-ch Corrected Value		
		Default Value:	0h	
		Format:	U16	
	47:32	G-ch Corrected Value		
		Default Value:	0h	
		Format:	U16	
	31:16	R-ch Corrected Value		
		Default Value:	0h	
		Format:	U16	
	15:0	Pixel Value		
		Default Value:	0h	
		Format:	U16	



VEBOX_STD_STE_STATE

		VEBO	X_STD_STE_STATE				
Project:	HS'	W					
Source:	Vid	deoEnhancementCS					
Size (in bits):	928	3					
Default Value: 0x9A6E39F0, 0x400D3C65, 0x000C9180, 0xFE2F2E00, 0x0003FFFF, 0x00140000, 0xD82E0640, 0x8285ECEC, 0x07FB8282, 0x00000000, 0x02117000, 0xA38FEC96, 0x0100C8C8, 0x003A6871, 0x01478000, 0x0107C306, 0x1291F008, 0x00094855, 0x1C1BD100, 0x03802008, 0x0002A980, 0x00080180, 0x0007CFF5, 0x18D1F07C, 0x000800BD, 0x1C080100, 0x03800000, 0x0008012B, 0x0008012B							
This state struc	ture conta	ins the state used by	the STD/STE function.				
DWord	Bit		Description				
0	31:24	V_Mid					
		Default Value:			154		
		Format:		l	J8		
		Rectangle middle-po	oint V coordinate.				
	23:16	U_Mid					
		Default Value:		1	110		
		Format:		l	J8		
		Rectangle middle-po	oint U coordinate.				
_	15:10	Hue_Max					
		Default Value:			14		
		Format:			U6		
		Rectangle half width					
-	9:4	Sat_Max					
		Default Value:			31		
		Format:			U6		
		Rectangle half length	٦.				
_	3	Reserved					
		Format:		MBZ			
	2	Output Control					
		Value	1	Name			
		0	Output Pixels				



		VEBOX_STD_S	TE_STAT	E			
		1 Output STD Decisions					
	1	STE Enable					
		Format:	En	able			
	0	STD Enable					
		Format:	Ena	able			
					1		
			Programming N				
		This needs to be enabled if 'STD	Score Output' is	enabled.			
1	31	Reserved		LICYA			
		Project: Format:		HSW MBZ			
	20.00			IVIDZ			
	30:28	Diamond Margin Default Value:			4		
	27:21	Format: U3					
	27.21	Diamond_du Default Value: 0					
		Format: S6 2's complement					
		Rhombus center shift in the sat-di			e center.		
	20:18	HS_margin					
		Default Value:			3		
		Format: U3			03		
		Defines rectangle margin.					
	17:10	Cos(α)					
		Default Value:	79				
		Format:	S0.7 2's comp	olement			
		The default is 79/128					
	9:8	Reserved					
		Format:		MBZ			
	7:0	Sin(α)			1		
		Default Value:	101				
		Format:	S0.7 2's comp	olement			
		The default is 101/128					
2	31:21	Reserved					



		VEBOX_STD_ST	E_STATE				
		Format:	Format: MBZ				
	20:13	Diamond_alpha		<u> </u>			
		Default Value:		100)		
		Format:		U2.	6		
		1/tan(β)		· · · · · · · · · · · · · · · · · · ·			
		The default is 100/64					
	12:7	Diamond_Th					
		Default Value:			35		
		Format:			U6		
		Half length of the rhombus axis in th	e sat-direction.				
	6:0	Diamond_dv					
		Default Value:	0				
		Format:	S6 2's comple	ment			
		Rhombus center shift in the hue-dire	ction, relative to	o the rectangle	center.		
3	31:24	Y_point_3					
		Default Value:		2	254		
		Format:		ι	J8		
		Third point of the Y piecewise linear	membership fu	nction.			
	23:16	Y_point_2					
		Default Value:		47			
		Format:			U8		
		Second point of the Y piecewise linear	ar membership	function.			
	15:8	Y_point_1					
		Default Value:			46		
		Format:			U8		
		First point of the Y piecewise linear membership function.					
	7	VY_STD_Enable					
		Format:	Enabl	e			
		Enables STD in the VY subspace.	,				
	6:0	Reserved					
	3.0	Format:		MBZ			
		Format:		MBZ			



		VEBOX_STD_ST	E_STAT	Έ		
4	31:18	Reserved				
		Format:		MBZ		
	17:13	Y_Slope_2				
		Default Value:		3	31	
		Format:		ı	U2.3	
		Slope between points Y3 and Y4.				
		The default is 31/8				
	12:8	Y_Slope_1				
				31		
		Format:		Į (U2.3	
		Slope between points Y1 and Y2.				
		The default is 31/8				
	7:0	Y_point_4				
		Default Value:			255	
		Format:			U8	
		Fourth point of the Y piecewise linear membership function.				
5	31:16	INV_Skin_types_margin				
5	31.10		20 Skin_Typ	e margin		
			U0.16	<u></u>		
		1/(2* Skin_types_margin)				
	15:0	INV_Margin_VYL Format:		U0.16		
		1 / Margin_VYL		00.16		
		1/ Margin_VYL = 3300/65536				
6	31:24	P1L				
		Default Value:			216	
		Format:		U8		
		Y Point 1 of the lower part of the detection PWLF.				
	23:16	POL				
		Default Value:			46	
		Format:			U8	
		Y Point 0 of the lower part of the de	tection PWL	F		



		VEBOX_STD_S	TE_STATE				
	15:0	INV_Margin_VYU					
		Default Value:		L600			
		Format:	Į (J0.16			
		1 / Margin_VYU = 1600/65536					
7	31:24	B1L					
		Default Value:		130			
		Format:		U8			
		V Bias 1 of the lower part of the de	etection PWLF.				
	23:16	BOL					
		Default Value:		133			
		Format:	U8				
		V Bias 0 of the lower part of the detection PWLF.					
	15:8	P3L					
		Default Value:		236			
		Format:		U8			
		Y Point 3 of the lower part of the detection PWLF.					
	7:0	P2L					
		Default Value:		236			
		Format:		U8			
		Y Point 2 of the lower part of the c	letection PWLF.				
8	31:27	Reserved					
		Format:	MBZ				
	26:16	SOL					
		Default Value:	FFBh				
		Format:	S2.8 2's complement				
		Slope 0 of the lower part of the detection PWLF.					
		The default is -5/256					
	15:8	B3L					
		Default Value:		130			
		Format:		U8			
		V Bias 3 of the lower part of the de	etection PWLF.				



		VFROX	STD_STE_STATE				
		VLDOX_	JID_JIL_JIAIL				
	7:0	B2L					
	7.0	Default Value:		130			
		Format:		U8			
		V Bias 2 of the lower par	t of the detection PWLF.				
9	31:22	Reserved					
		Format:	MBZ				
	21:11	S2L					
		Default Value:	0				
		Format:	S2.8 2's complement				
		The default is 0/256					
	10:0	S1L					
		Default Value:	0				
		Format:	S2.8 2's complement				
			-				
		Slope 1 of the lower part of the detection PWLF.					
		The default is 0/256					
10	31:27	Reserved					
		Format:	MBZ				
	26:19	P1U					
		Default Value:		66			
		Format:		U8			
		Y Point 1 of the upper pa	art of the detection PWLF.				
	18:11	DOLL					
	18:11	P0U Default Value:		46			
		Format:		U8			
			art of the detection PWLF.	00			
			are or the detection (WE).				
	10:0	S3L					
		Default Value:	0				
		Format:	S2.8 2's complement				
			. (.)				
			rt of the detection PWLF.				
		The default is 0/256					
11	31:24	B1U					



		VEBOX_STD_S	STE_STATE			
		Default Value:		163		
		Format:		U8		
		V Bias 1 of the upper part of the	detection PWLF.			
	23:16	BOU				
		Default Value:		143		
		Format:		U8		
		V Bias 0 of the upper part of the	detection PWLF.			
	15:8	P3U				
		Default Value:		236		
		Format:		U8		
		Y Point 3 of the upper part of the	detection PWLF.			
	7:0	P2U				
		Default Value:		150		
		Format:	U8			
		Y Point 2 of the upper part of the	detection PWLF.			
12	31:27	Reserved				
		Format:	MBZ			
	26:16	SOU				
		Default Value:	256			
		Format:	S2.8 2's complement			
			L c C DVA/LE			
		Slope 0 of the upper part of the detection PWLF.				
		The default is 256/256				
	15:8	B3U				
		Default Value:		200		
		Format:		U8		
		V Bias 3 of the upper part of the detection PWLF.				
	7:0	B2U				
		Default Value:		200		
		Format:		U8		
		V Bias 2 of the upper part of the	detection PWLF.			
13	31:22	Reserved				



		VEBOX_S	STD_STE_STATE				
		Format:		MBZ			
	21:11	S2U					
		Default Value:	F4Dh				
		Format:	S2.8 2's comple	ement			
			6.1.1				
			rt of the detection PWLF.				
		The default is -179/256					
	10:0	S1U		111			
		Default Value:		113			
		Format:		S2.	8		
		Slope 1 of the upper pa	rt of the detection PWLF.				
		The default is 113/256					
14	31:28	Reserved					
		Format: MBZ					
	27:20	Skin_types_margin					
		Default Value:			20		
		Format:			U8		
		Skin types Y margin	l Gli i	0			
		Restrict Skin_types_thresh >= Skin_types_margin > 0 Restrict (Skin_types_thresh + Skin_types_margin) <= 255					
			<u></u>				
	19:12	Skin_types_thresh					
		Default Value:		12	20		
		Format:		U	8		
		Skin types Y margin					
		Restrict Skin_types_thresh >= Skin_types_margin > 0 Restrict (Skin_types_thresh + Skin_types_margin) <= 255					
	11	Skin_Types_Enable		1			
		Default Value:		0 Disable			
		Format: Enable		Enable			
		Treat differently bright and dark skin types					
	10:0	S3U					
		Default Value:	0				
		Format:	S2.8 2's comple	ement			



		VEBOX_S	TD_STE_STAT	E		
		Slope 3 of the upper part	t of the detection PWLF			
		The default is 0/256				
15	31	Reserved				
		Format:		MBZ		
	30:21	SATB1				
		Default Value:	8			
		Format:	S7.2 2's com	plement		
		First bias for the saturation	on PWLF (bright skin).			
		The default is 8/4				
	20:14	SATP3	21			
		Default Value:	31			
		Format: S6 2's complement Third point for the saturation PWLF (bright skin).				
		Third point for the saturation FWLF (bright Skir).				
	13:7	SATP2				
		Default Value:	6	6		
		Format: S6 2's complement				
		Second point for the satu	ration PWLF (bright skir	n).		
	6:0	SATP1				
		Default Value:	6			
		Format:	S6 2's com	plement		
		First point for the saturation	on PWLF (bright skin).			
16	31	Reserved				
		Format:		MBZ		
	30:20	SATS0				
		Default Value:			297	
		Format:	ormat:		U3.8	
		Zeroth slope for the saturation PWLF (bright skin)				
		The default is 297/256				
	19:10	SATB3				
		Default Value:	124			
		Format:	S7.2 2's com	plement		



		VEBOX_S	TD_STE_STAT	Έ			
		Third bias for the saturati	on PWLF (bright skin)				
		The default is 124/4					
	9:0	SATB2					
		Default Value:	8				
		Format:	S7.2 2's com	nplement			
			1	•			
		Second bias for the satur	ation PWLF (bright skir	n)			
		The default is 8/4					
17	31:22	Reserved					
		Format:		MBZ			
	21:11	SATS2		_			
		Default Value:		297			
		Format:		U3.8			
		Second slope for the saturation PWLF (bright skin)					
		The default is 297/256					
	10:0	SATS1					
		Default Value:		85			
		Format:		U3.8			
		First slope for the saturat	ion PWI F (bright skin)				
		The default is 85/256	(21.91.001.1)				
18	31:25	HUEP3					
10	31.23	Default Value:	14				
		Format:	S6 2's com	nlement			
		Third point for the hue PV	l e	ipiement			
	24:18	HUEP2					
		Default Value:	6				
		Format:	S6 2's com	plement			
		Second point for the hue PWLF (bright skin)					
	17:11	HUEP1					
		Default Value:	7Ah -6				
		Format:	S6 2's com				



		VEBOX_9	STD_STE_STATI	E		
	10:0	SATS3				
		Default Value:			256	
		Format:			U3.8	
		·	ration PWLF (bright skin)			
		The default is 256/256				
19	31:30	Reserved				
		Format:		MBZ		
	29:20	HUEB3				
		Default Value:	56			
		Format:	S7.2 2's comp	olement		
		Third hias for the hue P\	MIF (bright skin)			
		Third bias for the hue PWLF (bright skin) The default is 56/4				
	19:10	HUEB2				
	19.10	Default Value:	8	Q.		
		Format:		S7.2 2's complement		
		Torrida	37.2 2 3 66111	Jiernene -		
		Second bias for the hue PWLF (bright skin)				
		The default is 8/4				
	9:0	HUEB1				
		Default Value:	8			
		Format:	S7.2 2's comp	S7.2 2's complement		
		First him for the boy DVA	#F (builded also)			
		First bias for the hue PW	ver (bright skin)			
20	24.22	The default is 8/4				
20	31:22	Reserved Format:		MBZ		
	21.11	L		IVIDZ		
	21:11	HUES1 Default Value:			85	
		Format:			U3.8	
		Torriat.			05.8	
		First slope for the hue PWLF (bright skin)				
		The default is 85/256				
	10:0	HUES0				
		Default Value:			384	
		Format:			U3.8	



		VEBOX_S	STD_STE_STAT	E		
		Zeroth slope for the hue	PWLF (bright skin)			
		The default is 384/256				
21	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES3				
		Default Value:		256		
		Format:		U3.8	}	
		Third slope for the hue F	PWLF (bright skin)			
		The default is 256/256				
	10:0	HUES2				
		Default Value:		384		
		Format: U3.8		}		
			- DVA/I F //- of - 1 - 1 - 1 - 1 - 1 - 1			
		Second slope for the hue The default is 384/256				
22	31	Reserved		MPZ		
		Format:	MBZ			
	30:21	SATB1_DARK	0			
		Default Value:	0	-1		
		Format:	S7.2 2's comp	piement		
		First bias for the saturati	on PWLF (dark skin)			
		The default is 0/4				
	20:14	SATP3_DARK				
		Default Value:	31			
		Format:	S6 2's comp	olement		
		Third point for the saturation PWLF (dark skin)				
	13:7	SATP2_DARK				
		Default Value:	31			
		Format:	S6 2's comp	olement		
		Second point for the satu	uration PWLF (dark skin)			
	6:0	SATP1_DARK				
		Default Value:	FF5h			



		VEBOX_	STD_STE_STAT	E		
		Format: S6 2's complement				
		First point for the satura Default Value: -11	tion PWLF (dark skin)			
23	31	Reserved				
		Format:		MBZ		
	30:20	SATS0_DARK				
		Default Value:			397	
		Format:			U3.8	
		Zeroth slope for the sat	curation PWLF (dark skin)			
		The default is 397/256				
	19:10	SATB3_DARK				
		Default Value:	124	124		
		Format:	S7.2 2's comp	S7.2 2's complement		
		Third bias for the saturation PWLF (dark skin)				
		The default is 124/4				
	9:0	SATB2_DARK				
		Default Value:	124			
		Format:	\$7.2 2's comp	olement		
		Second bias for the satu	uration PWLF (dark skin)			
		The default is 124/4				
24	31:22	Reserved				
		Format:		MBZ		
	21:11	SATS2_DARK				
		Default Value:			256	
		Format:			U3.8	
		Second slope for the saturation PWLF (dark skin)				
		The default is 256/256				
	10:0	SATS1_DARK				
		Default Value:			189	
		Format:			U3.8	
		First slope for the satura	ation PWLF (dark skin)			



		VEBOX_STD_S	TE_STATE			
		The default is 189/256				
25	31:25	HUEP3_DARK				
		Default Value:	14			
		Format:	S6 2's complement			
		Third point for the hue PWLF (dark	k skin).			
	24:18	HUEP2_DARK				
		Default Value:	2			
		Format:	S6 2's complement			
		Second point for the hue PWLF (d	ark skin).			
	17:11	HUEP1_DARK	1			
		Default Value:	0			
		Format: S6 2's complement				
		First point for the hue PWLF (dark				
	10:0	SATS3_DARK				
		Default Value:		256		
		Format:		U3.8		
		Third slope for the saturation PW	LF (dark skin)			
		The default is 256/256				
26	31:30	Reserved				
		Format:	MBZ			
	29:20	HUEB3_DARK				
		Default Value:	56			
		Format:	S7.2 2's complement			
		Third bias for the hue PWLF (dark	skin).			
		The default is 56/4				
	19:10	HUEB2_DARK				
		Default Value:	0			
		Format:	S7.2 2's complement			
		Second bias for the hue PWLF (da	ark skin).			
		The default is 0/4				
	9:0	HUEB1_DARK				



		VEBOX_STD_S	TE_STATE			
		Default Value:	0			
		Format:	S7.2 2's compl	ement		
		First bias for the hue PWLF (dark s	kin).			
		The default is 0/4				
27	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES1_DARK				
		Default Value:			256	
		Format:			U3.8	
		First clane for the bug DW/LE (dark	First stage for the base DWI 5 (death stire)			
		First slope for the hue PWLF (dark skin). The default is 256/256				
	10.0					
	10:0	HUESO_DARK Default Value:			299	
		Format:			U3.8	
		romat.			03.8	
		Zeroth slope for the hue PWLF (da	ark skin).			
		The default is 299/256				
28	31:22	Reserved				
		Format:		MBZ		
	21:11	HUES3_DARK				
		Default Value:			256	
		Format:			U3.8	
		Third slope for the hue PWLF (dark skin).				
		The default is 256/256				
	10:0	HUES2_DARK			1	
		Default Value:			299	
		Format:			U3.8	
		Second clone for the bug DW/LE (d	ark ckin)			
		Second slope for the hue PWLF (d	aik Skiii).			
		The default is 299/256				



VEBOX_TCC_STATE

VEBOX_TCC_STATE

Project: HSW

Source: VideoEnhancementCS

Size (in bits): 352

Default Value: 0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B,

0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0

Vord	Bit	Description				
0	31:24	SatFactor3				
		Default Value:		220		
		Format:		U1.7		
		The saturation factor for yello	w.			
		The default is 220/128				
	23:16	SatFactor2				
		Default Value:		220		
		Format:		U1.7		
		The saturation factor for red.				
		The default is 220/128				
	15:8	SatFactor1				
		Default Value:	220			
		Format:	U1.7			
		The saturation factor for mage	enta.			
		The default is 220/128				
	7	TCC Enable				
		Format:	Enak	ole		
	6:0	Reserved				
		Format:		MBZ		
1	31:24	SatFactor6				
		Default Value:		220		
		Format:		U1.7		



		VEBOX_TCC_STATE			
		The saturation factor for blue.			
		The default is 220/128			
	23:16	SatFactor5			
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for cyan.			
		The default is 220/128			
	15:8	SatFactor4			
		Default Value:		220	
		Format:		U1.7	
		The saturation factor for green.			
		The default is 220/128			
	7:0	Reserved			
		Format:	MBZ		
2	31:30	Reserved			
		Format:	MBZ		
	29:20	BaseColor3			
		Default Value:		483	
		Format:		U10	
		Base Color 3 - this value must be greater than BaseCo	olor2		
	19:10	BaseColor2			
		Default Value:		307	
		Format:		U10	
		Base Color 2 - this value must be greater than BaseCo	olor1		
	9:0	BaseColor1			
		Default Value:		145	
		Format:		U10	
		Base Color 1			
3	31:30	Reserved			
		Format:	MBZ		
	29:20	BaseColor6			
		Default Value:		995	



		VEBOX_TCC_STATE						
		Format:		U10				
		Base Color 6 - this value must be greater than BaseColor5						
	19:10 BaseColor5							
		Default Value:		819				
		Format:		U10				
		Base Color 5 - this value must be greater than BaseColor4						
	9:0	BaseColo4						
		Default Value:		657				
		Format:		U10				
		Base Color 4 - this value must be greater than BaseColor3						
4	31:16	ColorTransitSlope23						
		Default Value:	744					
		Format:	U0.:	16				
		The calculation result of 1 / (BC3 - BC2) [1/62]						
	15:0	ColorTransitSlope2						
		Default Value:	405					
		Format:	U0.:	16				
		The calculation result of 1 / (BC2 - BC1) [1/57]						
5	31:16	ColorTransitSlope45						
		Default Value:	407					
		Format:	U0.:	16				
		The calculation result of 1 / (BC5 - BC4) [1/57]						
	15:0	ColorTransitSlope34						
		Default Value:	113	1				
		Format:	U0.:	16				
		The calculation result of 1 / (BC4 - BC3) [1/61]						
6	31:16	ColorTransitSlope61						
		Default Value:	377					
		Format:	U0.	16				
		The calculation result of 1 / (BC1 - BC6) [1/62]						
	15:0	ColorTransitSlope56						



		VEBOX_TCC_STATE				
		Default Value:	372			
		Format:	U0.16			
		The calculation result of 1 / (BC6 - BC5) [1/62]				
7	31:22	ColorBias3				
		Default Value:	0			
		Format:	U2.8			
		Color bias for BaseColor3.				
	21:12	ColorBias2				
		Default Value:	150			
		Format:	U2.8			
		Color bias for BaseColor2.				
		The default is 150/256				
	11:2	ColorBias1				
		Default Value:	0			
		Format:	U2.8			
		Color bias for BaseColor1.				
	1:0	Reserved				
		Format: M	BZ			
8	31:22	ColorBias6				
		Default Value:	0			
		Format:	U2.8			
		Color bias for BaseColor6.				
	21:12	ColorBias5				
		Default Value:	0			
		Format:	U2.8			
		Color bias for BaseColor5.				
	11:2	ColorBias4				
		Default Value:	0			
		Format:	U2.8			
		Color bias for BaseColor4.				
	1:0	Reserved				



		VEBOX_TCC_STATE		
		Format:	MBZ	
9	31	Reserved	·	
		Format:	MBZ	
	30:24	UV Threshold		
		Default Value:		3
		Format:		U7
		Low UV threshold.		
	23:19	Reserved		
		Format:	MBZ	
	18:16	UV Threshold Bits		
		Default Value:		3
		Format:		U3
		Low UV transition width bits.		
	15:13	Reserved		
		Format:	MBZ	
	12:8	STE Threshold		
		Default Value:		0
		Format:		U5
		Skin tone pixels enhancement threshold.		
	7:3	Reserved		
		Format:	MBZ	
	2:0	STE Slope Bits		
		Default Value:		0
		Format:		U3
		Skin tone pixels enhancement slope bits.		
10	31:16	Inv_UVMaxColor		
		Default Value:		146
		Format:		U16
		1 / UVMaxColor. Used for the SFs2 calculation.		
	15:9	Reserved		
		Format:	MBZ	
	8:0	UVMaxColor		



	VEBOX_TCC_STATE	
	Default Value:	448
	Format:	U9
	The maximum absolute value of the legal UV pixels. Used for the SF	s2 calculation.



VEBOX_VERTEX_TABLE

VEBOX VERTEX TABLE

Project: HSW

Source: VideoEnhancementCS

Size (in bits): 16384

 $0 \\ x 0 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0, 0 \\ x 0 0 0 0 0 0, 0 \\ x 0$

 $0x00000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,\ 0x000000000,$



VEBOX VERTEX TABLE

0x00000000,



VEBOX_VERTEX_TABLE 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000 **DWord** Bit **Description** 0..511 31:28 Reserved Format: MBZ 27:16 Vertex table entry 0 - Lv (12 bits) **Value Name Description** 100h-ED6h Range for Vertices BT601 and BT709 15:12 Reserved Format: MBZ 11:0 Vertex table entry 0 - Cv (12 bits) **Value** Name **Description** 400h-A00h Range for Vertices BT601 and BT709



VECS Hardware-Detected Error Bit Definitions

		VECS Ha	rdware-De	tected Error I	Bit Definitions	
Project:		HSW				
Source:		VideoEnha	ancementCS			
Size (in b	oits):	16				
Default \	/alue:	0x000000	00			
DWord	Bit			Description		
0	15:3	Reserved				
		Format:			MBZ	
	2	Reserved				
		Project:			HSW	
		Format:			MBZ	
	1	Reserved				
		Format:			MBZ	
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes:				
Value Name Description					Description	
		1		Instruction Error dete	cted	
				Programming Not	tes	
		This error indicat	ions cannot be cl			
		Programming Notes This error indications cannot be cleared except by reset (i.e., it is a fatal error).				



VERTEX_BUFFER_STATE

VERTEX_BUFFER_STATE

Project: HSW
Source: RenderCS
Size (in bits): 128

This structure is used in 3DSTATE_VERTEX_BUFFERS to set the state associated with a VB. The VF function will use this state to determine how/where to extract vertex element data for all vertex elements associated with the VB. The VERTEX_BUFFER_STATE structure is 4 DWords for both INSTANCEDATA and VERTEXDATA buffers.A VB is defined as a 1D array of vertex data structures, accessed via a computed index value. The VF function therefore needs to know the starting address of the first structure (index 0) and size of the vertex data structure.

				Programming Note		of the vertex data structure.	Project
Vertex 6	elemen	t access	es which straddle			will return 0's for all elements.	
DWord	Bit				cription		1
0	31:26	Vortov	Buffer Index	Des	cription		
U	31.20	Project			HSW		
		Forma			U6 Index		
		L		ex value which selects		e being defined.	
			Valu			Name	
		[0,32]					
	25:21	Reserv	ed				
		Project:				All	
		Forma	t:		MBZ		
	20	Buffer Access Type					
		Project			HSW		
			d determines hovelements associate		is extracted	from this VB. This control app	lies to al
		Value	Name		Descrip	otion	Project
		00b	VERTEXDATA	sourced from sequer RANDOM vertex acc	For SEQUENTIAL vertex access, each vertex of an instance is sourced from sequential structures within the VB. For RANDOM vertex access, each vertex of an instance is looked up (separately) via a computed index value		
		01b	INSTANCEDATA				
	19:16	Vertex	Buffer Memory	Object Control State		-	



	1	VERTEX_BU	JFFER_STA	ΓΕ			
	Project: Al						
	Format: M						
	Specifies the memory	object control sta	te for this vertex b	ouffer.			
15	Reserved						
	Project:			All			
	Format:			MBZ			
14	Address Modify Ena	ble				_	
	Project:			HSW			
	If set, the Buffer Start	•		•			
	buffer. If clear, those	fields are ignored	and the previously	-programmed va	lues are main	tained.	
13	Null Vertex Buffer						
	Project:		HSW				
	Format:		Enabl	e			
	This field enabled cau	ses any fetch for v	ertex data to retu	rn 0.			
12	Vertex Fetch Invalid	ate					
	Default Value:			0h			
	Project:			HSW			
	Invalidate the Vertex overfetch cache when this bit is set. For multiple vertex buffer state						
	structures in one packet, this bit may be set only once in the entire packet.						
						Project	
	Note: The Vertex Fetch Invalidate must never be set to 1. To invalidate the vertex fetch cache a pipe_control must be used.						
11.0		must be used.					
11:0	Buffer Pitch Format:	1112 Cour	nt of bytes				
	This field specifies the	H		assed within the V	/R This inform	nation is	
	required in order to a				D. THIS IIIIOTH	181101113	
	Value	Name	Desc	ription	Proje	ct	
	[0,2048]		Bytes		HSW		
		Р	rogramming Not	es			
	•						
	Different VERTEX_BUFFER_STATE structures can refer to the same memory region using different Buffer Pitch values.						
	See note on 64-bit float alignment in Buffer Starting Address.						



	31:0	Buffer Starting Address					
1		Format: GraphicsAddress[31:0]					
				Description		Duningt	
		This field cont	ains tha h	Description Output Diagnod Craphics Address	of the first element of interest	Project	
		within the VB.	Software of the me	must program this value with mory resource and the byte of			
		If the Address ModifyEnable bit is clear, this field is ignored and the previous value of Buffer Starting Address for this buffer is maintained.					
				Programming N	Notes		
		64-bit floating point values must be 64-bit aligned in memory, or UNPREDICTABLE data will be fetched. When accessing an element containing 64-bit floating point values, the Buffer Starting Address and Source Element Offset values must add to a 64-bit aligned address, and BufferPitch must be a multiple of 64-bits. VBs can only be allocated in linear (not tiled) graphics memory. As computed index values are, by definition, interpreted as unsigned values, there is no issue with accesses to locations before (lower address value) the start of the buffer. However, these wrapped indices are subject to Max Index checking (see below).					
2	31:0	End Address		-			
		Project:		HSW			
		Format: GraphicsAddress[31:0]U32					
				Description		Project	
		This field defines the address of the last valid byte in this particular VB. Access of a vertex element which either straddles or is beyond this address will return 0's for any data read.			HSW		
			•	nable bit is clear, this field is ig fer is maintained.	nored and the previous value of	HSW	
				Value	Name		
		[0,FFFFFFFh]					
		0h			[Default]		
	31:0	Instance Data	Step Rat	:e			
3		11 -			U32		
3		Format:			032		
3			• •	o INSTANCEDATA buffers - it i	s ignored (but still present) for		



VERTEX_BUFFER_STATE

instance data provided. This process continues for each group of instances defined in the draw command. For example, a value of 1 in this field causes new instance data to be supplied with each sequential (instance) group of vertices. A value of 2 causes every other instance group of vertices to be provided with new instance data. The special value of 0 causes all vertices of all instances generated by the draw command to be provided with the same instance data. (The same effect can be achieved by setting this field to its maximum value.)



VERTEX_ELEMENT_STATE

VERTEX_ELEMENT_STATE

Project: HSW

Source: RenderCS Size (in bits): 64

Default Value: 0x00000000, 0x00000000

Description	Project
This structure is used in 3DSTATE_VERTEX_ELEMENTS to set the state associated with a vertex element. A vertex element is defined as an entity supplying from 1 to 4 DWord vertex components to be stored in the vertex URB entry. The number of supported vertex elements is:	
[DevHSW]: 34	HSW
The VF function will use this state, and possibly the state of the associated vertex buffer, to fetch/generate the source vertex element data, perform any required format conversions, padding with zeros, and store the resulting destination vertex element data into the vertex URB entry.	

Programming Notes

The SourceElementFormat needs to be a single-component format with an element which has edge flag enabled.

DWord	Bit	Description							
0	31:26	Vertex Buffer Index							
		Project:			HSW				
		Format:				U6			
		This field specifies which vertex buffer the element is sourced from.							
		Value				Name			
		[0,32]		Up to 33 VBs are supporte	d				
	25	Programming Notes							
		-		ertex element to include or ociated vertex buffer state is	-	lly-generated data (VertexII), etc.), in		
		Valid							
		Project:			HSW				
		Format:			Boolean				
		Value	Name		Description	on	Project		
		1h	TRUE	this vertex element is used in vertex assembly A					
		0h	FALSE	this vertex element is not	used.		All		
	24:16	Source El	ement Fo	rmat					



VERTEX ELEMENT STATE ΑII Project: SURFACE_FORMAT Format: Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter. Format: The encoding of this field is identical the Surface Format field of the SURFACE STATE structure, as described in the Sampler chapter. This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP STORE SRC component control. (All other component types have an explicit format). 15 **Edge Flag Enable** Project: **HSW** Format: Enable **Project Description** When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is nonzero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED. 3DPRIM TRILIST* 3DPRIM TRISTRIP* • 3DPRIM TRIFAN* 3DPRIM POLYGON If this bit is DISABLED for all valid VERTEX_ELEMENTs, the vertex will be assigned a default EdgeFlag of TRUE. Edge flags are supported for all primitive topology types. **Programming Notes** This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure. When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP NOSTORE. 14:12 Reserved Project: ΑII

MBZ

Format:



			VERTEX	ELEMENT_S	TATE				
	11:0	Source Element Offset							
		Project: All							
		Format:		U12 byte offset					
		Byte offset of the s		ement data in the s	tructures co	omprising the vertex buffer.			
			Value			Name			
		[0,4095]							
				Programming	Notes				
		See note on 64-b	it float alignme	nt in Buffer Starting	Address.	Address.			
1	31	Reserved							
		Project:			All				
		Format:			MBZ				
	30:28	Component 0 Cor	ntrol						
		Project: All							
		Format:	3D_Vertex_0	Component_Contro	rol				
		Refer to the 3D_Vertex_Component_Control table below							
	27	Reserved							
		Project:			All				
		Format: MBZ							
	26:24	Component 1 Control							
		Format: 3D_Vertex_Component_Control							
		Refer to the 3D_Vertex_Component_Control table below							
	23	Reserved							
		Project:			All				
		Format:			MBZ				
	22:20	Component 2 Control							
		Format:	3D_Vertex_0	Component_Contro	l				
		Refer to the 3D_Vertex_Component_Control table below							
	19	Reserved							
		Project:			All				
		Format: MBZ							
	18:16	Component 3 Cor	ntrol						
		Format: 3D_Vertex_Component_Control							
		Refer to the 3D_Vertex_Component_Control table below							



VERTEX_ELEMENT_STATE							
15:8 Reserved							
	Project:	All					
	Format:	MBZ					
7:0	Reserved						
	Project:	HSW					
	Format:	MBZ					



VFE_STATE_EX

		VFE_STATE_EX				
Project:		HSW				
Source:		RenderCS				
Size (in bits): 256						
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit	Description				
0	31:8	Reserved				
	7:0	Reserved				
		Format: MBZ				
1	31:0	VFE Control This field is used by VFE depending on the mode of operation. See the following tables for details. If VFE Mode = AVC-IT or AVC-MC, this field is valid as defined in Table 1 13. If VFE Mode = VC1-IT, this field is valid as defined in Table 1 14. Otherwise, this field is reserved.				
		This field contains the interface descriptor remap table entries for the first 8 kernel indices. Each table entry has 4 bits, providing a remapping range of [0, 15]. The input of this table is the Interface Descriptor Offset within the MEDIA_OBJECT or MEDIA_OBJECT_EX command. As the table is limited to map the first 16 values, any Interface Descriptor Offset greater than 15 is not remapped. Bits 31:28: Remap for index = 7				
3	21.0	Bits 27:24: Remap for index = 6 Bits 23:20: Remap for index = 5 Bits 19:16: Remap for index = 4 Bits 15:12: Remap for index = 3 Bits 11:8: Remap for index = 2 Bits 7:4: Remap for index = 1 Bits 3:0: Remap for index = 0				
3	31:0	Interface Descriptor Remap Table (cont) This field contains the interface descriptor remap table entries for the next 8 kernel indices (index = 815). Each				



				VFE STA	ATE	EX			
		table entry has	s 4 bits, p	roviding a remapp		_			
		Bits 31:28: Remap for index = 15 Bits 27:24: Remap for index = 14 Bits 23:20: Remap for index = 13 Bits 19:16: Remap for index = 12 Bits 15:12: Remap for index = 11 Bits 11:8: Remap for index = 10 Bits 7:4: Remap for index = 9							
4	31	Bits 3:0: Remap for index = 8 Scoreboard Enable This field enables and disables the hardware scoreboard in the Media Pipeline. If this field cleared, hardware ignores the following scoreboard state fields. Value Name					ia Pipeline. If this field is		
		0		Scoreboard disal	oled				
		1		Scoreboard enab	oled				
	30	Scoreboard Type This field selects the type of scoreboard in use.							
		Value		Name					
		0 Stalling Scoreboard							
		1	Reserved (for Non-stalling scoreboard)						
	29:8	Reserved							
		Format:				MB	Z		
	7:0	T T							
		Format:			- امید	Boolean		blad The security and in	
		based on the re	elative (X,			_	s ena	bled. The scoreboard is	
		Value		Name			Des	cription	
		[0,7]	Bit	n	Sco	re n is enabled			
5	31:28	Scoreboard 3	Delta Y	elta Y					
		Format:						S3	
		Relative vertica compliment.	ative vertical distance of the dependent instance assigned to scoreboard 3, in appliment.					reboard 3, in the form of 2's	
	27:24	Scoreboard 3	Delta X						
		Format: Relative horizo 2's compliment		nce of the depend	lent i	nstance assigne	d to s	S3 scoreboard 3, in the form of	



		VFE_STATE_EX					
	23:16	Scoreboard 2 Delta (X, Y)					
		Scoreboard 1 Delta (X, Y)					
	7:0	Scoreboard 0 Delta (X, Y)					
6	31:24	Scoreboard 7 Delta (X, Y)					
	23:16	Scoreboard 6 Delta (X, Y)					
	15:8	Scoreboard 5 Delta (X, Y)					
	7:0	Scoreboard 4 Delta (X, Y)					
7	31:0	Reserved					
		Format:	MBZ				