

# Intel<sup>®</sup> Open Source HD Graphics Programmers' Reference Manual (PRM)

## **Volume 8: Media VDBOX**

For the 2014-2015 Intel Atom™ Processors, Celeron™ Processors and Pentium™ Processors based on the "Cherry Trail/Braswell" Platform (Cherryview/Braswell graphics)

October 2015, Revision 1.1

## Creative Commons License

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

## Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

**Copyright © 2015, Intel Corporation. All rights reserved.**

## Table of Contents

<b>VDBOX Registers</b> .....	<b>1</b>
<b>MFX Architecture</b> .....	<b>1</b>
MFX Introduction .....	1
MFC Overview.....	2
Sample Algorithmic Flow .....	3
Synchronization Mechanism.....	5
Restrictions.....	6
MFD Overview .....	7
MFD Memory Interface .....	11
MFD Codec-Specific Commands.....	12
MFX State Model.....	12
MFX Interruptability Model.....	13
Decoder Input Bitstream Formats .....	14
AVC Bitstream Formats – DXVA Short .....	14
AVC Bitstream Formats – DXVA Long.....	14
VC1 Bitstream Formats – Intel Long .....	14
MPEG2 Bitstream Formats – DXVA1 .....	14
JPEG Bitstream Formats – Intel .....	14
Concurrent Multiple Video Stream Decoding Support.....	15
<b>MFX Codec Commands Summary</b> .....	<b>15</b>
MFX Decoder Commands Sequence.....	20
Examples for AVC .....	20
Examples for VC1.....	22
Examples for JPEG .....	23
<b>MFX Pipe Common Commands</b> .....	<b>24</b>
Bitplane Buffer.....	27
<b>Video Codecs</b> .....	<b>28</b>
AVC (H.264) .....	29
AVC Common Commands.....	29
AVC Decoder Commands .....	30
Session Decoder StreamOut Data Structure.....	30

AVC Encoder PAK Commands.....	40
Indirect Data Description.....	40
Unpacked Motion Vector Data Block.....	40
Packed-Size Motion Vector Data Block.....	46
Macroblock Level Rate Control.....	48
Theory of Operation Overview.....	50
AVC Encoder MBAFF Support.....	51
MPEG-2.....	53
MPEG2 Common Commands.....	53
MPEG2 Decoder Commands.....	53
Indirect Data Description.....	53
MPEG2 Encoder PAK Commands.....	54
PAK Object Inline Data Description – MPEG-2.....	54
MFX HW Interface and DXVA Conversion.....	61
Map DXVA to HW BSpec.....	61
Map HW Bspec to DXVA.....	64
VC1 Common Commands.....	66
VC1 Decoder Commands.....	66
Handling Emulation Bytes.....	67
VP8.....	68
MFX_VP8_STATISTICS - Encoder Only.....	68
VP8 Encoder StreamOut Format.....	71
VP8 Common Commands.....	72
VP8 Decoder Commands.....	72
VP8 Encoder Commands.....	73
VP8 Bitstream Formats.....	73
JPEG and MJPEG.....	74
JPEG Decoder Commands.....	74
JPEG Encoder Commands.....	78
More Decoder and Encoder.....	80
MFD IT Mode Decode Commands.....	80
Common Indirect IT-COEFF Data Structure.....	80
Inline Data Description in AVC-IT Mode.....	81

Indirect Data Format in AVC-IT Mode.....	87
Inline Data Description in VC1-IT Mode.....	91
Indirect Data Format in VC1-IT Mode .....	96
Inline Data Description in MPEG2-IT Mode .....	97
Indirect Data Format in MPEG2-IT Mode.....	99
MFX Deblocking Commands .....	99
MFX Error Handling.....	99
<b>Encoder StreamOut Mode Data Structure Definition .....</b>	<b>100</b>
PAK Multi-Pass.....	102
Driver Usage.....	103
<b>Programming Reference.....</b>	<b>103</b>
Monochrome Picture Processing.....	103
Context Switch.....	104
PMSI Support.....	104
Pipeline Flush.....	104
MMIO Interface.....	105
Decoder Registers .....	107
Encoder Registers.....	108
MMIO Interface.....	109
Row Store Sizes and Allocations .....	111



## Media VDBOX

### VDBOX Registers


This section describes the VDBOX Command Memory Interface registers.

### MFX Architecture

This section and the following sections of Media VDBOX contain the referential documentation on the Multi-Format Codecs, or MFX for those series of chips.

### MFX Introduction

Multi-Format Codec (MFX) Engine is the hardware fixed function pipeline for decode and encoding. It includes multi-format decoding (MFD) and multi-format encoding (MFC).



## MFC Overview

Multi-Format Codec (MFX) Engine is the hardware fixed function pipeline for decode and encoding. It includes multi-format decoding (MFD) and multi-format encoding (MFC).

**Note:** MFC only supports AVC (H.264).

Many decoding function blocks in MFD such as VIP, VMC, IQT, etc, are also used in encoding mode. Two blocks, FTQ and BSE, are encoding only.

The encoding process is partitioned across host software, the GPE engine, and the MFX engine. The generation of transport layer, sequence layer, picture layer, and slice header layer must be done in the host software. GP hardware is responsible for compressing from Slice Data Layer down to all macro-block and block layers. Specifically, GPE w/ VME acceleration is for motion vector estimation, motion estimation, and code decision. The **VME**(*Video Motion Estimation*) is located next to all image processing units, such as DN (*denoise*) and DI (*deinterlace*) in sampler in GPE. MFX is for final bit packing and reconstructed picture generation.

MFC is operated concurrently with and independently from the GPE (3D/Media) pipeline with a separate command streamer. The two parallel engines have similar command protocol. They can be executed in parallel with different context. For encoding, motion search, MB mode decision, and rate control are performed using GPE pipeline resources.

MFC is implemented to achieve the following objectives:

- Compliant with next generation high definition optical video disc requirements, with sufficient performance headroom:
  - Support AVC 4:2:0 Main Profile and High Profile only (8-bit only), up to Level 4.1 resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be encoded. There is no support for Baseline, Extended, or High-10 Profiles.
- Performance requirements with MFX core frequency above 667MHz:
  - Real-time performance with 20% duty cycle or less.
  - Support concurrent decoding of two active HD bitstreams of different formats (for example, one AVC and one VC1 HD bitstream) and one active HD encoding.

As the result of this hardware partitioning, VPP and ENC are always running in GPE, and PAK is what runs exactly in MFC.

**PAK** – residue packing and entropy coding, including block transformation, quantization, data prediction, bitrate tuning and reference decoding. It delivers final packed bitstream and decoded key-frame reference:

- As the same as ENC, PAK is invoked on a Slice boundary; a single call of VPP can lead to multiple calls for PAK.
- Rate control is inside ENC and PAK only, not in VPP.
- PAK must always perform with reconstructed reference picture.

There is a general dependency of the three operation pipelines. Semaphores are inserted either according to frames or slices. The main CS will also be notified when the decoded reference is ready for the next frame set to be encoded. The detailed discussion will be found in a later section.

Host software is responsible for encoding the transport stream and all the sequence, picture, and slice layer/header in the bit-stream; the MFC system is responsible for compressing from Slice Data Layer down to all macro-block and block layers.

## Sample Algorithmic Flow

Assuming all the hardware components are given, there are infinite usage possibilities left with intention for software to decide according to its own application needs depending upon the balanced requirement of coding speed, frame latency, power-consumption, and video quality, and depending upon the usage modes and user preferences (such as low-frame-rate-high-frame-quality vs. high-frame-rate-low-frame-quality).

The last part of this chapter, we illustrate a generic sample to show how a compression algorithm can be implemented to use our hardware.

**Step 1.** Application or driver initializes the encoder with desired configuration, including speed, quality, targeted bit-rate, input video info, and output format and restrictions.

**Step 2. VPP** – Application or driver feeds VPP one frame at a time in coded order with specified frame or field type, as well as transcoding informations: motion vectors, coded complexity (i.e. bit size). It will perform denoising and deblocking based on original and targeted bit-rate, and output additional 4 spatial variances and 2 temporal variances for each macroblock as well as the whole frame.

**Step 3. ENC** – Application or driver feeds ENC one coding slice buffer at a time including all VPP output. The frame level data is accessible to all slices.

- a. Encoding setup unit (**ESE**) will set picture level quality parameters (including LUTs, and other costing functions) and set target bit-budget (TBB) and maximal bit-budget (MBB) to each macroblock based on rate-control (**RC**) scheme implemented. For B-frames, it will also make ME searching mode decision (either Fast, Slow or Uni-directional).
- b. Loop over all macroblocks: calculate searching center (**MVP**) perform individual ME and IE (**MEE**). Multi-thread may be designed for HW according to a zigzag order for minimal dependency issue.
- c. ENC make microblock level code decision (**CD**) outputs macroblock type, intra-mode, motion-vectors, distortions, as well as TBBs and MBBs.

**Step 4. PAK** – Application or driver feeds PAK one array of coded macroblocks covering a slice at a time, including all ENC output. Original frame buffer and reconstructed reference frame buffers are also available for PAK to access.

- a. PAK may create bitstreams for all sequence, gop, picture, and slice level headers prior the first macroblock.
- b. Loop over all macroblocks, accurate prediction block is constructed for either inter- or intra-predictions (**VMC & VIP**). If MB distortion is less than some predetermined threshold, for a B slice this step can be skipped as well as the Steps (c)-(e) and jump directly to Step (f); for a key slice the

prediction calculated here will be directly used as the reference thus it jumps to Step (e) after this step.

- c. Differencing the predicted block from the original block derives the residue block. Forward transformation and quantization (**FTQ**) is performed. For B slice, it will jump to Step (f) right after. For other types of slice, Steps (d) and (e) can be performed in a thread in parallel with Step (f) and beyond.
- d. This is for accurate construction of reference pictures. Inverse quantization and inverse transformation (**IQT**) are performed and added to the predictions to have the decoded blocks.
- e. **ILDB** is applied accordingly to the reconstructed blocks.
- f. Meanwhile macroblock codes: including its configuration info (types and modes), motion info (motion vectors and reference ids), and residual info (quantized coefficients), are collected for packing (**BSE**) in the following sub-steps:
  - i. Code clean-up (in **MPR**). Check and verify Mbtype and Cbps, use Skip or Zero respectively if one can. In principal, when there are equivalent codes, use the simple one.
  - ii. Drop dependency (in **MPR**). Calculate relative codes from the absolute codes by associate thm with neighborhood information. All neighborhood correlations are solved in this step.
  - iii. Unify symbols (in **SEC**). Translate relative codes into symbols, and table or context indices that are independent of the concept of syntax type.
  - iv. Entropy coding (**VLE**) on symbols.
- g. Parsing bitstream data in RBSP form (in **VLE**), and output to application or driver.
- h. By the end of each picture, write out the accurate actual data size to designate buffer for ENC to access.

## Synchronization Mechanism

Encoding of a video stream can be broken down to three major steps (as explained in the previous section):

1. VPP: video-stream pre-processing
2. ENC: encoding, *that is*, code decision of inter-MVs and intra-modes
3. PAK: bit-stream packing
  - a. residual calculation, transformation, and quantization
  - b. code bit-stream packing
  - c. reference generation of keyframes

This section describes an architectural solution to map the first two steps in the GFX engine and the last step in the MFX engine. Since this mapping involves two OS-visible engines, managing them in parallel under one application is similar to the solution in earlier generations. Each engine has its own command streamers and has mechanisms to synchronize at required levels as described in the next sub-section.


Above three steps of encoding have dependencies in processing based on

- i. functional pipeline order, *i.e.* on a given frame, VPP needs to be performed first, then ENC, then PAK and finally MFD (*Multi-Format Decoding*) for key reference frame generation.
- ii. I-frames are key frames for P and B, they have to be first in every pipe-stage.
- iii. P-frames are key frames for B frames and therefore P frames are processed first before the dependent B frames
- iv. GFX Engine is time slice to work on either VPP or ENC frame as we discussed in the previous chapter.
- v. PAK + MFD are executed on the same frame in the MFX engine by macro-block level pipelining within a slice. It should be noted that for the sake of simplicity, an entire frame (potentially multiple slices) are processed in the corresponding engine and no smaller granularity of switching is allowed between the functional pipeline stages.

Three steps of the encoding can be interleaved on two engines in the following way on a frame by frame basis.

### Command Stream Synchronization

VPP Input Order is in Coded order = I0, P3, B1, B2, P6, B4, B5, P9, B7, B8)




### Restrictions

MFC implementation is subject to the following limitations.

- Context switching within MFC and with Graphics Engine occurs only at frame boundary to minimize the amount of information that needs to be tracked and maintained.

## MFD Overview



B6681-01

When used for decoding, we also refer to the MFX Engine as the MFD Engine.

The Multi-Format Decoder (MFD) is a hardware fixed function pipeline for decoding the three video codec format and one image compression codec format: AVC (H.264), VC-1, MPEG2, and JPEG.

- Compliant with next generation high definition optical video disc requirements, with sufficient performance headroom:
  - Support AVC 4:2:0 Main and High (8-bit only) Profile only (no support for Baseline, Extended and High-10 Profiles), up to Level 5.1 (max 983,040 MB/s, max 36,864 MB/frame, and at most one dimension can reach 4K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
    - Allow a B-picture (frame or field) as a reference picture
  - Support MVC 4:2:0 Stereoscopic Progressive Profile only, up to Level 5.1 (max 983,040 MB/s per view, max 36,864 MB/frame per view, and at most one dimension can reach 4K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
    - Does not support interlaced video specified in the Stereoscopic Profile

- Support VC1 4:2:0 Simple, Main and Advanced Profiles, up to Level 4 (max 491,520 MB/s and max 16,384 MB/frame; max only one dimension will be at 4K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
  - Allow a B-field as a reference picture only in interlaced field decoding, no other modes.
- Support MPEG2 HD Main Profile (4:2:0), up to High Level (1920x1152 pixels) and up to 80 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded. No support for SNR and spatial-scalability.
  - Does not support B-picture as a reference picture.
- Support Baseline JPEG with five chroma types (4:0:0, 4:1:1, 4:2:2, 4:2:0, and 4:4:4. No support for Extended DCT-based mode, Progressive mode, Loseless mode, nor Hierarchical mode.
  - H/W support 64Kx64K, but Surface State can support only up to 16kx16k

Features	Supported	Unsupported
Coding processes	Baseline sequential mode: <ul style="list-style-type: none"> <li>• 8-bit pixel precision of source images</li> <li>• loadable 2 AC and 2 DC Huffman tables</li> <li>• 3 loadable quantization matrix for Y, U, V</li> <li>• Interleaved and non-interleaved Scans</li> <li>• Single and multiple Scans</li> </ul>	Extended DCT-based mode, Lossless, Hierarchical modes: More than 8 bit pixel resolution, progressive mode, arithmetic coding, 4 AC and 4 DC Huffman tables (extended mode), predictive process (lossless), multiple frames (hierarchical)
Number of image channels	1 for grey image 3 for Y, Cb, Cr color image	4-th channel (usually alpha blending image)
Image resolution	Arbitrary image size up to 16K * 16K	Larger than 16K * 16K (64K * 64K is max. in the JPEG standard)
Chroma subsampling ratio	Chroma 4:0:0 (grey image) Chroma 4:1:1 Chroma 4:2:0 Chroma horizontal 4:2:2 Chroma vertical 4:2:2 Chroma 4:4:4	Any other arbitrary ratio, e.g., 3:1 subsampled chroma
Additional feature (post-processing)	Image rotation: 90/180/270 degrees	

- H/W does not impose restriction on picture frame aspect ratio, but is bounded by a max 256 MBs (4096 pixels) per dimension programmable at the H/W interface specifications.
  - For example, supporting HD video resolution 1920x1080/60i, 1920x1080/24p, 1280x720/60p
- Performance requirements with MFX core frequency above 1GHz
  - Real-time performance around 10% duty cycle
  - Support concurrently decoding of at least two active HD bitstreams of different formats (For example, one AVC and one VC1 HD bitstream)
- The parsing of transport layer and sequence layer is not performed in this hardware, and is required to be done in the host software.
- The MFD hardware pipeline is operated concurrently with and independently from the Graphics (3D/Media) pipeline with separate command streamer. The two parallel engines are designed with the similar command protocol. They can be executed in parallel with different context.
- Local storages and buffers along the hardware pipeline are kept at minimum. For example, there is no on-die row-store memory. They are resided on the system memory. MFD is designed to hide the memory access latency (in both the row stores and in the motion compensation units) in maximizing its decoding throughput.
- Support the following operating modes:
  - VLD mode - operation starts from entropy decoding of the compressed bit stream (parsing Slice Header and Slice Data Layer in AVC, Picture layer, Slice layer and MB Layer in VC-1, and MB-layer in MPEG2), all the way, to the reconstruction of display picture, including in-loop and out-loop deblocking, if any.
    - Streamout mode - a new feature of the VLD mode in assisting transcoding during decoding. Selected uncompressed data (e.g. per MB MV information) will be sent out to the EU and the ME engine (resided on the Sampler of the 3D Gx Pipeline) for encoding into a different format or for the purpose of transcoding and transrating. In addition, the uncompressed result may continue to be processed by the rest of pipeline as in VLD mode to generate the display picture for transcoding. That is, while intermediate data are streaming out to the memory, the MFD Engine continues its decoding as usual.
    - For JPEG, only VLD mode is supported (No IT mode). Host software decodes Frame and Scan layers (down to Scan header in the JPEG bit stream syntax) and sends all the corresponding information and Scan payload to the MFD hardware pipeline.
  - IT mode - when host software has already performed all the bit stream parsing of the compressed data and packaging the uncompressed result into a specific format (as a sequence of per-MB record) stored in memory. The hardware pipeline will fetch one MB record at a time and perform the rest of the decoding process as in VLD mode
  - Host software (Application) is responsible for parsing and decoding all the transport and program layers, and all sequence layers. These parameters are passed to Driver and forwarded to H/W as needed through different STATE commands. Host software is also

responsible for separating non-video data (audio, meta and user data) from sending to H/W.

- MFD Engine is only responsible for macro-block and block layers decoding, plus certain level of header decoding. For AVC MFD starts decoding from Slice Header; for VC1, MFD starts decoding from Picture Header, and for MPEG2 decoding starts from MB Layer only.
- For JPEG, MFD is responsible for ECS and block layers decoding.
- Support bitstream formats (compressed video data) for each codec
  - AVC - 2 formats
  - MVC - 2 formats
    - DXVA2 MVC Short Slice Format
    - DXVA2 AVC Long Slice Format Specification (exactly the same as AVC)
  - VC1 - 2 formats
    - Fully compliant to Picture Parameter and Slice Control Parameter interface definition
  - MPEG2
    - MB Layer only, according to DXVA 1 Specification
  - JPEG
    - ECS Layer
- The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.
  - In particular, RC6 always happens between frame boundaries. So at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition.
- To activate the AVC deblocker logic for incoming uncompressed 4:2:0-only video stream, one can pack the uncompressed video stream to compliant with the IPCM MB data format (including ILDB control information) and feed them into the MFD engine in IT mode. Since the MFD Engine is in IPCM mode, transformation, inter and intra processing are all inactive.

Start Code Detection and removal are done in the CPU, but the Start Code Emulation Prevention Byte is detected and removed by the front end logic in the MFD. The bitstream format for each codec and for each mode is specified in this document.

Codec specific information are based on the following released documents from third parties :

- Draft of Version 4 of H.264/AVC (ITU-T Recommendation H.264 and ISO/IEC 14496-10 (MPEG-4 part 10) Advanced Video Coding); JVT-O205d1.doc; dated 2005-05-30
- Final Draft SMPTE Standard : VC1 Compressed Video Bitstream Format and Decoding Process, SMPTE 421M, dated 2006-1-6; PDF file.
- MPEG2 Recommendation ITU T H.262 (1995 E), ISO/IEC 13818-2: 1995 (E); doc file.
- Digital Compression and Coding of Continuous-tone Still Images, ITU-T Rec. T.81 and ISO/IEC 10918-1: Requirements and guidelines September 18 1992; itu-t81[1].pdf

## MFD Memory Interface

The Memory Arbitrator follows the pre-defined arbitration policy (as indicated in the following listing P0 to P11, in which P0 is the highest priority) to select the next memory request to service, then it will perform the TLB translation (translation to physical address in memory), and make the actual request to memory.

The Memory Arbitration unit is also responsible for capturing the return data from memory (read request) and forward it to the appropriate unit along the MFD Engine.

- Read streams: (all 64B requests)
  - Commands for BSD : linear ( including indirect data) (P0)
  - Indirect DMA (P1)
  - Row store for BSD: linear (P5)
  - Row store for MPR: linear (P6)
  - MC ref cache fetch : tiled (P2)
  - Intra row store: linear (P9)
  - ILDB row store: linear (P10)
- Write streams: (all 64B requests)
  - Row store write for BSD: linear and can avoid partial writes (P3)
  - Row store write for MPR: linear and can avoid partial writes (P4)
  - Intra row store write: linear and can avoid partial writes (P7)
  - ILDB row store write: linear and can avoid partial writes (P8)
  - Final dest writes: tiled and can potentially be partial, two ways to avoid these partials: 1) either write garbage and buffers are aligned or 2) read-modify writes for dribble end of line cases (P11)

## MFD Codec-Specific Commands


MFD hardware pipeline supports 3 different codec standards : AVC, VC1 and MPEG2. To make the interface flexible, each codec is designed with its own set of commands.

There are two categories of commands for each codec format : one set for VLD mode and one set for IT mode.

## MFX State Model

The parallel video engine (PVE) supports two state delivery models: inline state model and indirect state model. For inline state model, the state commands (\*\_STATE) can be issued in batch buffers or ring buffers directly preceding object commands (\*\_OBJECT). In the indirect state model, the state commands are not placed in the batch buffers or ring buffers. Instead Indirect State Buffers provide state information (in the form of the above mentioned state commands) for the MFX pipeline. See MFX\_STATE\_POINTER for more details.

VCS (aka BCS) handles the difference of the two state delivery models. Therefore, the MFX pipeline always sees the state commands in both models. However, MFX hardware supports additional context save/restore of 'dynamic states'. Dynamic states are the internal signals that are persistent. This could be the CABAC context for macroblock encoding.



## MFX State Model

The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.

- In particular, RC6 always happens between frame boundaries. So at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition.

## MFX Interruptability Model

MFX encoding and the encoding pipeline do not support interruption. All operations are frame based. Interrupts can only occur between frames; the driver will submit all the states at the beginning of each frame. Any state kept across frames is in MMIO registers that should be read between frames.

Software submits without any knowledge of where the parser head pointer is located. Also there is a non-deterministic amount of time for the new context to reach the command streamer. However, the state model for the MFX engine requires software to know exactly what state the pipeline is in at all times. This introduces cases where a preemption could occur during or after a state change without software ever knowing the state saved out to memory on the context switch.

Also, preemption is only allowed during the last macroblock in a row. Hardware cannot always perform a context switch when the new context is seen by the hardware. To avoid a switch during an invalid macroblock and to keep the state synchronized with software, there are two commands available that are used. MI\_ARB\_ON\_OFF disables and enables preemption while MFX\_WAIT ensures the context switch, if needed, preempts during macroblock execution. Below illustrates an example assuming VC1 VLD mode.

Command Ring/Batch	Notes
MI_ARB_ON_OFF = OFF	Disable preemption
S1	Inline or indirect state cmd 1
S2	Inline or indirect state cmd 2
S3	Inline or indirect state cmd 3
XXXX_OBJECT	Slice
MI_ARB_ON_OFF = ON	Enable preemption
MFX_WAIT	Allow preemption to occur while XXXX_OBJECT executes
MI_ARB_ON_OFF = OFF	Since arbitration is off again, state commands are allowed below
S4	Inline or indirect state cmd 4
S5	Inline or indirect state cmd 5
S6	Inline or indirect state cmd 6
XXXX_OBJECT	Slice
MI_ARB_ON_OFF = ON	Enable preemption
MFX_WAIT	Allow preemption to occur while XXXX_OBJECT executes
MI_ARB_ON_OFF = OFF	Since arbitration is off again, state commands are allowed below

Note that store DW commands may execute inside the preemption enabling window if needed.

## Decoder Input Bitstream Formats

### AVC Bitstream Formats – DXVA Short

Bitstream Buffer Address starts after the 3-byte start code, i.e. starts (and includes) at the NAL Header Byte. This byte must not be included in the Emulation Byte Detection Process.

### AVC Bitstream Formats – DXVA Long

Bitstream Buffer Address starts after the 3-byte start code, i.e. starts (and includes) at the NAL Header Byte. This byte must not be included in the Emulation Byte Detection Process. Application will provide the Slice Header Skip Byte count (not including any possible Emulation Prevention Byte).

### VC1 Bitstream Formats – Intel Long

Bitstream starts right at the MB layer, with any emulation byte crossing the header and MB layer being removed by application and the data length is adjusted.

### MPEG2 Bitstream Formats – DXVA1


Bitstream buffer starts right at the very first MB data.

### JPEG Bitstream Formats – Intel

Bitstream buffer starts right at the very first MCU data of each Scan.

The indirect data start address in MFD\_JPEG\_BSD\_OBJECT specifies the starting Graphics Memory address of the bitstream data that follows the Scan header. It provides the byte address for the first MCU of the Scan. Different from MFD\_MPEG2\_BSD\_OBJECT command, First MCU Bit Offset does not need to be specified because it is always set to zero.

#### Indirect data buffer for a Scan



The indirect data length in MFD\_JPEG\_BSD\_OBJECT provides the length in bytes of the bitstream data for the Scan excluding Scan header. It includes the first byte of the first macroblock and the last byte of the last macroblock in the Scan. The Figure illustrates these parameters for a slice data.

## Concurrent Multiple Video Stream Decoding Support

The natural place for switching across multiple streams is at the Slice boundary. Each Slice is a self-sustained unit of compressed video data and has no dependency with its neighbors (except for the Deblocking process). In addition, there is no interruptability within a Slice. However, when ILDB is invoked, the processing of some MBs will require neighbour MB information that crosses the Slice boundary. Hence, to limit the buffering requirement, in this version of hardware design, stream switching can only be performed at the picture boundary instead.

## MFX Codec Commands Summary

DWord	Bit	Description
0	31:29	<b>Instruction Type</b> = GFXPIPE = 3h
	28:16	<b>3D Instruction Opcode</b> = PIPELINE_SELECT GFXPIPE[28:27 = 1h, 26:24 = 1h, 23:16 = 04h] (Single DW, Non-pipelined)
	15:1	<b>Reserved:</b> MBZ
	0	<b>Pipeline Select</b> 0: 3D pipeline is selected 1: Media pipeline is selected

Pipeline Type (28:27)	Opcode (26:24)	Sub Opcode (23:16)	Command	Definition Chapter
<b>VC1 State</b>				
2h	5h	0h	VC1_BSD_PIC_STATE	VC1 BSD
2h	5h	1h	Reserved	n/a
2h	5h	2h	Reserved	n/a
2h	5h	3h	VC1_BSD_BUF_BASE_STATE	VC1 BSD
2h	5h	4h	Reserved	n/a
2h	5h	5h-7h	Reserved	n/a
<b>VC1 Object</b>				
2h	5h	8h	VC1_BSD_OBJECT	VC1 BSD
2h	5h	9h-FFh	Reserved	n/a

Pipeline Type (28:27)	Opcode (26:24)	Sub Opcode (23:16)	Command	Definition Chapter	Security
<b>State</b>					
2h	6h	2h-7h	Reserved	N/A	
<b>Object</b>					
2h	6h	9h-FFh	Reserved	N/A	

Note that it is possible for a command to appear in both IMAGE and SLICE state buffer, e.g. QM\_STATE for JPEG can be issued at frame level or scan/slice level.

Pipeline Type (28:27)	Opcode (26:24)	SubopA (23:21)	SubopB (20:16)	Command	Chapter	Recommended Indirect State Pointer Map	Interruptable?
	<b>MFX Common</b>	<b>Common</b>					
2h	0h	0h	0h	MFX_PIPE_MODE_SELECT	MFX	IMAGE	No
2h	0h	0h	1h	MFX_SURFACE_STATE	MFX	IMAGE	No
2h	0h	0h	2h	MFX_PIPE_BUF_ADDR_STATE	MFX	IMAGE	No
2h	0h	0h	3h	MFX_IND_OBJ_BASE_ADDR_STATE	MFX	IMAGE	No
2h	0h	0h	4h	MFX_BSP_BUF_BASE_ADDR_STATE	MFX	IMAGE	No
2h	0h	0h	6h	MFX_STATE_POINTER	MFX	IMAGE	No
2h	0h	0h	7h	MFX_QM_STATE	MFX	IMAGE/SLICE	No
2h	0h	0h	8h	MFX_FQM_STATE	MFX	IMAGE	No
2h	0h	0h	9h	MFX_DBK_OBJECT	MFX	IMAGE	No
2h	0h	0h	A-1Eh	Reserved	n/a	n/a	No
	<b>MFX Common</b>	<b>Dec</b>					
2h	0h	1h	0-8h	Reserved	n/a	n/a	n/a
2h	0h	1h	9h	MFD_IT_OBJECT	MFX	n/a	No
2h	0h	1h	A-1Fh	Reserved	n/a	n/a	n/a
	<b>MFX Common</b>	<b>Enc</b>					
2h	0h	2h	0-7Fh	Reserved	n/a	n/a	n/a
2h	0h	2h	8h	MFX_PAK_INSERT_OBJECT	MFX	n/a	No
2h	0h	2h	9h	Reserved	n/a	n/a	n/a
2h	0h	2h	Ah	MFX_STITCH_OBJECT	MFX	n/a	No
2h	0h	2h	B-1Fh	Reserved	n/a	n/a	n/a
	<b>AVC/MVC</b>	<b>Common (State)</b>					
2h	1h	0h	0h	MFX_AVC_IMG_STATE	MFX	IMAGE	n/a
2h	1h	0h	1h	Reserved	n/a	n/a	n/a
2h	1h	0h	2h	MFX_AVC_DIRECTMODE_	MFX	SLICE	n/a

Pipeline Type (28:27)	Opcode (26:24)	SubopA (23:21)	SubopB (20:16)	Command	Chapter	Recommended Indirect State Pointer Map	Interruptable?
				STATE			
2h	1h	0h	3h	MFx_AVC_SLICE_STATE	MFx	SLICE	n/a
2h	1h	0h	4h	MFx_AVC_REF_IDX_STATE	MFx	SLICE	n/a
2h	1h	0h	5h	MFx_AVC_WEIGHTOFFSE T_STATE	MFx	SLICE	n/a
2h	1h	0h	9	Reserved	n/a	n/a	n/a
2h	1h	0h	D-1Fh	Reserved	n/a	n/a	n/a
	<b>AVC/ MVC</b>	<b>Dec</b>					
2h	1h	1h	0-5h	Reserved	MFx	n/a	n/a
2h	1h	1h	6h	MFD_AVC_DPB_STATE	MFx	IMAGE	n/a
2h	1h	1h	7h	MFD_AVC_SLICEADDR_O BJECT	MFx	n/a	n/a
2h	1h	1h	8h	MFD_AVC_BSD_OBJECT	MFx	n/a	No
2h	1h	1h	9-1Fh	Reserved	n/a	n/a	n/a
	<b>AVC/ MVC</b>	<b>Enc</b>					
2h	1h	2h	0-8h	Reserved	n/a	n/a	n/a
2h	1h	2h	9h	MFC_AVC_PAK_OBJECT	MFx	n/a	No
2h	1h	2h	A-1Fh	Reserved	n/a	n/a	n/a
	<b>AVC/ MVC</b>	<b>Extensio n</b>					
	<b>VC1</b>	<b>Common (State)</b>					
2h	2h	0h	0h	Reserved	n/a	n/a	n/a
2h	2h	0h	1h	MFx_VC1_PRED_PIPE_STA TE	MFx	IMAGE	n/a
2h	2h	0h	2h	MFx_VC1_DIRECTMODE_ STATE	MFx	SLICE	n/a
2h	2h	0h	3-1Fh	Reserved	n/a	n/a	n/a
	<b>VC1</b>	<b>Dec</b>					
2h	2h	1h	0h	MFD_VC1_SHORT_PIC_STA TE	MFx	IMAGE	n/a
2h	2h	1h	1h	MFD_VC1_LONG_PIC_STA TE	MFx	IMAGE	n/a
2h	2h	1h	2-7h	Reserved	n/a	n/a	n/a
2h	2h	1h	8h	MFD_VC1_BSD_OBJECT	MFx	n/a	No

Pipeline Type (28:27)	Opcode (26:24)	SubopA (23:21)	SubopB (20:16)	Command	Chapter	Recommended Indirect State Pointer Map	Interruptable?
2h	2h	1h	9-1Fh	Reserved	n/a	n/a	n/a
	<b>VC1</b>	<b>Enc</b>					
2h	2h	2h	0-1Fh	Reserved	n/a	n/a	n/a
	<b>MPEG2</b>	<b>Common (State)</b>					
2h	3h	0h	0h	MFX_MPEG2_PIC_STATE	MFX	IMAGE	n/a
2h	3h	0h	1-1Fh	Reserved	n/a	n/a	n/a
	<b>MPEG2</b>	<b>Dec</b>					
2h	3h	1h	1-7h	Reserved	n/a	n/a	n/a
2h	3h	1h	8h	MFV_MPEG2_BSD_OBJECT	MFV	n/a	No
2h	3h	1h	9-1Fh	Reserved	n/a	n/a	n/a
	<b>MPEG2</b>	<b>Enc</b>					
2h	3h	2h	0-2h	Reserved	n/a	n/a	n/a
2h	3h	2h	3h	MFV_MPEG2_PAK_OBJECT			
2h	3h	2h	3-8h	Reserved			
2h	3h	2h	9h	MFV_MPEG2_SLICEGROUP_STATE			
2h	3h	2h	A-1Fh	Reserved			
	<b>VP8</b>	<b>Common (State)</b>					
2h	4h	0h	0h	MFV_VP8_PIC_STATE	MFV	IMAGE	n/a
	<b>VP8</b>	<b>Dec</b>					
2h	4h	1h	8h	MFV_VP8_BSD_OBJECT	MFV	IMAGE	No
	<b>VP8</b>	<b>Enc</b>					
2h	4h	2h		Reserved			
	<b>JPEG</b>	<b>Common</b>					
2h	7h	0h	0h	MFV_JPEG_PIC_STATE	MFV	IMAGE	No
2h	7h	0h	1h	Reserved	n/a	n/a	n/a
2h	7h	0h	2h	MFV_JPEG_HUFF_TABLE_STATE	MFV	IMAGE	No
2h	7h	0h	3-1Fh	Reserved	n/a	n/a	n/a
	<b>JPEG</b>	<b>Common</b>					
2h	7h	0h	0h	MFV_JPEG_PIC_STATE	MFV	IMAGE	No
2h	7h	0h	1h	Reserved	n/a	n/a	n/a

Pipeline Type (28:27)	Opcode (26:24)	SubopA (23:21)	SubopB (20:16)	Command	Chapter	Recommended Indirect State Pointer Map	Interruptable?
2h	7h	0h	2h	MFX_JPEG_HUFF_TABLE_S TATE	MFX	IMAGE	No
2h	7h	0h	3-1Fh	Reserved	n/a	n/a	n/a
	<b>JPEG</b>	<b>Dec</b>					
2h	7h	1h	1-7h	Reserved	MFX	n/a	n/a
2h	7h	1h	8h	MFD_JPEG_BSD_OBJECT	MFX	MCU	No
2h	7h	1h	9-1Fh	Reserved	MFX	n/a	n/a
	<b>JPEG</b>	<b>Enc</b>					
2h	7h	2h	0-1Fh	Reserved	MFX	n/a	n/a

### MMIO Space Registers

Range Start	Range End	Unit owner
00002000	00002FFF	Render/Generic Media Engine
00004000	00004FFF	Render/Generic Media Graphics Memory Arbiter
00005000	0000517F	
00006000	00007FFF	Reserved
00012000	000123FF	MFX Control Engine (Video Command Streamer)
00012400	00012FFF	Media Units (VIN unit)
00014000	00014FFF	MFX Memory Arbiter
00022000	00022FFF	Blitter Engine
00024000	00024FFF	Blitter Memory Arbiter
00030000	0003FFFF	Reserved
00100000	00107FFF	Fence Registers
00140000	0017FFFF	MCHBAR (SA)

### Memory Interface Command Map

04h Opcode (28:23)	MI_FLUSH
--------------------	----------

## MFX Decoder Commands Sequence

The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.

In particular, RC6 always happens between frame boundaries. So at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition

### Examples for AVC

The following gives a sample command sequence programmed by a driver

a) For Intel or DXVA2 AVC Long Slice Bitstream Format

MFX\_PIPE\_MODE\_SELECT

MFX\_SURFACE\_STATE

MFX\_PIPE\_BUF\_ADDR\_STATE

MFX\_IND\_OBJ\_BASE\_ADDR\_STATE

MFX\_BSP\_BUF\_BASE\_ADDR\_STATE

MFX\_QM\_STATE

**VLD mode: MFX\_AVC\_PICID\_STATE**

MFX\_AVC\_IMG\_STATE

MFX\_AVC\_DIRECTMODE\_STATE

MFX\_AVC\_REF\_IDX\_STATE

MFX\_AVC\_WEIGHTOFFSET\_STATE

MFX\_AVC\_SLICE\_STATE

VLD mode: MFD\_AVC\_BSD\_OBJECT

IT mode: MFD\_IT\_OBJECT

MI\_FLUSH

b) For DXVA2 AVC Short Slice Bitstream Format (for VLD mode only)

MFX\_PIPE\_MODE\_SELECT

MFX\_SURFACE\_STATE

MFX\_PIPE\_BUF\_ADDR\_STATE

MFX\_IND\_OBJ\_BASE\_ADDR\_STATE

MFX\_BSP\_BUF\_BASE\_ADDR\_STATE

MFD\_AVC\_DPB\_STATE

**VLD mode: MFX\_AVC\_PICID\_STATE**

MFX\_AVC\_IMG\_STATE

MFX\_QM\_STATE

MFX\_AVC\_DIRECTMODE\_STATE

VLD mode : MFD\_AVC\_SLICEADDR\_OBJECT

VLD mode: MFD\_AVC\_BSD\_OBJECT

VLD mode : MFD\_AVC\_BSD\_SLICEADDR\_OBJECT

VLD mode: MFD\_AVC\_BSD\_OBJECT

... repeat these four commands N-1 times for a N-slice picture

VLD mode: MFD\_AVC\_BSD\_OBJECT (for the last slice of the picture)

MI\_FLUSH

## Examples for VC1

The following gives a sample command sequence programmed by a driver

a) For Intel Proprietary Long Bitstream Format

MFX\_VC1\_DIRECTMODE\_STATE

MFX\_VC1\_PRED\_PIPE\_STATE

MFX\_VC1\_LONG\_PIC\_STATE

VLD mode: MFD\_VC1\_BSD\_OBJECT

IT mode: MFD\_IT\_OBJECT

MI\_FLUSH

b) For DXVA2 VC1 Compliant Bitstream Format (for VLD mode only)

MFX\_VC1\_DIRECTMODE\_STATE

MFX\_VC1\_PRED\_PIPE\_STATE

MFX\_VC1\_SHORT\_PIC\_STATE

VLD mode: MFD\_VC1\_BSD\_OBJECT

MI\_FLUSH

c) For DXVA2 VC1 Compliant Bitstream Format (for VLD mode only), and field pair picture

Batch buffer for top-field

states....

Slice\_objs...

MI\_flush

store register immediate (if VC1 short format with interlaced field pic)

MI\_flush

Batch buffer for bottom field

load register immediate (if VC1 short format with interlaced field pic)

MI\_flush

states....

Slice\_objs...

MI\_flush

## Media VDBOX

### Examples for JPEG

The following gives a sample command sequence programmed by a driver

Programmed once at the start of decoding

MFx\_PIPE\_MODE\_SELECT

MFx\_PIPE\_SURFACE\_STATE

MFx\_IND\_OBJ\_BASE\_ADDR\_STATE

MFx\_PIPE\_BUF\_ADDR\_STATE

MFx\_JPEG\_PIC\_STATE

Programmed at the start of Frame or Scan (These commands can be sent multiple times either before MFx\_JPEG\_PIC\_STATE or before MFD\_JPEG\_BSD\_OBJECT)

MFx\_JPEG\_HUFF\_TABLE

MFx\_QM\_STATE

Programmed per Scan (These commands can be sent multiple times depending on each bit stream)

MFD\_JPEG\_BSD\_OBJECT

MI\_FLUSH

## MFX Pipe Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

### **MFX\_STATE\_POINTER**

### **MFX\_PIPE\_MODE\_SELECT**

The Encoder Pipeline Modes of Operation (Per Frame):

1. PAK Mode: VCS-command driven, setup by driver. Like the IT mode of decoder, it is executed on a per-MB basis. Hence, each PAK Object command corresponds to coding of only one MB.
  - a. Normal Mode (including transcoding): receive per-MB control and data (MV, mb\_type, cbp, etc.). It generates the output compressed bitstream as well as the reconstructed reference pictures, one MB at a time, for later use.
  - b. Encoder StreamOut Mode: to provide per-MB, per-Slice and per-Frame coding result and information (statistics) to the Host, Video Preprocessing Unit and ENC Unit to enhance their operations.

The Decoder Pipeline Modes of Operation (Per Frame):

1. VLD Mode: The output from the BSD (weight&offset/coeff/motion vectors record) can be sent in part (as specified) and to the remaining fixed function hardware pipeline to complete the decoding processing. The driver specifies through MFD commands of what to send out from the BSD unit and where to send the BSD output.
  - a. For transcoding (including transrating and transcaling), part of the BSD output (a series of per-MB record) can be sent to memory for further processing to encode into a difference output format. This function is named as StreamOut. When StreamOut is active, not all MB information needs to be sent, only MVs and selective MB coding information.
2. IT Mode: In this mode, the BSD is not invoked. Instead host performs all the bitstream decoding and parsing; and the result are saved into memory in a specific per-MB record format. The MFD Engine VCS reads in these records one at a time and finish the rest of the decoding (IT, MC, IntraPred and ILDB).
  - a. MB information is organized into two indirect data buffers, one for MVs and one for residue coefficients. As such, two indirect base address pointers are defined.

### **Programming Restriction:**

- Software must ensure the current pipeline is flushed via an MI\_FLUSH prior to the execution of MFX\_PIPE\_MODE\_SELECT in switching the MFX Engine to encode/decode a different codec format (AVC, VC1 or MPEG2).
- MFX\_PIPE\_MODE\_SELECT is issued per picture (frame or field).

**MFx\_SURFACE\_STATE****MFx\_PIPE\_BUF\_ADDR\_STATE****MFx\_IND\_OBJ\_BASE\_ADDR\_STATE****MFx\_BSP\_BUF\_BASE\_ADDR\_STATE****MFx\_PAK\_INSERT\_OBJECT****MFx\_STITCH\_OBJECT****MFx\_QM\_STATE**

Bits	31:24	23:16	15:8	7:0	Project
Dword 1	QuantMatrix[0][3]	QuantMatrix[0][2]	QuantMatrix[0][1]	QuantMatrix[0][0]	CHV
Dword 2	QuantMatrix[0][7]	QuantMatrix[0][6]	QuantMatrix[0][5]	QuantMatrix[0][4]	CHV
Dword 3	QuantMatrix[1][3]	QuantMatrix[1][2]	QuantMatrix[1][1]	QuantMatrix[1][0]	CHV
...	...	...	...	...	CHV
Dword 16	QuantMatrix[7][7]	QuantMatrix[7][6]	QuantMatrix[7][5]	QuantMatrix[7][4]	CHV

**MFx\_FQM\_STATE**

This is a frame-level state. Reciprocal Scaling Lists are always sent from the driver regardless whether they are specified by an application or the default/flat lists are being used. This is done to save the ROM (to store the default matrices) inside the PAK Subsystem. Hence, the driver is responsible for determining the final set of scaling lists to be used for encoding the current slice, based on the AVC Spec (Fall-Back Rules A and B). For encoding, there is no need to send the `qm_list_flags[i]`,  $i=0$  to 7 and `qm_present_flag` to the PAK, since Scaling Lists syntax elements are encoded above Slice Data Layer.

FQM Reciprocal Scaling Lists elements are 16-bit each, conceptually equal to  $1/\text{ScaleValue}$ . QM matrix elements are 8-bit each, equal to  $\text{ScaleValue}$ . However, in AVC spec., the Reciprocal Scaling Lists elements are not exactly equal to one-over of the corresponding Scaling Lists elements. The numbers are adjusted to simplify hardware implementation.

For all the description below, a scaling list set contains 6 4x4 scaling lists (or forward scaling lists) and 2 8x8 scaling lists (or forward scaling lists).

In MFx PAK mode, PAK needs both forward Q scaling lists and IQ scaling lists. The IQ scaling lists are sent as in MFD in raster scan order as shown in MFx\_AVC\_QM\_STATE. But the Forward Q scaling lists are sent in transport form, i.e. column-wise raster order (column-by-column) to simplify the H/W.

Precisely, if the reciprocal forward scaling matrix is  $F[4][4]$ , then the 16 word of the matrix will be set as the following:

	bits 0-15	bits 16-31	Project
DW0	F[0][0]	F[1][0]	All
DW1	F[2][0]	F[3][0]	All
DW2	F[0][1]	F[1][1]	All
DW3	F[2][1]	F[3][1]	All
DW4	F[0][2]	F[1][2]	All
DW5	F[2][2]	F[3][2]	All
DW6	F[0][3]	F[1][3]	All
DW7	F[2][3]	F[3][3]	All

For JPEG encoder, 16-bit precision is used for each element  $1/QM$  matrix. The 32 DWords are used for 64 QM elements with the following data structure:

	Bits 15:0	Bits 31:16	Project
DWord1	1/QM[0][0]	1/QM[1][0]	CHV
DWord2	1/QM[2][0]	1/QM[3][0]	CHV
DWord3	1/QM[4][0]	1/QM[5][0]	CHV
DWord4	1/QM[6][0]	1/QM[7][0]	CHV
DWord5	1/QM[0][1]	1/QM[1][1]	CHV
DWord6	1/QM[2][1]	1/QM[3][1]	CHV
DWord7	1/QM[4][1]	1/QM[5][1]	CHV
DWord8	1/QM[6][1]	1/QM[7][1]	CHV
...			CHV
DWord31	1/QM[4][7]	1/QM[5][7]	CHV
DWord32	1/QM[6][7]	1/QM[7][7]	CHV

## Bitplane Buffer

Bitplane coding is used in seven different cases in VC-1, although not all the seven syntax elements are present in the same picture header at the same time. The following list shows which syntax elements are coded as bitplanes in each picture header:

Progressive I and BI picture headers in AP: ACPRED, OVERFLAGS

Field interlace I and BI picture headers in AP: ACPRED, OVERFLAGS

Frame interlace I and BI picture headers in AP: FIELDTX, ACPRED, OVERFLAGS

Frame interlace P picture headers in AP: SKIPMB

Progressive P picture headers in SP and MP: MVTYPEMB, SKIPMB

Progressive P picture headers in AP: MVTYPEMB, SKIPMB

Field interlace B picture headers in AP: FORWARDMB

Frame interlace B picture headers in AP: DIRECTMB, SKIPMB

Progressive B picture headers in AP: DIRECTMB, SKIPMB

Progressive B picture headers in MP: DIRECTMB, SKIPMB

There are also seven different modes of coding the bitplane information. Except when the bitplane is coded in raw mode, the bitplane is decoded by the host and provided to the hardware in the bitplane buffer.

Since at most three bitplanes are encoded in any picture header, instead of using a complete byte for signaling the values of all the seven possible bitplanes for each MB, a more efficient approach is used with each byte divided in two nibbles and each nibble carries the data of up to four bitplanes for one MB.

PictureType	Bits 3, 7	Bit 2, 6	Bits 1, 5	Bits 0, 4
<b>I or BI</b>	0	OVERFLAGS	ACPRED	FIELDTX
<b>P</b>	0	MVTYPEMB	SKIPMB	0
<b>B</b>	0	FORWARDMB	SKIPMB	DIRECTMB

The bytes containing the above defined nibbles are stored in the bitplane buffer in raster scan order. The bitplane buffer is a linear buffer with a buffer pitch (as defined by Bitplane Buffer Pitch field in VC1\_BSD\_PIC\_STATE command). When the number of macroblock in a row is odd, the last byte of the row containing the last macroblock in bits 0-3. The first macroblock of the next row starts at the next pitch offset from the first macroblock of the current row.

The bitplane buffer structure must be sent once per picture only if there is one or more syntax elements coded as bitplanes in the picture header.

## Video Codecs

The following sections contain the various registers for video codec support. Specifically, the codec types supported are:

Supported Codec Types
Advanced Video Coding (AVC)/ H.264/MPEG-4 Part 10 (MVC)
MPEG-2 (H.222/H.262) — Used in Digital Video Broadcast and DVDs
VC1 — SMPTE 421M, known informally as VC-1
VP8 — Video compression format
JPEG and MJPEG — A video format in which video gram or interlaced field of a digital video sequence is compressed separately as a JPEG image
Other Codec Functions

**Internal Media Rowstore table** – An internal Media Rowstore Storage is added to reduce memory read/write to save power. If the internal Media Rowstore exists, driver should use the storage as the following table indicates.

### AVC/VC1/MPEG2/JPEG/VP8 Decoder/Encoder: (CHV, , )

[BSD is bitstream decoder rowstore; MPR is Motion Prediction rowstore; IP is Intra Prediction rowstore; VLF is loop filter rowstore; VDE is VDENC rowstore]

Codec	Mode	Frame Width	BSD	MPR	IP	VLF	VDE	BSD Addr	MPR Addr	IP Addr	VLF ADDR	VDE ADDR
AVC	Frame/Field	< 2k	Y	Y	Y	Y	N	0	128	256	384	N/A
		2k -> 3k	Y	Y	Y	N	N	0	192	384	N/A	N/A
		3k -> 4k	Y	Y	N	N	N	0	256	N/A	N/A	N/A
	Mbaff	< 2k	Y	Y	Y	N	N	0	256	512	N/A	N/A
		2k -> 4k	Y	N	N	N	N	0	N/A	N/A	N/A	N/A
AVC	Frame/Field	< 2k	Y	N	Y	Y	N	0	N/A	256	384	N/A
		2k -> 3k	Y	N	Y	N	N	0	N/A	384	N/A	N/A
		3k -> 4k	Y	N	Y	N	N	0	N/A	256	N/A	N/A
	Mbaff	< 2k	Y	N	Y	N	N	0	N/A	512	N/A	N/A
		2k -> 4k	Y	N	N	N	N	0	N/A	N/A	N/A	N/A
JPEG Dec/Enc			N	N	N	N	N	N/A	N/A	N/A	N/A	N/A
VP8 Dec	Frame	< 2k	Y	N	Y	Y	N	0	N/A	256	384	N/A
		2k -> 3k	Y	N	Y	N	N	0	N/A	384	N/A	N/A
		3k -> 4k	Y	N	Y	N	N	0	N/A	256	N/A	N/A
VP8 Enc	Frame		N	N	N	N	N	N/A	N/A	N/A	N/A	N/A
MPEG2			N	N	N	N	N	N/A	N/A	N/A	N/A	N/A
VC1 Dec			Y	N	N	N	N	N/A	N/A	N/A	N/A	N/A

## AVC (H.264)

### AVC Common Commands

MFx Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

#### **MFx\_AVC\_IMG\_STATE**

A new command is added to support MPEG transport stream encapsulation of AVC bitstream in Encoder mode. This command should be used only when MPEG transport stream is needed.

#### **MFx\_AVC\_DIRECTMODE\_STATE**

#### **MFx\_AVC\_SLICE\_STATE**

#### **MFx\_AVC\_REF\_IDX\_STATE**

#### **MFx\_AVC\_WEIGHTOFFSET\_STATE**

## AVC Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

### **MFD\_AVC\_DPB\_STATE**

NOTE modified from DXVA2 – The values in RefFrameList and UsedForReference\_Flag are the primary means by which the H/W can determine whether the corresponding entries in RefFrameList, POCList, LTSTFrameNumList, and Non-ExistingFrame\_Flag should be considered valid for use in the decoding process of the current picture or not. When RefFrameList[i] is marked to be invalid, the values of POCList[i][0], POCList[i][1], LTSTFrameNumList[i], UsedForReference\_Flag[i], and Non-ExistingFrame\_Flag[i] must all be equal to 0. When UsedForReference\_Flag[i] = 0, the value of RefFrameList[i] must be marked invalid.

### **MFD\_AVC\_SLICEADDR**

### **MFD\_AVC\_BSD\_OBJECT**

#### **Inline Data Description for MFD\_AVC\_BSD\_Object**

### **MFD\_AVC\_PICID\_STATE**

NOTE 1: In AVC short format, PictureIDList has one-to-one corresponding to LongTermFrame\_Flag list, Non-ExistingFrame\_flag list, UsedForReference\_Flag list, FrameNumList list in MFD\_AVC\_DPB\_STATE.

NOTE 2: PictureIDList is only used to identify reference picture across frames. Hardware will convert the picture in the RefFrameList to PictureID before writing out DMV data and convert back to RefFrameList Index after reading out DMV data. The reference pictures and their orders in the RefFrameList can be changed across frames.

## Session Decoder StreamOut Data Structure

When StreamOut is enabled, per MB intermediated decoded data (MVs, mb\_type, MB qp, etc.) are sent to the memory in a fixed record format (and of fixed size). The per-MB records must be written in a strict raster order and with no gap (i.e. every MB regardless of its mb\_type and slice type, must have an entry in the StreamOut buffer). Therefore, the consumer of the StreamOut data can offset into the StreamOut Buffer (**StreamOut Data Destination Base Address**) using individual MB addresses.

A StreamOut Data record format is detailed as follows:

DWord	Bit	Description
	23	<b>Reserved MBZ</b>
	22-20	<b>EdgeFilterFlag</b> (AVC) / <b>OverlapSmoothFilter</b> (VC1)
	19:17	<b>CodedPatternDC</b> (for AVC only, <b>111b</b> for others) The field indicates whether DC coefficients are sent. 1 bit each for Y, U and V.
	16	<b>Reserved MBZ</b>
	15	<b>Transform8x8Flag</b> When it is set to 0, the current MB uses 4x4 transform. When it is set to 1, the current MB uses 8x8 transform. The transform_size_8x8_flag syntax element, if present in the output bitstream, is the same as this field. However, whether transform_size_8x8_flag is present or not in the output bitstream depends on several conditions:  This field is only allowed to be set to 1 for two conditions:  It must be 1 if <b>IntraMbFlag</b> = INTRA and <b>IntraMbMode</b> = INTRA_8x8  It may be 1 if <b>IntraMbFlag</b> = INTER and there is no sub partition size less than 8x8  Otherwise, this field must be set to 0.  0: 4x4 integer transform 1: 8x8 integer transform
	14	<b>MbFieldFlag</b> This field specifies whether current macroblock is coded as a field or frame macroblock in MBAFF mode.  This field is exactly the same as FIELD_PIC_FLAG syntax element in non-MBAFF mode.  Same as the mb_field_decoding_flag syntax element in AVC spec.  0 = Frame macroblock 1 = Field macroblock
	13	<b>IntraMbFlag</b> This field specifies whether the current macroblock is an Intra (I) macroblock. I_PCM is considered as Intra MB. For I-picture MB (IntraPicFlag =1), this field must be set to 1. This flag must be set in consistent with the interpretation of MbType (inter or intra modes). 0: INTER (inter macroblock)  <b>1: INTRA (intra macroblock)</b>
	12:8	<b>MbType5Bits</b> This field is encoded to match with the best macroblock mode determined as described in the next section. It follows AVC encoding for inter and intra macroblocks.

DWord	Bit	Description
	7	<b>MbPolarity</b> FieldMB Polarity - vctrl_vld_top_field AVC
	6	<b>Reserved MBZ</b>
	5:4	<b>IntraMbMode</b> This field is provided to carry information partially overlapped with MbType. This field is only valid if <b>IntraMbFlag</b> = INTRA, otherwise, it is ignored by hardware.
	3	<b>Reserved MBZ</b>
	2	<b>MbSkipFlag</b> Reserved MBZ (DXVA Encoder). HW (VDSunit) doesn't have skip MB info. It sets to 1 if any of the sub-blocks is inter, uses predicted MVs, and skips sending MVs explicitly in the code stream. Currently H/W can provide this flag and is defaulted to 0 always.
	1:0	<b>InterMbMode</b> This field is provided to carry redundant information as that in MbType. It also carries additional information such as skip. This field is only valid if <b>IntraMbFlag</b> = INTER, otherwise, it is ignored by hardware.
1	31:16	<b>MbYCnt (Vertical Origin).</b> This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks. Format = U8 in unit of macroblock.
	15:0	<b>MbXCnt (Horizontal Origin).</b> This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks. Format = U8 in unit of macroblock.
2	31	<b>Conceal MB Flag.</b> This field specifies if the current MB is a conceal MB, use in AVC/VC1/MPEG2 mode.
	30	<b>Last MB of the Slice Flag.</b> This field indicate the current MB is a last MB of the slice. Use in AVC/VC1/MPEG2 mode.
	29:24	<b>Reserved</b>
	23:20	<b>CbpAcV</b> 0 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is not present (because all coefficient values are zero) 1 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).
	19:16	<b>CbpAcU</b> 0 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is not present (because all coefficient values are zero) 1 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).

DWord	Bit	Description
	15:0	<p><b>CbpAcY</b></p> <p>0 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is not present (because all coefficient values are zero)</p> <p>1 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).</p> <p>Bit15=Y0Sub0, Bit0=Y3Sub3</p>
3	31:28	<p><b>Skip8x8Pattern</b> (AVC)</p> <p>AVC This field indicates whether each of the four 8x8 sub macroblocks is using the predicted MVs and will not be explicitly coded in the bitstream (the sub macroblock will be coded as direct mode). It contains four 1-bit subfields, corresponding to the 4 sub macroblocks in sequential order. The whole macroblock may be actually coded as B_Direct_16x16 or B_Skip, according to the macroblock type conversion rules described in a later sub section.</p> <p>This field is only valid for a B slice. It is ignored by hardware for a P slice. Hardware also ignores this field for an intra macroblock.</p> <p>0 in a bit – Corresponding MVs are sent in the bitstream</p> <p>1 in a bit – Corresponding MVs are not sent in the bitstream</p>
	27:25	<b>Reserved</b>
	24:16	<b>NzCoefCountMB</b> – all coded coefficients input including AC/DC blocks in current MB. Range 0 to 384 (9 bits)
	15:8	<b>[CHV] MbClock16</b> – MB compute clocks in 16-clock unit.
	7	<b>mbz</b> (AVC) / <b>QScaleType</b> (MPEG2)
	6:0	<b>QpPrimeY</b> (AVC) / <b>QScaleCode</b> (MPEG2) The luma quantization index. This is the per-MB QP value specified for the current MB.
4 to 6	31:0 Each	<p>For intra macroblocks, definition of these fields are specified in 1</p> <p>For inter macroblocks, definition of these fields are specified in 2</p>
7	31:24	<b>Reserved</b>
	23:20	<p><b>MvFieldSelect</b> (Ref polarity top or bottom bits) for VC1 and MPEG2</p> <p>vcp_vds_mvdataR[162:159] VC1</p> <p>vmd_vds_mt_vert_fld_selR[3:0] MPEG2</p>
	19:12	<b>Reserved</b>
	11:10	<b>SubBlockCodeType V</b> (If 8x8, 8x4, 4x8, 4x4 type)

DWord	Bit	Description
	9:8	<b>SubBlockCodeType U</b> (specifies 8x8, 8x4, 4x8, 4x4 type) VC1
	7:6	<b>SubBlockCodeType Y3</b> (specifies 8x8, 8x4, 4x8, 4x4 type) VC1
	5:4	<b>SubBlockCodeType Y2</b> (specifies 8x8, 8x4, 4x8, 4x4 type) VC1
	3:2	<b>SubBlockCodeType Y1</b> (specifies 8x8, 8x4, 4x8, 4x4 type) VC1
	1:0	<b>SubBlockCodeType Y0</b> (specifies 8x8, 8x4, 4x8, 4x4 type) VC1
<b>Inter Cases:</b>		
8	31:16	<b>MvFwd[0].y</b> – y-component of the forward motion vector of the 1 <sup>st</sup> 8x8 or 1 <sup>st</sup> 4x4 subblock
	15:0	<b>MvFwd[0].x</b> – x-component of the forward motion vector of the 1 <sup>st</sup> 8x8 or 1 <sup>st</sup> 4x4 subblock
9	31:0	<b>MvBck[0]</b> – the backward motion vector of the 1 <sup>st</sup> 8x8 or 1 <sup>st</sup> 4x4 subblock
10	31:0	<b>MvFwd[1]</b> – the forward motion vector of the 2 <sup>nd</sup> 8x8 or 4 <sup>th</sup> 4x4 subblock
11	31:0	<b>MvBck[1]</b> – the backward motion vector of the 2 <sup>nd</sup> 8x8 or 4 <sup>th</sup> 4x4 subblock
12	31:0	<b>MvFwd[2]</b> – the forward motion vector of the 3 <sup>rd</sup> 8x8 or 8 <sup>th</sup> 4x4 subblock
13	31:0	<b>MvBck[2]</b> – the backward motion vector of the 3 <sup>rd</sup> 8x8 or 8 <sup>th</sup> 4x4 subblock
14	31:0	<b>MvFwd[3]</b> – the forward motion vector of the 4 <sup>th</sup> 8x8 or 12 <sup>th</sup> 4x4 subblock
15	31:0	<b>MvBck[3]</b> – the backward motion vector of the 4 <sup>th</sup> 8x8 or 12 <sup>th</sup> 4x4 subblock
<b>Intra Cases:</b>		
8 to 15	31:0	<b>Reserved MBZ</b>

The inline data content of Dwords 4 to 6 is defined either for intra prediction or for inter prediction, but not both.

### Inline data subfields for an Intra Macroblock

DWord	Bit	Description
4	31:16	<b>LumaIntraPredModes[1]</b> Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each. AVC: See the bit assignment table later in this section. VC1: MBZ. MPEG2: MBZ.
	15:0	<b>LumaIntraPredModes[0]</b> Specifies the Luma Intra Prediction mode for four 4x4 sub-block, four 8x8 block or one intra16x16 of a MB. 4-bit per 4x4 sub-block (Transform8x8Flag=0, Mbtype=0 and intraMbFlag=1) or 8x8 block

DWord	Bit	Description
		<p>(Transform8x8Flag=1, Mbtype=0, MbFlag=1), since there are 9 intra modes.</p> <p>4-bit for intra16x16 MB (Transform8x8Flag=0, Mbtype=1 to 24 and intraMbFlag=1), but only the LsBit[1:0] is valid, since there are only 4 intra modes.</p> <p>AVC: See the bit assignment table later in this section.</p> <p>VC1: MBZ.</p> <p>MPEG2: MBZ.</p>
5 AVC INTRA	31:16	<p><b>LumaIntraPredModes[3]</b></p> <p>Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each.</p> <p>AVC: See the bit assignment table later in this section.</p> <p>VC1: MBZ.</p> <p>MPEG2: MBZ.</p>
	15:0	<p><b>LumaIntraPredModes[2]</b></p> <p>Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each.</p> <p>AVC: See the bit assignment later in this section.</p> <p>VC1: MBZ.</p> <p>MPEG2: MBZ.</p>
6	31:8	Reserved (Reserved for encoder turbo mode <b>IntraResidueDataSize</b> , when this is not 0, optional residue data are provided to the PAK; Reserved for decoder)
	7:0	<p><b>MbIntraStruct</b></p> <p>The IntraPredAvailFlags[4:0] have already included the effect of the constrained_intra_pred_flag. See the diagram later for the definition of neighbors position around the current MB or MB pair (in MBAFF mode).</p> <p>1 – IntraPredAvailFlagX, indicates the values of samples of neighbor X can be used in intra prediction for the current MB.</p> <p>0 – IntraPredAvailFlagX, indicates the values of samples of neighbor X is not available for intra prediction of the current MB.</p> <p>IntraPredAvailFlag-A and -E can only be different from each other when constrained_intra_pred_flag is equal to 1 and mb_field_decoding_flag is equal to 1 and the value of the mb_field_decoding_flag for the macroblock pair to the left of the current macroblock is equal to 0 (which can only occur when MbaffFrameFlag is equal to 1).</p> <p>IntraPredAvailFlag-F is used only if</p> <ul style="list-style-type: none"> <li>○ it is in MBAFF mode, i.e. <b>MbaffFrameFlag</b> = 1</li> <li>○ the current macroblock is of frame type, i.e. <b>MbFieldFag</b> = 0, and</li> <li>○ the current macroblock type is Intra8x8,</li> </ul>

DWord	Bit	Description																
		<p>that is, <b>IntraMbFlag</b> = INTRA, <b>IntraMbMode</b> = INTRA_8x8, and <b>Transform8x8Flag</b> = 1.</p> <p>In any other cases IntraPredAvailFlag-A shall be used instead.</p> <table border="1"> <thead> <tr> <th>Bits</th> <th>IntraPredAvailFlags[4:0] Definition</th> </tr> </thead> <tbody> <tr> <td>7</td> <td><b>IntraPredAvailFlagF – F</b> (Left 8<sup>th</sup> row (-1,7) neighbor)</td> </tr> <tr> <td>6</td> <td><b>IntraPredAvailFlagA – A</b> (Left neighbor top half)</td> </tr> <tr> <td>5</td> <td><b>IntraPredAvailFlagE – E</b> (Left neighbor bottom half)</td> </tr> <tr> <td>4</td> <td><b>IntraPredAvailFlagB – B</b> (Top neighbor)</td> </tr> <tr> <td>3</td> <td><b>IntraPredAvailFlagC – C</b> (Top right neighbor)</td> </tr> <tr> <td>2</td> <td><b>IntraPredAvailFlagD – D</b> (Top left corner neighbor)</td> </tr> <tr> <td>1:0</td> <td><b>ChromaIntraPredMode –</b> 2 bits to specify 1 of 4 chroma intra prediction mode, see the table in later section.</td> </tr> </tbody> </table>	Bits	IntraPredAvailFlags[4:0] Definition	7	<b>IntraPredAvailFlagF – F</b> (Left 8 <sup>th</sup> row (-1,7) neighbor)	6	<b>IntraPredAvailFlagA – A</b> (Left neighbor top half)	5	<b>IntraPredAvailFlagE – E</b> (Left neighbor bottom half)	4	<b>IntraPredAvailFlagB – B</b> (Top neighbor)	3	<b>IntraPredAvailFlagC – C</b> (Top right neighbor)	2	<b>IntraPredAvailFlagD – D</b> (Top left corner neighbor)	1:0	<b>ChromaIntraPredMode –</b> 2 bits to specify 1 of 4 chroma intra prediction mode, see the table in later section.
Bits	IntraPredAvailFlags[4:0] Definition																	
7	<b>IntraPredAvailFlagF – F</b> (Left 8 <sup>th</sup> row (-1,7) neighbor)																	
6	<b>IntraPredAvailFlagA – A</b> (Left neighbor top half)																	
5	<b>IntraPredAvailFlagE – E</b> (Left neighbor bottom half)																	
4	<b>IntraPredAvailFlagB – B</b> (Top neighbor)																	
3	<b>IntraPredAvailFlagC – C</b> (Top right neighbor)																	
2	<b>IntraPredAvailFlagD – D</b> (Top left corner neighbor)																	
1:0	<b>ChromaIntraPredMode –</b> 2 bits to specify 1 of 4 chroma intra prediction mode, see the table in later section.																	

**Inline data subfields for an Inter Macroblock**

DWord	Bit	Description
4	31:24	Reserved: MBZ (DXVA Decoder)
	23:16	Reserved: MBZ (DXVA Decoder)
	15:8	<p><b>SubMbPredModes</b>[bit 7:0] (Sub Macroblock Prediction Mode)</p> <p>This field describes the prediction mode of the sub macroblocks (four 8x8 blocks). It contains four subfields each with 2-bits, corresponding to the 4 fixed size 8x8 sub macroblocks in sequential order.</p> <p>This field is provided for MB with sub_mb_type equal to BP_8x8 only (B_8x8 and P_8x8 as defined in DXVA)</p> <p>This field is derived from MbType for a non-BP_8x8 inter macroblock, and carries redundant information as MbType)</p> <p>Bits [1:0]: SubMbPredMode[0] – for 8x8 Block 0</p> <p>Bits [3:2]: SubMbPredMode[1] – for 8x8 Block 1</p> <p>Bits [5:4]: SubMbPredMode[2] – for 8x8 Block 2</p> <p>Bits [7:6]: SubMbPredMode[3] – for 8x8 Block 3</p> <p>Blocks of the MB is numbered as follows :</p> <p>0 1</p> <p>2 3</p>

DWord	Bit	Description
		<p>Each 2-bit value [1:0] is defined as :</p> <p>00 – Pred_L0</p> <p>01 – Pred_L1</p> <p>10 – BiPred</p> <p><b>For VC1:</b></p> <p>Bits [1:0]: "00"= Y0 Forward only, "01"= Y0 Backward only, "10"= Y0 Bi direction</p> <p>Bits [3:2]: SubMbPredMode[1] – for 8x8 Block 1</p> <p>Bits [5:4]: SubMbPredMode[2] – for 8x8 Block 2</p> <p>Bits [7:6]: SubMbPredMode[3] – for 8x8 Block 3</p>
	7:0	<p><b>SubMbShape</b>[bit 7:0] (Sub Macroblock Shape)</p> <p>This field describes the sub-block partitioning of each sub macroblocks (four 8x8 blocks). It contains four subfields each with 2-bits, corresponding to the 4 fixed size 8x8 sub macroblocks in sequential order.</p> <p>This field is provided for MB with sub_mb_type equal to BP_8x8 only (B_8x8 and P_8x8 as defined in DXVA)</p> <p>This field is forced to 0 for a non-BP_8x8 inter macroblock, and effectively carries redundant information as MbType).</p> <p>Bits [1:0]: SubMbShape[0] – for 8x8 Block 0</p> <p>Bits [3:2]: SubMbShape[1] – for 8x8 Block 1</p> <p>Bits [5:4]: SubMbShape[2] – for 8x8 Block 2</p> <p>Bits [7:6]: SubMbShape[3] – for 8x8 Block 3</p> <p>Blocks of the MB is numbered as follows :</p> <p>0 1</p> <p>2 3</p> <p>Each 2-bit value [1:0] is defined as :</p> <p>00 – SubMbPartWidth=8, SubMbPartHeight=8</p> <p>01 – SubMbPartWidth=8, SubMbPartHeight=4</p> <p>10 – SubMbPartWidth=4, SubMbPartHeight=8</p> <p>11 – SubMbPartWidth=4, SubMbPartHeight=4</p> <p>For VC-1, This field indicates the transformation types used for luma components, 2 bits for each 8x8.</p>
5	31:24	<b>Frame Store ID L0</b> [3]

DWord	Bit	Description
		<p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>
	23:16	<p><b>Frame Store ID L0[2]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>
	15:8	<p><b>Frame Store ID L0[1]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation).</p>
	7:0	<p><b>Frame Store ID L0[0]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index</p>

DWord	Bit	Description
		<p>are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>
6	31:24	<p><b>Frame Store ID L1[3]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>
	23:16	<p><b>Frame Store ID L1[2]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ</p> <p>Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>
	15:8	<p><b>Frame Store ID L1[1]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format.</p> <p>0: indicate it is in Reference Index format.</p>

DWord	Bit	Description
		Bit 6:5: reserved MBZ Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)
	7:0	<p><b>Frame Store ID L1[0]</b></p> <p>Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table.</p> <p>Bit 7: <b>Must Be One:</b> (This is reserved for control fields in future extension, when reference index are generated instead of frame store ID)</p> <p>1: indicate it is in Frame store ID format. 0: indicate it is in Reference Index format.</p> <p>Bit 6:5: reserved MBZ Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)</p>

### AVC Encoder PAK Commands

Each PAK Commands is composed of a command op-code DW and one or more command data DWs (inline data). The size of each command is specified as part of the op-code DW. Most of the commands have fixed size, except some are allowed to be of variable length.

There is an inherent order of executing MFC PAK commands that driver must follow.

#### MFC\_AVC\_PAK\_OBJECT

### Indirect Data Description

For each macroblock, an ENC-PAK data set consists of two types of data blocks: indirect **MV data block** and **inline MB information**.

The indirect MV data block may be in two modes: **unpackedmode** and **packed-size mode**.

### Unpacked Motion Vector Data Block

In the **unpacked** mode, motion vectors are expanded (or duplicated) to either bidirectional 8x8 8MV major partition format, or bidirectional 4x4 32MV format. Thus either 32 bytes or 128 bytes is assigned to each MB.

Motion Vector block contains motion vectors in an intermediate format that is partially expanded according to the sub- macroblock size. During the expansion, a place that does not contain a motion vector is filled by replicating the relevant motion vector according to the following motion vector replication rules. If the relevant motion vector doesn't exist (for the given L0 or L1), it is zero filled.

Motion Vector Replication Rules:

- Rule #1
  - #1.1: For L0 MV, for any sub-macroblock or sub-partition where there is at least one motion vector
    - If L0 inter prediction exists, the corresponding L0 MV is used
    - Else it must be zero
  - #1.2: For L1 MV, for any sub-macroblock or sub-partition where there is at least one motion vector
    - If L1 inter prediction exists, the corresponding L1 MV is used
    - Else it must be zero
- For a macroblock with a 16x16, 16x8 or 8x16 sub-macroblock, MvSize = 8. The eight MV fields follow Rule #1.
  - The 16x16 is broken down into 4 8x8 sub-macroblocks. The 16x16 MVs (after rule #1) are replicated into all 8x8 blocks.
  - For an 8x16 partition, each 8x16 is broken down into 2 8x8 stacking vertically. The 8x16 MVs (after rule #1) are replicated into both 8x8 blocks.
  - For a 16x8 partition, each 16x8 is broken down into 2 8x8 stacking horizontally. The 16x8 MVs (after rule #1) are replicated into both 8x8 blocks.
- For macroblock with sub-macroblock of 8x8 without minor partition (SubMbShape[0...3] = 0), MvSize = 8, (e.g. mb\_type equal to P\_8x8, P\_8x8ref0, or B\_8x8)
  - There is no motion vector replication
- For macroblock with sub-macroblock of 8x8 with at least one minor partition (if any SubMbShape[i] != 0), MvSize = 32, (e.g. mb\_type equal to P\_8x8, P\_8x8ref0, or B\_8x8)
  - For an 8x8 sub-partition, the 8x8 MVs (after rule #1) is replicated into all the four 4x4 blocks.
  - For an 4x8 sub-partition within an 8x8 partition, each 4x8 is broken down into 2 4x4 stacking vertically. The 4x8 MVs (after rule #1) are replicated into both 4x4 blocks.
  - For an 8x4 sub-partition within an 8x8 partition, each 8x4 is broken down into 2 4x4 stacking horizontally. The 8x4 MVs (after rule #1) are replicated into both 4x4 blocks.
  - For a 4x4 sub-partition within an 8x8 partition, each 4x4 has its own MVs (after rule #1).

**Motion Vector block and MvSize**

	DWord	Bit	MvSize	
			8	32
W1.0		31:16	<b>MV_Y0_L0.y</b>	<b>MV_Y0_0_L0.y</b>
		15:0	<b>MV_Y0_L0.x</b>	<b>MV_Y0_0_L0.x</b>
W1.1		31:16	<b>MV_Y0_L1.y</b>	<b>MV_Y0_0_L1.y</b>
		15:0	<b>MV_Y0_L1.x</b>	<b>MV_Y0_0_L1.x</b>
W1.2		31:0	<b>MV_Y1_L0</b>	<b>MV_Y0_1_L0</b>
W1.3		31:0	<b>MV_Y1_L1</b>	<b>MV_Y0_1_L1</b>
W1.4		31:0	<b>MV_Y2_L0</b>	<b>MV_Y0_2_L1</b>
W1.5		31:0	<b>MV_Y2_L1</b>	<b>MV_Y0_2_L0</b>
W1.6		31:0	<b>MV_Y3_L0</b>	<b>MV_Y0_3_L0</b>
W1.7		31:0	<b>MV_Y3_L1</b>	<b>MV_Y0_3_L1</b>
W2.0		31:0	<b>n/a</b>	<b>MV_Y1_0_L1</b>
W2.1		31:0	<b>n/a</b>	<b>MV_Y1_0_L0</b>
W2.2		31:0	<b>n/a</b>	<b>MV_Y1_1_L1</b>
W2.3		31:0	<b>n/a</b>	<b>MV_Y1_1_L0</b>
W2.4		31:0	<b>n/a</b>	<b>MV_Y1_2_L1</b>
W2.5		31:0	<b>n/a</b>	<b>MV_Y1_2_L0</b>
W2.6		31:0	<b>n/a</b>	<b>MV_Y1_3_L0</b>
W2.7		31:0	<b>n/a</b>	<b>MV_Y1_3_L1</b>
W3.0		31:0	<b>n/a</b>	<b>MV_Y2_0_L1</b>
W3.1		31:0	<b>n/a</b>	<b>MV_Y2_0_L0</b>

	DWord	Bit	MvSize	
			8	32
W3.2		31:0	n/a	MV_Y2_1_L1
W3.3		31:0	n/a	MV_Y2_1_L0
W3.4		31:0	n/a	MV_Y2_2_L1
W3.5		31:0	n/a	MV_Y2_2_L0
W3.6		31:0	n/a	MV_Y2_3_L0
W3.7		31:0	n/a	MV_Y2_3_L1
W4.0		31:0	n/a	MV_Y3_0_L1
W4.1		31:0	n/a	MV_Y3_0_L0
W4.2		31:0	n/a	MV_Y3_1_L1
W4.3		31:0	n/a	MV_Y3_1_L0
W4.4		31:0	n/a	MV_Y3_2_L1
W4.5		31:0	n/a	MV_Y3_2_L0
W4.6		31:0	n/a	MV_Y3_3_L0
W4.7		31:0	n/a	MV_Y3_3_L1

The motion vector(s) for a given sub-macroblock or a sub-partition are uniquely placed in the output message as shown by the non-duplicate fields in *Unpacked Motion Vector Data Block* and *Unpacked Motion Vector Data Block*.

MV\_Yx\_L0 and MV\_Yx\_L1 may be present individually or both. If one is not present, the corresponding field must be zero. Subsequently, the duplicated fields will be zero as well.

**Motion Vector duplication by sub-macroblocks for a 16x16 macroblock, whereas the 8x8 column is for 4x(8x8) partition without minor shape**

DWord	Bit	16x16	16x8	8x16	8x8
W1.0	31:16	<b>MV_Y0_L1 (A)</b>	<b>MV_Y0_L1 (A)</b>	<b>MV_Y0_L1</b>	<b>MV_Y0_L1</b>
	15:0	<b>MV_Y0_L0 (A)</b>	<b>MV_Y0_L0 (A)</b>	<b>MV_Y0_L0</b>	<b>MV_Y0_L0</b>
W1.1	31:16	<b>Duplicate (A)</b>	<b>Duplicate (A)</b>	<b>MV_Y1_L1</b>	<b>MV_Y1_L1</b>
	15:0	<b>Duplicate (A)</b>	<b>Duplicate (A)</b>	<b>MV_Y1_L0</b>	<b>MV_Y1_L0</b>
W1.2	31:16	<b>Duplicate (A)</b>	<b>MV_Y2_L1 (B)</b>	<b>Duplicate (A)</b>	<b>MV_Y2_L1</b>
	15:0	<b>Duplicate (A)</b>	<b>MV_Y2_L0 (B)</b>	<b>Duplicate (A)</b>	<b>MV_Y2_L0</b>
W1.3	31:16	<b>Duplicate (A)</b>	<b>Duplicate (B)</b>	<b>Duplicate (B)</b>	<b>MV_Y3_L1</b>
	15:0	<b>Duplicate (A)</b>	<b>Duplicate (B)</b>	<b>Duplicate (B)</b>	<b>MV_Y3_L0</b>

**Motion Vector duplication by sub-partitions for the first 8x8 sub-macroblock Y0 if any Y0-Y3 contains minor shape (Y1\_ to Y3\_ have the same format in W2 to W4)**

DWord	Bit	8x8	8x4	4x8	4x4
		W1.0	31:16	<b>MV_Y0_L1</b>	<b>MV_Y0_0_L1 (A)</b>
	15:0	<b>MV_Y0_L0</b>	<b>MV_Y0_0_L0 (A)</b>	<b>MV_Y0_0_L0 (A)</b>	<b>MV_Y0_0_L0</b>
W1.1	31:16	<b>Duplicate (A)</b>	<b>Duplicate (A)</b>	<b>MV_Y0_1_L1 (B)</b>	<b>MV_Y0_1_L1</b>
	15:0	<b>Duplicate (A)</b>	<b>Duplicate (A)</b>	<b>MV_Y0_1_L0 (B)</b>	<b>MV_Y0_1_L0</b>
W1.2	31:16	<b>Duplicate (A)</b>	<b>MV_Y0_2_L1 (B)</b>	<b>Duplicate (A)</b>	<b>MV_Y0_2_L1</b>
	15:0	<b>Duplicate (A)</b>	<b>MV_Y0_2_L0 (B)</b>	<b>Duplicate (A)</b>	<b>MV_Y0_2_L0</b>
W1.3	31:16	<b>Duplicate (A)</b>	<b>Duplicate (B)</b>	<b>Duplicate (B)</b>	<b>MV_Y0_3_L0</b>
	15:0	<b>Duplicate (A)</b>	<b>Duplicate (B)</b>	<b>Duplicate (B)</b>	<b>MV_Y0_3_L1</b>

### Packed-Size Motion Vector Data Block

In the packed case, no redundant motion vectors are sent. So the number of motion vectors sent, as specified by **MvQuantity** is the same as the motion vectors that will be packed (**MvPacked**).

The following tables are for information only. Fields like MvQuantity and MvPacked are not required interface fields.


MbSkipFlag	MbType	Description	Mv Quantity	MvSize	(Minimal MvSize)
1	1	P_Skip_16x16	0	8	1
0	1	BP_L0_16x16	1	8	1
0	2	B_L1_16x16	1	8	1
0	3	B_Bi_16x16	2	8	2
0	4	BP_L0_L0_16x8	2	8	4
0	5	BP_L0_L0_8x16	2	8	4
0	6	B_L1_L1_16x8	2	8	8
0	7	B_L1_L1_8x16	2	8	8
0	8	B_L0_L1_16x8	2	8	8
0	9	B_L0_L1_8x16	2	8	8
0	0Ah	B_L1_L0_16x8	2	8	8
0	0Bh	B_L1_L0_8x16	2	8	8
0	0Ch	B_L0_Bi_16x8	3	8	8
0	0Dh	B_L0_Bi_8x16	3	8	8
0	0Eh	B_L1_Bi_16x8	3	8	8
0	0Fh	B_L1_Bi_8x16	3	8	8
0	10h	B_Bi_L0_16x8	3	8	8
0	11h	B_Bi_L0_8x16	3	8	8
0	12h	B_Bi_L1_16x8	3	8	8
0	13h	B_Bi_L1_8x16	3	8	8
0	14h	B_Bi_Bi_16x8	4	8	8
0	15h	B_Bi_Bi_8x16	4	8	8
0	16h	<b>BP_8x8</b>	<sup>3</sup> 4	8 or 32	8 or 32

When MbType = 22, BP\_8x8, take the sum of four individual 8x8 subblocks


Direct8x8Pattern	SubMb Shape	SubMb PredMode	Description	Mv Quantity	Mv Size	(Min MvSize)
OR	OR	OR		ADD	ADD	ADD
1	0	0	P_Skip_8x8 B_Direct_L0_8x8 (B-Skip_L0_8x8)	0	2	1
1	0	1	B_Direct_L1_8x8 (B-Skip_L1_8x8)	0	2	1
1	0	2	B_Direct_Bi_8x8 (B-Skip_Bi_8x8)	0	2	2
1	3	0	P_Skip_4x4 B_Direct_L0_4x4 (B-Skip_L0_4x4)	0	8	4
1	3	1	B_Direct_L1_4x4 (B-Skip_L1_4x4)	0	8	4
1	3	2	B_Direct_Bi_4x4 (B-Skip_Bi_4x4)	0	8	8
0	0	0	BP_L0_8x8	1	2	1
0	0	1	B_L1_8x8	1	2	1
0	0	2	B_BI_8x8	2	2	2
0	1	0	BP_L0_8x4	2	8	4
0	1	1	B_L1_8x4	2	8	4
0	1	2	B_BI_8x4	4	8	8
0	2	0	BP_L0_4x8	2	8	4
0	2	1	B_L1_4x8	2	8	4
0	2	2	B_BI_4x8	4	8	8
0	3	0	BP_L0_4x4	4	8	4
0	3	1	B_L1_4x4	4	8	4
0	3	2	B_BI_4x4	8	8	8

### Macroblock Level Rate Control


The QRC (Quantization Rate Control) unit receives data from BSP (Bit Serial Packer) and VIN (Video In) and generates adjustments to QP values across macroblocks.




QRC can be logically partitioned into two units as shown below.



Macroblock level rate control is handled by the RC logic and the quantization logic.




The signals QPmod and panic are generated by the RC logic based on data feedback from BSP. A flowchart of the RC logic is given below.



## Theory of Operation Overview

BSP will generate a byte estimate for each macroblock packed. Additionally, the user will specify a target and max size per macroblock. The running sum of these signals (actual, target, max) creates "curves" which are used to identify when QP adjustments are necessary (see figure below). Three more curves are symmetrically generated by QRC (upper\_midpt, lower\_midpt, sum\_min) from target and max. The values of target and max are specified by the user will dictate the shape of these curves.

The difference between sum\_actual and sum\_target (called 'bytediff') identifies the margin of error between the target and actual sizes. The difference between the current bytediff and the previously calculated bytediff represents the rate of change in this margin over time. The sign of this rate is used to identify if the correction is trending in the appropriate direction (towards bytediff = 0).



### QPmod

Each macroblock will have a requested QP (which could vary across macroblocks or remain constant). QPmod is to be added to the QP requested. QPmod will be positive when the target was under-predicted and negative when the target is over-predicted.

QPmod is incremented or decremented when internal counters (called 'over' and 'under') reach tripping points (called 'grow' and 'shrink'). For each MB processed and based on which region (1-6) sum\_actual falls in, various amounts of points are added to either counters. If over exceeds grow, QPmod is incremented whereas if under exceeds shrink, QPmod is decremented.

To dampen the effect of repeated changes in the same direction, an increase in resistance for that direction and decrease in resistance for the complementary direction occurs (called 'grow\_resistance' and 'shrink\_resistance'). This resistance is added to grow or shrink, which then requires more points to trip the next correction in that direction.

The user can specify guard-bands that limit the amount QPmod can be modified. QPmod cannot exceed QPmax\_pos\_mod or become less than -QPmax\_neg\_mod\_abs.

### **Triggering**

The RC unit begins to modify QPmod occurs only when it is triggered.

Three levels of triggering exist: always, gentle, loose. Always means that RC will be active once sum\_actual reaches regions 3 or 4. Gentle will trigger RC once sum\_actual reaches regions 2 or 5. Loose waits to trigger RC when sum\_actual reaches regions 1 or 6.

RC will deactivate (triggered = false) once sum\_actual begins to track sum\_target over a series of macroblocks. Specifically, the sign of the rate of change for bytediff is monitored over a window of macroblocks. When the sum of these signs over the window falls within a tolerance value (called 'stable'), triggered will reset to false.

### **Panic**

When enabled, panic mode will occur whenever sum\_actual reaches region 1 and will remain so until sum\_actual reaches region 4. When panicking, all macroblocks will be quantized with  $QP = MB(n).QP + QPmax\_pos\_mod$ , clamped to 51.

### **User Controls**

This unit achieves a large flexibility by allowing the user to define various key parameters. At the per-macroblock level, the values of target and max are specified and will create various shapes of curves that sum\_actual will be compared against.

Per-slice, the user can specify the triggering sensitivity and the tolerance required to disable the trigger. Additionally, the user can enable panic detection.

The point values assigned to each of the 6 regions are exposed to the user which allow for asymmetrical control for over and under predictions amongst other things. Additionally, the user can specify the initial values of grow and shrink along with the resistance values applied when correction is invoked.

Lastly, the maximum and minimum values for QPmod are also exposed to the user.

## **AVC Encoder MBAFF Support**

### **1. Algorithm**

Prediction of current macroblock motion vector is possible from neighboring macroblocks mbAddrA/mbAddrD/mbAddrB/mbAddrC/mbAddrA+1/mbAddrD+1/mbAddrB+1/mbAddrC+1. The selection of these macroblocks depends on coding type(field/frame) of current macroblock pair and the coding of neighboring macroblock pair.

Selection of these macroblock pairs is described in detail in following sections.

**1.1 Selection of Top Left MB pair:** The selection of Top Left MB pair depends on coding type of current and also top left macroblock pair.

**1.2 Selection of LeftMB pair:** The selection of Left MB pair depends on coding type of current and also left macroblock pair.

**1.3 Selection of Top MB pair:** The selection of Top MB pair depends on coding type of current and also top macroblock pair.

**1.4 Selection of Top RightMB pair:** The selection of Top Right MB pair depends on coding type of current and also top right macroblock pair.

**1.5 Motion Vector and refIdx Scaling:** Motion vectors and reference index of neighboring macroblocks (mbAddrA/mbAddrB/mbAddrC/mbAddrD) should be scaled before using them into prediction equations. Again the scaling depends on coding type of current and neighboring macroblock pair which is described as follows

- If the current macroblock is a field macroblock and the macroblock mbAddrN is a frame macroblock ...

$$\begin{aligned} mvLXN[ 1 ] &= mvLXN[ 1 ] / 2 \quad (8-214) \\ refIdxLXN &= refIdxLXN * 2 \quad (8-215) \end{aligned}$$

- Otherwise, if the current macroblock is a frame macroblock and the macroblock mbAddrN is a field macroblock ...

$$\begin{aligned} mvLXN[ 1 ] &= mvLXN[ 1 ] * 2 \quad (8-216) \\ refIdxLXN &= refIdxLXN / 2 \quad (8-217) \end{aligned}$$

- Otherwise, the vertical motion vector component mvLXN[ 1 ] and the reference index refIdxLXN remain unchanged.

## Media VDBOX

## MPEG-2

### MPEG2 Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

#### **MFX\_MPEG2\_PIC\_STATE**

### MPEG2 Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

#### **MFD\_MPEG2\_BSD\_OBJECT**


#### **MFD\_MPEG2\_BSD\_OBJECT Inline Data Description**

### Indirect Data Description

The indirect data start address in MFD\_MPEG2\_BSD\_OBJECT specifies the starting Graphics Memory address of the bitstream data that follows the slice header. It provides the byte address for the first macroblock of the slice. Together with the First Macroblock Bit Offset field in the inline data, it provides the bit location of the macroblock within the compressed bitstream.

The indirect data length in MFD\_MPEG2\_BSD\_OBJECT provides the length in bytes of the bitstream data for this slice. It includes the first byte of the first macroblock and the last **non-zero** byte of the last macroblock in the slice. Specifically, the zero-padding bytes (if present) and the next start-code are excluded. Hardware ignores the contents after the last non-zero byte. *Indirect Data Description* illustrates these parameters for a slice data.

### Indirect data buffer for a slice



## **MPEG2 Encoder PAK Commands**

The MFC\_MPEG2\_PAK\_INSERT\_OBJECT Command is identical to the MFC\_AVC\_PAK\_INSERT\_OBJECT command as described in this document.

The MFC\_MPEG2\_STITCH\_OBJECT Command is identical as MFC\_AVC\_STITCH\_OBJECT command as described in this document.

### **MFC\_MPEG2\_SLICEGROUP\_STATE**

### **MFC\_MPEG2\_PAK\_OBJECT**

## **PAK Object Inline Data Description – MPEG-2**

The Inline Data includes all the required MB encoding states, constitute part of the Slice Data syntax elements, MB Header syntax elements and their derivatives. It provides information for the following operations:

1. Forward and Inverse Transform
2. Forward and Inverse Quantization
3. Advanced Rate Control (QRC)
4. MB Parameter Construction (MPC)
5. VLC encoding
6. Bit stream packing
7. Internal error handling

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFC\_MPEG2\_PAK\_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC\_MPEG2\_PAK\_OBJECT command.

The inline data has been designed to match AVC MB structure for efficient transcoding.

Current MB [x,y] address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.

DWord	Bit	Description
1	31:27	Reserved: MBZ
	22-20	<p><b>MvFormat (Motion Vector Size)</b>. This field specifies the size and format of the input motion vectors.</p> <p>This field is reserved (MBZ) when the <b>IntraMbFlag</b> = 1.</p> <p>The valid encodings are:</p> <p><b>011 = Unpacked: Two motion vector pairs</b></p> <p>Others are reserved.</p> <p><i>(The following encodings are intended for other formats:</i></p> <p><i>001 = 1MV: one 16x16 motion vector</i></p> <p><i>010 = 2MV: One 16x16 motion vector pair</i></p> <p><i>011 = 4MV: Four 8x8 motion vectors, or Two 16x8 motion vector pairs</i></p> <p><i>100 = 8MV: Four 8x8 motion vector pairs</i></p> <p><i>101 = 16MV: 16 4x4 motion vectors</i></p> <p><i>110 = 32MV: 16 4x4 motion vector pairs</i></p> <p><i>111 = Packed, number of MVs is given by <b>packedMvNum</b>.)</i></p>
	19	<b>CbpDcY</b> . This field specifies if the Luma DC coded. Must be 1 for MPEG-2.
	18	<b>CbpDcU</b> . This field specifies if the Chroma Cb DC coded. Must be 1 for MPEG-2.
	17	<b>CbpDcV</b> . This field specifies if the Chroma Cb DC coded. Must be 1 for MPEG-2.
	16	Reserved: MBZ
	15	<p><b>TransformFlag</b></p> <p>Used to indicate transformation type for MPEG-2.</p> <p>0 = Frame DCT transformation</p> <p>1 = Field DCT transformation</p>
	14	<p><b>FieldMbFlag</b></p> <p>For MPEG-2, this flag is set to 1 if</p> <p>either the picture is in field type</p> <p>or the MB is INTER of field type, i.e. split into two 16x8 field blocks.</p>

	13	<p><b>IntraMbFlag</b></p> <p>This field specifies whether the current macroblock is an Intra (I) macroblock.</p> <p>For I-picture MB (IntraPicFlag =1), this field must be set to 1.</p> <p>This flag must be set in consistent with the interpretation of MbType (inter or intra modes).</p> <p>0: INTER (inter macroblock)</p> <p>1: INTRA (intra macroblock)</p>
	12:8	<p><b>MbType</b></p> <p>This field is encoded to match with the best macroblock mode determined as described in the next section. It follows an unified encoding for inter and intra macroblocks according to MFX Encoding reference as shown in Figure A.</p>
	7:3	Reserved : MBZ
	2	<p><b>SkipMbFlag</b></p> <p>By setting it to 1, this field forces an inter macroblock to be encoded as a skipped macroblock. It is equivalent to mb_skip_flag in AVS spec, Hardware honors input MVs for motion prediction and forces CBP to zero.</p> <p>By setting it to 0, an inter macroblock will be coded as a normal inter macroblock. The macroblock may still be coded as a skipped macroblock, according to the macroblock type conversion rules described in the later sub sections.</p> <p>This field can only be set to 1 for certain values of MbType. See details later.</p> <p>This field is only valid for an inter macroblock. Hardware ignores this field for an intra macroblock.</p> <p>0 = not a skipped macroblock</p> <p>1 = is coded as a skipped macroblock</p> <p><b>Note:</b> When this flag is set to 1, the correct MVs are assumed for HW decoder to generate decoded reconstruction frame.</p>
	1:0	<p><b>InterMbMode</b></p> <p>This field is provided to carry redundant information as that encoded in MbType.</p> <p>This field is only valid if <b>IntraMbFlag</b> =0, otherwise, it is ignored by hardware.</p>
2	31:16	<p><b>MbYCnt (Vertical Origin).</b> This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks.</p> <p>Format = U16 in unit of macroblock.</p>
	15:0	<p><b>MbXCnt (Horizontal Origin).</b> This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks.</p> <p>Format = U16 in unit of macroblock.</p>

3	31:24	<b>MaxSizeInWord</b> PAK should not exceed this budget accumulatively, otherwise it will trickle the PANIC mode.
	23:16	<b>TargetSizeInWord</b> PAK should use this budget accumulatively to decide if it needs to limit the number of non-zero coefficients.
	15:13	<b>MBZ</b>
	12:0	<b>Cbp</b> – Coded Block Pattern. This field specifies whether blocks are present or not. Format = 6-bit mask (or 8-bit, & 12-bit, for 422 and 444). Bit 11: Y0Bit 10: Y1Bit 9: Y2Bit 8: Y3 Bit 7: Cb4Bit 6: Cr5Bits 0-5: MBZ
4	31	<b>LastMbInSlice</b> – the last MB in a slice.
	30	<b>FirstMbInSlice</b> – the first slice in a slice, it requires slice header insertion.
	29:28	<b>MBZ</b>
	27	<b>EnableCoeffClamp</b> 1 = the magnitude of coefficients of the current MB will be clamped based on the clamping matrix after quantization 0 = no clamping
	26	<b>LastMbInSG</b> 1 – the current MB is the last MB in the current slice group.
	25	<b>MbSkipConvDisable</b> This is a per-MB level control to enable and disable skip conversion. This field is ORed with SkipConvDisable field. This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Macroblock Type Conversion Rules 0 - Enable skip type conversion for the current macroblock 1 – Disable skip type conversion for the current macroblock
	24	<b>FirstMbInSG</b> 1 – the current MB is the last MB in the current slice group.
	23:20	<b>MBZ</b>

	19:16	<p><b>MvFieldSelect</b> – Motion Vertical Field Select. A bit-wise representation of a long [2][2] array as defined in §6.3.17.2 of the <i>ISO/IEC 13818-2</i> (see also §7.6.4).</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>MVector[r]</th> <th>MVector[s]</th> <th>MotionVerticalFieldSelect Index</th> </tr> </thead> <tbody> <tr> <td>16</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>17</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>18</td> <td>1</td> <td>0</td> <td>2</td> </tr> <tr> <td>19</td> <td>1</td> <td>1</td> <td>3</td> </tr> </tbody> </table> <p>Format = MC_MotionVerticalFieldSelect.</p> <p>0 = The prediction is taken from the <u>top</u> reference field.</p> <p>1 = The prediction is taken from the <u>bottom</u> reference field.</p>	Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index	16	0	0	0	17	0	1	1	18	1	0	2	19	1	1	3
	Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index																		
	16	0	0	0																		
	17	0	1	1																		
18	1	0	2																			
19	1	1	3																			
15:5	<b>MBZ Reserved</b>																					
4:0	<b>QpScaleCode</b>																					
5	31:16	<p><b>MV[0][0].y</b> – the y coordinate of the first forward MV</p> <p>if Mv[0][0] n/a:</p> <p>if Mv[1][0] available, it MUST be set to the same value as Mv[1][0].</p> <p>else it MUST be set to the value 0</p>																				
	15:0	<p><b>MV[0][0].x</b> – the x coordinate of the first forward MV</p> <p>if Mv[0][0] n/a:</p> <p>if Mv[1][0] available, it MUST be set to the same value as Mv[1][0].</p> <p>else it MUST be set to the value 0</p>																				
6	31:0	<p><b>MV[1][0]</b> – the first backward MV</p> <p>if Mv[1][0] n/a: it MUST be set to the same value as Mv[0][0]</p>																				
7	31:0	<p><b>MV[0][1]</b> – the second forward MV</p> <p>if Mv[0][1] n/a:</p> <p>if Mv[1][1] available, it MUST be set to the same value as Mv[1][1].</p> <p>else it MUST be set to the same value as Mv[0][0]</p>																				
8	31:0	<p><b>MV[1][1]</b> – the second backward MV</p> <p>if Mv[1][1] n/a: it MUST be set to the same value as Mv[1][0]</p>																				

The mapping between MPEG-2 spec and MfxMbCode can be achieved according to the following:

1) Renamed variables with identical meaning:

MPEG-2 Spec	MXF API	Value
macroblock_quant	MbQuantPresent	0 or 1
macroblock_intra	IntraMbFlag	0 or 1
dct_type	Transform8x8Flag	0 or 1
macroblock_pattern	Cbp8x8	remapped

2) Macroblock type remapping:

Frame Type	Mb Type	B-spec Entry					MPEG-2 Spec				
		Intra Mb Flag	Skip Mb Flag	Mb Type 5Bits	Field Mb Flag	Inter Mb Mode	macroblock_intra	motion_type_bit_0	motion_type_bit_1	motion_forward	motion_backward
IPB	Intra	1	0	1Ah	0/1	-	1	-	-	-	-
P B B	Skip	0	1	01h 02h 03h	0/1	0	0	-	-	1 0 1	0 1 1
P	0-MV*	0	0	01h	0/1	0	0	-	-	0	0
P Frame	Frame type	0	0	01h	0	0	0	0	1	1	0
P Frame	Field type	0	0	04h	1	1	0	1	0	1	0
P Frame	dual prime	0	0	19h	0	0	0	1	1	1	0
P Field	One 16x16	0	0	01h	1	0	0	1	0	1	0
P Field	Two 16x8	0	0	04h	1	1	0	0	1	1	0
P Field	dual prime	0	0	19h	1	0	0	1	1	1	0

		B-spec Entry					MPEG-2 Spec				
Frame Type	Mb Type	Intra Mb Flag	Skip Mb Flag	Mb Type 5Bits	Field Mb Flag	Inter Mb Mode	macroblock_intra	motion_type_bit_0	motion_type_bit_1	motion_forward	motion_backward
B Frame	Frame type	0	0	01h	0	0	0	0	1	1	0
				02h						0	1
				03h						1	1
B Frame	Field type	0	0	04h	1	1	0	1	0	1	0
				06h						0	1
				14h						1	1
B Field	One 16x16	0	0	01h	1	0	0	1	0	1	0
				02h						0	1
				03h						1	1
B Field	Two 16x8	0	0	04h	1	1	0	0	1	1	0
				06h						0	1
				14h						1	1

- Notice that there is no special way to indicate 0 motion vector case for P frame. It is for PAK to handle internally by checking up the motion vector values.
- Notice also, the MbType5bits is adapted from AVC DXVA macroblock types. It may seem awkward from MPEG-2 perspective, but provides a common VME interface for us for simpler HW design and help the advanced transcoding solution.

## MFx HW Interface and DXVA Conversion

This topic is currently under development.

### Map DXVA to HW BSpec

		HW	
Location		BSPEC	
BYTE		MPEG-2	DXVA
	<b>DW0</b>		
<b>0</b>		<b>MbMode</b>	
0.0-1	0[0-1]	<b>InterMbMode</b>	see (A)
0.2	0[2]	<b>SkipMbFlag</b>	<-MBskipsFollowing
0.3	0[3]	<b>mbz</b>	
0.4-5	0[4-5]	<b>IntraMbMode</b>	IntraMacroblock
0.6	0[6]	<b>mbz</b>	
0.7	0[7]	<b>FieldMbPolarity</b>	derived
<b>1</b>		<b>MbType</b>	
1.0-4	0[8-12]	<b>MbType5Bits</b>	see (A)
1.5	0[13]	<b>IntraMbFlag</b>	IntraMacroblock
1.6	0[14]	<b>FieldMbFlag</b>	see (A)
1.7	0[15]	<b>TransformFlag</b>	FieldResidual
<b>2</b>		<b>MbFlag</b>	
2.0	0[16]	<b>ResidDataFlag</b>	HostResDiff
2.1	0[17]	<b>CbpDcV</b>	PAK control
2.2	0[18]	<b>CbpDcU</b>	PAK control
2.3	0[19]	<b>CbpDcY</b>	PAK control
2.4-6	0[20-22]	<b>MvFormat</b>	= 3, derived
2.7	0[23]	<b>mbz</b>	
<b>3</b>	0[24-31]	<b>PackedMvNum</b>	see (A)
	<b>DW1</b>		
<b>4-5</b>	1[0-15]	<b>MbXCnt</b>	wMAddress
<b>6-7</b>	1[16-31]	<b>MbYCnt</b>	wMAddress
	<b>DW2</b>		
<b>8</b>	2[0-7]		bNumCoef[0]
8.0-5	2[0-5]	<b>mbz</b>	
8.6-7	2[6-7]	<b>CbpAcUV</b>	PAK control
<b>9</b>	2[8-11]	<b>CbpAcY</b>	PAK control

		HW	
Location		BSPEC	
BYTE		MPEG-2	DXVA
	2[12-15]	<b>mbz</b>	
<b>10</b>	2[16-23]	<b>TargetedSzInWord</b>	
<b>11</b>	2[24-31]	<b>MaxSzInWord</b>	
	<b>DW3</b>		
<b>12</b>		<b>Qscale</b>	derived
12.0-6	3[0-6]	<b>QScaleCode</b>	
12.7	3[7]	<b>QScaleType</b>	
<b>13</b>	3[8-15]	<b>mbz</b>	
<b>14</b>	3[16-19]	<b>MvFieldSelect</b>	MvertFieldSel
	3[20-23]	<b>mbz</b>	
<b>15</b>		<b>MbExtFlag</b>	
15.0	3[24]	<b>mbz</b>	
15.1	3[25]	<b>SkipMvConvDisable</b>	
15.2	3[26]	<b>LastMbFlag</b>	PAK control
15.3	3[27]	<b>EnableCoeffClamp</b>	PAK control
15.4-5	3[28-29]	<b>MbScanMethod</b>	MBscanMethod
15.6	3[30]	<b>NewSliceFlag</b>	PAK control
15.7	3[31]	<b>EndSliceFlag</b>	PAK control
	<b>DW4-7</b>		
<b>16-32</b>	4-7[all]	<b>MV[2][2][2]</b>	MVector[4][2]

**(A): Set InterMbMode, MbType5bits, FieldMbFlag, and PackedMvNum from DXVA parameters:**

```

if(IntraMacroblock) return (TYPE_INTRA);
else if(MotionType==3){ // dual prime
    MbType5bits = 0x19; FieldMbFlag = 0; InterMbMode = 0; PackedMvNum = 2;    return
(DUAL_PRIME);
}
else{
    IsFieldFrame = a PicState derivative;    switch(MotionType+IsFieldFrame{
        case 1: // Two 16x8 field in Frame Frame
        case 3: // Two 16x8 field in Field Frame
            FieldMbFlag = 1; InterMbMode= 1;    switch(MotionForward |Motionbackward
<<1){
                case 1:
                    MbType5bits = 4; PackedMvNum = 2;    break;
                case 2:
                    MbType5bits = 6; PackedMvNum = 2;    break;
                case 3:
                    MbType5bits = 0x14; PackedMvNum = 4;    break;
            }
            break;
        case 2: // 16x16 block in either case
            FieldMbFlag = IsFieldFrame; InterMbMode = 0;
switch(MotionForward| (Motionbackward<<1)){
    case 1:
        MbType5bits = 1; PackedMvNum = 1;    break;
    case 2:
        MbType5bits = 2; PackedMvNum = 1;    break;
    case 3:
        MbType5bits = 3; PackedMvNum = 2;    break;
    }
    break;
}
}
}

```

### Map HW Bspec to DXVA

	DXVA	BSPEC
		MPEG-2
<b>0-1</b>	wMBAddress	= <b>MbYCnt*MbW + MbXCnt</b>
<b>2-3</b>	wMBtype	
<b>2.0</b>	IntraMacroblock	= <b>IntraMbFlag</b>
<b>2.1</b>	MotionForward	see (B)
<b>2.2</b>	MotionBackward	see (B)
<b>2.3</b>	Motion4MV	VC-1 only, MBZ for Mpeg-2
<b>2.4</b>	Reserved	
<b>2.5</b>	FieldResidual	= <b>TransformFlag</b>
<b>2.6-7</b>	MBscanMethod	= <b>MbScanMethod</b>
<b>3.0-1</b>	MotionType	see (B)
<b>3.2</b>	HostResDiff	= <b>ResidDataFlag</b>
<b>3.3</b>	Reserved	
<b>3.4-7</b>	MvertFieldSel	= <b>MvFieldSelect</b>
<b>4</b>	MBskipsFollowing	count <b>SkipMbFlag</b>
<b>5-7</b>	MBdataLocation	n/a
<b>8-9</b>	wPatternCode	= <b>CbpAcY UV</b>
<b>10-15</b>	bNumCoef[6]	<b>n/a</b>
<b>16-32</b>	MVector[4][2]	= <b>MV[2][2][2]</b>

**(B):** Set **MBtype** and **MotionType** from Bspec interface

```
if(MbIntraFlag) return (TYPE_INTRA);
else if(MbType5Bits&8){ // dual prime
    MotionForward= 1;
    MotionBackward= 0;
    MotionType= 3;
    return (DUAL_PRIME);
}
else{
// redundant: InterMbMode = !(MbType5Bits&4);
if(InterMbMode){
    MotionForward= !(MbType5Bits&2);
    MotionBackward= !(MbType5Bits&0x12);
}
else{
    MotionForward= (MbType5Bits&1);
    MotionBackward= !(MbType5Bits&2);
}
MotionType = 2-(InterMbMode^FieldMbFlag);
// equivalently the 2 bits are:
// MotionType0 = (InterMbMode^FieldMbFlag);
// MotionType1 = ~MotionType0;
return (TYPE_INTER);
}
```

## VC1 Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

**MFX\_VC1\_PRED\_PIPE\_STATE**

**MFX\_VC1\_DIRECTMODE\_STATE**

## VC1 Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

**MFD\_VC1\_LONG\_PIC\_STATE**

**AltPQuantConfig** and **AltPQuantEdgeMask** are derived based on the following variables: *DQUANT*, *DQUANTFRM*, *DQPROFILE*, *DQSBEDGE*, *DQDBEDGE*, and *DQBILEVEL* defined in the VC1 standard, as shown in the following table.

### Definition of AltPQuantConfig and AltPQuantEdgeMask

Inputs						Outputs		Description
DQUANT	DQUANT FRM	DQ PROFILE	DQDB EDGE	DQSB EDGE	DQBI LEVEL	AltPQuant Config	AltPQuant EdgeMask	
0	-	-	-	-	-	00b	0000b	No <b>AltPQuant</b>
1	0	-	-	-	-	00b	0000b	No <b>AltPQuant</b>
1	1	11b	-	-	0	10b	0000b	All MBs are different with <i>MQDIFF</i> and <i>ABSMQ</i>
1	1	11b	-	-	1	11b	0000b	All MBs may switch with 1-bit <i>MQDIFF</i>
2	-	-	-	-	-	01b	1111b	All edge MBs
1	1	00b	-	-	-	01b	1111b	All edge MBs
1	1	01b	00b	-	-	01b	0011b	Left and top MBs
1	1	01b	01b	-	-	01b	0110b	Top and right MBs
1	1	01b	10b	-	-	01b	1100b	Right and bottom MBs
1	1	01b	11b	-	-	01b	1001b	Bottom and left MBs
1	1	10b	-	00b	-	01b	0001b	Left MBs
1	1	10b	-	01b	-	01b	0010b	Top MBs
1	1	10b	-	10b	-	01b	0100b	Right MBs
1	1	10b	-	11b	-	01b	1000b	Bottom MBs

### MFD\_VC1\_SHORT\_PIC\_STATE

Intel HW does not use the MVMODE and MVMODE2 provided at the revised DXVA2 VC1 VLD interface, instead, HW will decode them directly from the bitstream picture header.

### MFD\_VC1\_BSD\_OBJECT

For VC1, a slice/picture is always started with MB x position equal to 0. Hence, no need to include in the Object Command.

### Handling Emulation Bytes

In general, VC1 BSD unit is capable of handling emulation prevention bytes. However, there is a corner case that requires host software's intervention. Host software needs to overwrite the emulation byte if it overlaps the macroblock layer decode and there is not enough information for the hardware to detect the emulation byte.

The emulation bytes might have an overlap between the picture states and the first macroblock data. If the emulation bytes are 0x00 **0x000x03** 0x00 and the macroblock data starts in the middle of byte1 (**0x00**), then the host software needs to overwrite the **0x03** byte location with the previous byte (**0x00**) and change the byte offset accordingly. The hardware wouldn't know what the 1<sup>st</sup> byte was and will miss this **0x03** removal.

## VP8

This topic is currently under development.

### MF8\_VP8\_STATISTICS - Encoder Only

Address offset			Name	Description	
0	31:0	32-bit	P0 Partition Bit Size	// Raw bit count per Partition	No Fulsim Validation
1	31:0	32-bit	P1 Partition Bit Size		No Fulsim Validation
2	31:0	32-bit	P2 Partition Bit Size		No Fulsim Validation
3	31:0	32-bit	P3 Partition Bit Size		No Fulsim Validation
4	31:0	32-bit	P4 Partition Bit Size		No Fulsim Validation
5	31:0	32-bit	P5 Partition Bit Size		No Fulsim Validation
6	31:0	32-bit	P6 Partition Bit Size		No Fulsim Validation
7	31:0	32-bit	P7 Partition Bit Size		No Fulsim Validation
8	31:0	32-bit	P8 Partition Bit Size		No Fulsim Validation
9	31:0	32-bit	P1-8 Partition Bit Size Sum	// This is raw BIT sum of Partition1-8, Not Byte sum.	No Fulsim Validation
					No Fulsim Validation
10	31:0	32-bit	Segment0 Total Bit Count	// Raw bit count per Segment	No Fulsim Validation
11	31:0	32-bit	Segment1 Total Bit Count		No Fulsim Validation
12	31:0	32-bit	Segment2 Total Bit Count		No Fulsim Validation
13	31:0	32-bit	Segment3 Total Bit Count		No Fulsim Validation
14	15:0	16-bit	Segment0 Num of MB	// Num of MB per Segment	No Fulsim Validation
	31:16	16-bit	Segment1 Num of MB		No Fulsim Validation

Address offset			Name	Description	
15	15:0	16-bit	Segment2 Num of MB		No Fulsim Validation
	31:16	16-bit	Segment3 Num of MB		No Fulsim Validation
16	31:0	32-bit	P0 Partition Bit Size before CPBAC	// Bin Count of Syntax Element before CPBAC	No Fulsim Validation
17	31:0	32-bit	P1 Partition Bit Size before CPBAC		No Fulsim Validation
18	31:0	32-bit	P2 Partition Bit Size before CPBAC		No Fulsim Validation
19	31:0	32-bit	P3 Partition Bit Size before CPBAC		No Fulsim Validation
20	31:0	32-bit	P4 Partition Bit Size before CPBAC		No Fulsim Validation
21	31:0	32-bit	P5 Partition Bit Size before CPBAC		No Fulsim Validation
22	31:0	32-bit	P6 Partition Bit Size before CPBAC		No Fulsim Validation
23	31:0	32-bit	P7 Partition Bit Size before CPBAC		No Fulsim Validation
24	31:0	32-bit	P8 Partition Bit Size before CPBAC		No Fulsim Validation
25	31:0	32-bit	Reserved		
26	31:0	32-bit	Reserved		
27	31:0	32-bit	Reserved		
28	31:0	32-bit	Reserved		
29	31:0	32-bit	Reserved		
30	31:0	32-bit	Reserved		
31	31:0	32-bit	Reserved		
32	31:0	32-bit	mb skip prob Total cnt	Total Number of MB when MBNoCoeffSkip == 1(if MBNoCoeffSkip == 0, this field =0) Please see foot notes 1.	
33	31:0	32-bit	mb skip prob cnt	Number of MB with MBSkip == 1 when MBNoCoeffSkip == 1. Please see foot notes 1.	
303-34	15:0		token_statistic count	Token Statistics Counters. Please see foot notes 2.	

Address offset		Name	Description
	31:16	Reserved	

Programming Note	
<b>Context:</b>	MFV_VP8_STATISTICS - Encoder Only
<ol style="list-style-type: none"> <li>MBSkip_Prob_Total_Cnt and MBSkip_Prob_Cnt are collected to generate MBSkipProbability. After bit packing, Hardware returns both MBSkip_Prob_Total_Cnt and MBSkip_Prob_Cnt. Optimal packing could be performed in subsequent pass using MBSkipProbability of  <math display="block">\text{round}(256 * (\text{MBSkip\_Prob\_Total\_Cnt} - \text{MBSkip\_Prob\_Cnt}) / \text{MBSkip\_Prob\_Total\_Cnt})</math> </li> <li>Token Statistics counters collects token statistics of particular plane (4), coefficient band(8), neighbor context(3) and tree node position(11) as described in WebM Spec. Out of the space of 1056 counters, there are 270 of which has high significant in compression efficiency and are chosen for statistics collection.</li> </ol>	

## VP8 Encoder StreamOut Format

VP8 Encoder StreamOut Format			
DW0	0	1-bit	MBLevelIntraMBConformanceFlag
	1	1-bit	MBLevelInterMBConformanceFlag
	2	1-bit	MbRcFlag
	3	1-bit	MBSkip
	7:4	Reserved	
	15:8	8-bit	MbClock16
	23:16	8-bit	MbX
	31:24	8-bit	MbY
DW1	12:0	13-bit	MB_Total_BitCount
	15:13	Reserved	
	28:16	13-bit	MB_Residual_BitCount
	31:29	Reserved	
DW2	24:0	25-bit	Cbp
	31:25	Reserved	
DW3	15:0	Reserved	
	16	1-bit	CoeffClampStatus
	23:17	Reserved	
	28:24	5-bit	MbType5Bits
	29	1-bit	IntraMBFlag
	30	1-bit	LastMbFlag
	31	Reserved	

## VP8 Common Commands

Following are VP8 Common Commands:

### **MFX\_VP8\_PIC\_STATE**

For VP8 HW PAK, there are four VP8 versions supported and their programming is shown in Table1 below.

Version	MC Filter Select	Chroma Full Pixel MC Filter Mode	DBLK FilterType	DBLK FilterLevel for Segment0
0	0	0	0	Any FilterLevel
1	1	0	1	Any FilterLevel
2	1	0	0	0
3	1	1	1	0

**Table1: VP8 Version**

**MC Filter Select:** MFX\_VP8\_PIC\_STATE.DW2.Bit0

**Chroma Full Pixel MC Filter Mode:** MFX\_VP8\_PIC\_STATE.DW2.Bit1

**DBKL Filter Type:** MFX\_VP8\_PIC\_STATE.DW2.Bit4

**DBLK Filter Level for Segment0:** MFX\_VP8\_PIC\_STATE.DW3.Bit5:0

1. Note that when multiple segment is enabled, if Segment0 DBLK Filter is programmed to 0, Segment1,2,3 DBLK Filter should be set to 0 as well.
2. Note that MFX\_VP8\_Encoder\_CFG.BW22.Bit22:20 (Bitstream Format Version). This field is used for generating Uncompressed header only. It is not used to control any Filter.

## VP8 Decoder Commands

Following are VP\* Decoder Commands:

### **MFD\_VP8\_BSD\_OBJECT**

## Media VDBOX

### VP8 Encoder Commands

**MFX\_VP8\_Encoder\_CFG**

**MFX\_VP8\_BSP\_BUF\_BASE\_ADDR\_STATE**

**MFX\_VP8\_PAK\_OBJECT**

### VP8 PAK Object inline data:

#### Inline Data Description - VP8 PAK OBJECT

##### Y\_Mode for macroblock in non-B mode

0	DC_PRED
1	V_PRED
2	H_PRED
3	TM_PRED
4	B_PRED
5	NEARESTMV
6	NEARMV
7	ZEROMV
8	NEWMV
9	SPLITMV

##### 2 B mode

0	B_DC_PRED
1	B_TM_PRED
2	B_VE_PRED
3	B_HE_PRED
4	B_LD_PRED
5	B_RD_PRED
6	B_VR_PRED
7	B_VL_PRED
8	B_HD_PRED
9	B_HU_PRED
10	SPLIT_LEFT
11	SPLIT_ABOVE
12	SPLIT_ZERO
13	SPLIT_NEW

### VP8 Bitstream Formats

There are the following restrictions on the input compressed bitstream format:

1. No Zero Coefficient coded before EOB;
2. No zero coefficient coded, only EOB coded if all subblock coefficients are 0's.

## JPEG and MJPEG

### JPEG Decoder Commands

Following are JPEG Decoder Commands:

#### **MFD\_JPEG\_BSD\_OBJECT**

MFX\_JPEG\_PIC\_STATE command is used for both encoding and decoding. Note the duplicate bits and the "Exists If" rows that specify what the bits represent for Encoder and Decoder.

#### **MFX\_JPEG\_PIC\_STATE**

For JPEG decoding, the following program note is informative.

For **Rotation**, it is important to note that rotation of 90 or 270 degrees also requires exchanging **FrameWidthInBlksMinus1** with **FrameHeightInBlksMinus1** in the command. In addition, the rotation of 90 or 270 degrees also requires transportation of the quantization matrix will be transposed into the position (y, x).

**Chroma type** is determined by the values of horizontal and vertical sampling factors of the components ( $H_i$  and  $V_i$  where  $i$  is a component id) in the Frame header as shown in the following table.


	H1	H2	H3	V1	V2	V3
0: YUV400	r	Not available	Not available	r	Not available	Not available
1: YUV420	2	1	1	2	1	1
2: YUV422H_2Y	2	1	1	1	1	1
3: YUV444	1	1	1	1	1	1
4: YUV411	4	1	1	1	1	1
5: YUV422V_2Y	1	1	1	2	1	1
6: YUV422H_4Y	2	1	1	2	2	2
7: YUV422V_4Y	2	2	2	2	1	1

For YUV400, the value of  $V1$  can be 1, 2, or 3 and will be same as the value of  $H1$ , and the Minimum coded unit (MCU) is one 8x8 block. For the other chroma formats, if non-interleaved data, the MCU is one 8x8 block. For interleaved data, the MCU is the sequence of block units defined by the sampling factors of the components.


## Media VDBOX

For example, the following figures show the MCU structures of interleaved data and the decoding order of blocks in the MCU:


### 422H\_2Y




### 422H\_4Y



### 422V\_2Y




### 422V\_4Y





If picture width  $X$  in the Frame header is not a multiple of 8, the decoding process needs to extend the number of columns to complete the right-most sample blocks. If the component is to be interleaved, the decoding process needs to extend the number of samples by one or more additional blocks so that the number of blocks is an integer multiple of  $H_i$ . In other words, "The number of blocks in width" in the table should be an integer multiple of  $(8 \times H_1)$ . Similarly, if picture height  $Y$  in the Frame header is not a multiple of 8, the decoding process needs to extend the number of lines to complete bottom-most block-row. If the component is to be interleaved, the decoding process also needs to extend the number of lines by one or more additional block-rows so that the number of block-row is an integer multiple of  $(8 \times V_1)$ . For example, if non-interleaved YUV411 with  $X=270$ , then "The number of blocks in width" shall be  $(270 + 7) / 8 = 34$ , where "/" is integer division. Therefore, **FrameWidthInBlksMinus1** is set to 33. However, for interleaved data, "The number of blocks in width" shall be  $((270 + 31) / 32) \times 4 = 36$ . Therefore, **FrameWidthInBlksMinus1** is set to 35.

VertUpSamplingEnb is used to convert an input chroma420 to an output chroma422 in the surface format of YUY2 or UYVY. To enable this flag, the input should be interleaved Scan, InputFormatYUV should be set to YUV420, and OutputFormatYUV should be set to YUY2 or UYVY. Vertical 2:1 up-sampling is only applied to chroma blocks where each line of  $8 \times 8$  block pixels is replicated to make  $8 \times 16$  U/V blocks. For example:



VertDownSamplingEnb is used to convert an input chroma422 to an output chroma420 in the surface format NV12. To enable this flag, the input should be interleaved Scan, InputFormatYUV should be set to YUV422H\_2Y or YUV422H\_4Y, and OutputFormatYUV should be set to NV12. Combined with AvgDownSampling flag, the following table and figures show the down-sampling methods.

VertDownSamplingEnb	AvgDownSampling	Down-Sampling Methods
0	0 or 1	No down-sampling.
1	0	Drop every other line: 
1	1	Average vertically neighboring two pixels: 

The recent history for JPEG Decoder Commands are described in the following:

- If the InputFormat is YUV400 or YUV444 or YUV411, then output cannot be NV12, YUY2 or UYVY, it has to be planar. But for 420 and 422 InputFormat, there's a choice of having Planar, NV12, YUY2 or UYVY OutputFormat. And the surface state should be programmed accordingly.
- Refer "Output Format YUV" field for more details.

### MFJ\_PEG\_HUFF\_TABLE\_STATE

## JPEG Encoder Commands

Following are JPEG Encoder Commands:

MFX\_JPEG\_PIC\_STATE command is used for both encoding and decoding. Note the duplicate bits and the "Exists If" rows that specify what the bits represent for Encoder and Decoder.

**MFX\_JPEG\_PIC\_STATE**

**Programming Note:** For completion of partial MCUs in JPEG encoding, it is important to note the following:

If the image's dimensions are not an exact multiple of the MCU size, the encoded data should include padding to round up to the next complete MCU, which is called completion of partial MCU. If the number of lines is not aligned with MCU structure (not a multiple of MCU size, i.e. 8, 16, 32), the encoding process needs to extend the number of lines to complete the bottom-most MCU-row. Similarly, if the number of samples per line is not aligned with MCU structure, the encoding process needs to extend the number of columns to complete the right-most sample MCUs. JPEG standard recommends that any incomplete MCUs be completed by replication of the right-most column and the bottom line of each component Y, U, and V.

The following equations are used to set the command for encoding partial MCUs.

$$\text{FrameWidthInBlksMinus1} = (((X + (H_1 * 8 - 1)) / (H_1 * 8)) * H_1) - 1$$

$$\text{FrameHeightInBlksMinus1} = (((Y + (V_1 * 8 - 1)) / (V_1 * 8)) * V_1) - 1$$

```

For YUV400,
  PixelsInHoriLastMCU = X % 8
  PixelsInVertLastMCU = Y % 8

For YUV420,
  PixelsInHoriLastMCU = X % 16 if X % 2 = 0, ((X % 16) + 1) % 16 if X % 2 = 1
  PixelsInVertLastMCU = Y % 16 if Y % 2 = 0, ((Y % 16) + 1) % 16 if Y % 2 = 1

For YUV422H_2Y,
  PixelsInHoriLastMCU = X % 16 if X % 2 = 0, ((X % 16) + 1) % 16 if X % 2 = 1
  PixelsInVertLastMCU = Y % 8
  
```

X: the number of samples per line in Y-image

Y: the number of lines in Y-image

H1: horizontal sampling factor of Y-image in the Frame header

V1: vertical sampling factor of Y-image in the Frame header

Note that PixelsInHoriLastMCU=0 does not mean the num of pixels in the right-most MCUs = 0, but does mean that the right-most MCUs are fully filled with pixels, i.e., not a partial MCU.

For example, for input image dimension 17x26 pixels and an interleaved Scan, the following equations and the table show how to set the command for each OutputMcuStructure.

	YUV400	YUV420	YUV422H_2Y
MCU size of Y	8x8	16x16	16x8

	YUV400	YUV420	YUV422H_2Y
MCU size of U and V	8x8	8x8	8x8
$H_1$ and $V_1$	1, 1	2, 2	2, 1
<b>FrameWidthInBlksMinus1</b>	2	3	3
<b>FrameHeightInBlksMinus1</b>	3	3	3
PixelsInHoriLastMCU	1	2	2
PixelsInVertLastMCU	2	10	2


**MFC\_JPEG\_SCAN\_OBJECT**

**MFC\_JPEG\_HUFF\_TABLE\_STATE**

The JPEG standard Table K.5 shows the real table of code length and code word as follows:

Run/Size	Code length	Code word
0/0 (EOB)	4	1010
0/1	2	00
0/2	2	01
0/3	3	100
0/4	4	1011
0/5	5	11010
0/6	7	1111000
0/7	8	11111000
0/8	10	1111110110
0/9	16	1111111110000010
0/A	16	1111111110000011

It is not necessary to send Run/size in the command as driver will send the increasing order of run/size. Each symbol aligns to a DWord with the following byte structure. Each DWord (a group of 4 bytes) contains Byte0 for Code length, Byte1 and Byte2 for Code word, and Byte3 for dummy.



Driver will program to always send 12 pairs of Code length and Code Word in DC coefficient table and 162 pairs in AC coefficient table. When a Huffman table contains valid full entries of Run/Size, all the Code word and Code length will not be zero. If a Huffman table is customized or optimized, the table can contain smaller set of Code length and Code Word, i.e., the number of entries of the real Huffman table will be less than 12 for DC, or less than 162 for AC. For the customized Huffman table, driver will set the missing entry (Run/Size) to Code length = 0 and Code word = 0.

**MFx\_PAK\_INSERT\_OBJECT**

**More Decoder and Encoder**

**MFD IT Mode Decode Commands**

These are decoder-only commands to support the IT-mode specified in DXVA interface.


**MFD\_IT\_OBJECT**

**Common Indirect IT-COEFF Data Structure**

Transform-domain residual data block in AVC-IT, VC1-IT and MPEG2-IT mode follows the same data structure.

The indirect IT-COEFF data start address in MFD\_IT\_OBJECT command specifies the doubleword aligned address of the first non-zero DCT coefficient of the first block of the macroblock. Only the non-zero coefficients are present in the data buffer and they are packed in the 8x8 block sequence of Y0, Y1, Y2, Y3, Cb4 and Cr5, as shown in *Common Indirect IT-COEFF Data Structure*. When an 8x8 block is further subdivided into 4x4 subblocks, the coefficients, if present, are organized in the subblock order. The smallest subblock division is referred to as a **transform block**. The indirect IT-COEFF data length in the command includes all the non-zero coefficients for the macroblock. It must be doubleword aligned.

**Structure of the IDCT Compressed Data Buffer**



Each non-zero coefficient in the indirect data buffer is contained in a doubleword-size data structure consisting of the coefficient index, end of block (EOB) flag and the fixed-point coefficient value in 2's compliment form. As shown in *Common Indirect IT-COEFF Data Structure*, *index* is the row major 'raster' index of the coefficient **within a transform block** (please note that it is not converted to 8x8 block basis). A coefficient is a 16-bit value in 2's complement.

### Structure of a transform-domain residue unit

DWord	Bit	Description
0	31:16	<b>Transform-Domain Residual (coefficient) Value.</b> This field contains the value of the non-zero transform-domain residual data in 2's compliment.
	15:7	Reserved: MBZ
	6:1	<p><b>Index.</b> This field specifies the raster-scan address (raw address) of the coefficient within the transform block. For a coefficient at Cartesian location (row, column) = (y, x) in a transform block of width W, Index is equal to (y * W + x). For example, coefficient at location (row, column) = (0, 0) in a 4x4 transform block has an index of 0; that at (2, 3) has an index of 2*4 + 3 = 11.</p> <p>The valid range of this field depends on the size of the transform block.</p> <p>Format = U6</p> <p>Range = [0, 63]</p>
	0	<b>EOB (End of Block).</b> This field indicates whether the transform-domain residue is the last one of the current transform block.

### Allowed transform block dimensions per coding standard

Transform Block Dimension	AVC	VC1	MPEG2
8x8	Yes	Yes	Yes
8x4	No	Yes	No
4x8	No	Yes	No
4x4	Yes	Yes	No

For AVC, there is intra16x16 mode, in which the DC Luma coefficients of all 4x4 sub-blocks within the current MB are sent separately in its own 4x4 Luma block. As such, only 15 coefficients remains in each of the 16 4x4 Luma blocks.

### Inline Data Description in AVC-IT Mode

The Inline Data includes all the required MB decoding states, extracted primarily from the Slice Data, MB Header and their derivatives. It provides information for the following operations:

1. Inverse Quantization
2. Inverse Transform
3. Intra and inter-Prediction decoding operations
4. Internal error handling

IT Mode supports only packed MV data as specified in the DXVA spec.

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFD\_IT\_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC\_AVC\_PAK\_OBJECT command.

The inline data has been designed to match the DXVA 2.0, with the exception of the starting byte (DW0:0-7) and the ending dword (DW7:0-31).

The Deblocker Filter Control flags (FilterInternalEdgesFlag, FilterTopMbEdgeFlag and FilterLeftMbEdgesFlag) are generated by H/W, which are depending on MbaffFrameFlag, CurrMbAddr, PicWidthInMbs and disable\_deblocking\_filter\_idc states.

Current MB [x,y] address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.

DWord	Bit	Description
0	31:24	<p><b>MvQuantity</b></p> <p>Specify the number of MVs (in unit of motion vector, 4 bytes each) to be fetched for motion compensation operation.</p> <p>Decoder IT mode only supports packed MV format (DXVA). This field specifies the exact number of MVs present for the current MB.</p> <p>For a P-Skip MB, there is still 1 MV being sent (Skip MV is sent explicitly); for a B-Direct/Skip MB, there are 2 MVs being sent.</p> <p>For an Intra-MB, MvQuantity is set to 0.</p> <p>MvQuantity = 0, signifies there is no MV indirect data for the current MB.</p> <p>This field must be set in consistent with <b>Indirect MV Data Length</b>, so as not to exceed its bound</p> <p>Unsigned.</p>
	23:20	Reserved MBZ (DXVA)
	19	<p><b>DcBlockCodedYFlag</b></p> <p>1 – the 4x4 DC-only Luma sub-block of the Intra16x16 coded MB is present; it is still possible that all DC coefficients are zero.</p> <p>0 – no 4x4 DC-only Luma sub-block is present; either not in Intra16x16 MB mode or all DC coefficients are zero.</p>
	18	<p><b>DcBlockCodedCbFlag</b></p> <p>For 4:2:0 case :</p> <p>1 – the 2x2 DC-only Chroma Cb sub-block of all coded MB (any type) is present; it is still possible that all DC coefficients are zero.</p> <p>0 – no 2x2 DC-only Chroma Cb sub-block is present; all DC coefficients are zero.</p>
	17	<p><b>DcBlockCodedCrFlag</b></p> <p>For 4:2:0 case :</p> <p>1 – the 2x2 DC-only Chroma Cr sub-block of all coded MB (any type) is present; it</p>

DWord	Bit	Description
		<p>is still possible that all DC coefficients are zero.</p> <p>0 – no 2x2 DC-only Chroma Cr sub-block is present; all DC coefficients are zero.</p>
	16	Reserved MBZ (DXVA)
	15	<p><b>Transform8x8Flag</b></p> <p>0: indicates the current MB is coded with 4x4 transform and therefore the luma residuals are presented in 4x4 blocks.</p> <p>1: indicates the current MB is coded with 8x8 transform and therefore the luma residuals are presented in 8x8 blocks.</p> <p>Same as the transform_size_8x8_flag syntax element in AVC spec.</p>
	14	<p><b>MbFieldFlag</b></p> <p>This field specifies whether current macroblock is coded as a field or frame macroblock in MBAFF mode.</p> <p>1 = Field macroblock</p> <p>0 = Frame macroblock</p> <p>This field is exactly the same as FIELD_PIC_FLAG syntax element in non-MBAFF mode.</p> <p>Same as the mb_field_decoding_flag syntax element in AVC spec.</p>
	13	<p><b>IntraMbFlag</b></p> <p>This field specifies whether the current macroblock is an Intra (I) macroblock.</p> <p>0 – not an intra MB</p> <p>1 – is an intra MB</p> <p>I_PCM is considered as Intra MB.</p> <p>For I-picture MB (IntraPicFlag =1), this field must set to 1.</p> <p>This flag must be set in consistent with the interpretation of MbType (inter or intra modes).</p>
	12:8	<p><b>MbType</b></p> <p>This field carries the Macroblock Type. The meaning depends on IntraMbFlag.</p> <p>If IntraMbFlag is 1, this field is the intra macroblock type as defined in MbType definition for Intra Macroblock .</p> <p>If IntraMbFlag is 0, this field is the inter macroblock type as defined in the first two columns of MbType definition for Inter Macroblock (and MbSkipflag = 0). All macroblock types in a P Slice are mapped into the corresponding types in a B Slice. Skip and Direct modes are converted into its corresponding processing</p>

DWord	Bit	Description																																
		modes. Programming note: It is exactly matched with that of DXVA 2.0.																																
	7	<p><b>FieldMbPolarityFlag</b></p> <p>This field indicates the field polarity of the current macroblock.</p> <p>Within a MbAff frame picture, this field may be different per macroblock and is set to 1 only for the second macroblock in a MbAff pair if FieldMbFlag is set. Otherwise, it is set to 0.</p> <p>Within a field picture, this field is set to 1 if the current picture is the bottom field picture. Otherwise, it is set to 0. It is a constant for the whole field picture.</p> <p>This field is only valid for MBAFF frame picture. It is reserved and set to 0 for a progressive frame picture or a field picture.</p> <p>0 = Current macroblock is a field macroblock from the <b>top</b> field (first in a MBAFF pair)</p> <p>1 = Current macroblock is a field macroblock from the <b>bottom</b> field (second in a MBAFF pair)</p>																																
	6	<p><b>IsLastMB</b></p> <p>1 – the current MB is the last MB in the current Slice</p> <p>0 – the current MB is not the last MB in the current Slice</p>																																
	5-4	Reserved MBZ (Intel encoder)																																
	3:0	Reserved MBZ (DXVA Decoder)																																
1	31:16	<p><b>CbpY[bit 15:0] (Coded Block Pattern Y)</b></p> <p>For 4x4 sub-block (when <b>Transform8x8flag</b> = 0 or in intra16x16) : block in intra16x16) in a MB. The 4x4 Luma sub-blocks are numbered as</p> <table border="1" data-bbox="334 1402 719 1761"> <tbody> <tr> <td>bl k0</td> <td>1</td> <td>4</td> <td>5</td> <td></td> <td>14</td> <td>11</td> <td>10</td> </tr> <tr> <td>bl k2</td> <td>3</td> <td>6</td> <td>7</td> <td>bit 13</td> <td>12</td> <td>9</td> <td>8</td> </tr> <tr> <td>bl k8</td> <td>9</td> <td>12</td> <td>13</td> <td>bit 7</td> <td>6</td> <td>3</td> <td>2</td> </tr> <tr> <td>bl k10</td> <td>11</td> <td>14</td> <td>15</td> <td>bit 5</td> <td>4</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p>The cbpY bit assignment is cbpY bit [15 – X] for sub-block_num X.</p> <p>For 8x8 block (when <b>Transform8x8flag</b> = 1)</p>	bl k0	1	4	5		14	11	10	bl k2	3	6	7	bit 13	12	9	8	bl k8	9	12	13	bit 7	6	3	2	bl k10	11	14	15	bit 5	4	1	0
bl k0	1	4	5		14	11	10																											
bl k2	3	6	7	bit 13	12	9	8																											
bl k8	9	12	13	bit 7	6	3	2																											
bl k10	11	14	15	bit 5	4	1	0																											

DWord	Bit	Description								
		<p>Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored. The 8x8 Luma blocks are numbered as</p> <table border="1"> <tr> <td>bl k0</td> <td>1</td> <td>bit 3</td> <td>2</td> </tr> <tr> <td>bl k2</td> <td>3</td> <td>bit 1</td> <td>0</td> </tr> </table> <p>The cbpY bit assignment is cbpY bit [3 – X] for block_num X.</p> <p>0 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is not present (because all coefficient values are zero)</p> <p>1 in a bit – indicates the corresponding 8x8 block or 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).</p>	bl k0	1	bit 3	2	bl k2	3	bit 1	0
bl k0	1	bit 3	2							
bl k2	3	bit 1	0							
	15:8	<p><b>VertOrigin (Vertical Origin).</b> This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks.</p> <p>For field macroblock pair in MBAFF frame, the vertical origins for both macroblocks should be set as if they were located in corresponding field pictures. For example, for field macroblock pair originated at (16, 64) pixel location in an MBAFF frame picture, the Vertical Origin for both macroblocks should be set as 2 (macroblocks). Whether the current macroblock is the first/second (top/bottom) in a MBAFF pair is specified by <b>FieldMbPolarityFlag</b>.</p> <p>The macroblocks with (<b>VertOrigin, HorzOrigin</b>) must be delivered in the strict order as coded in the bitstream (raster order for progressive frame or field pictures and MBAFF pair order for MBAFF pictures). No gap is allowed. Otherwise, hardware behavior is undefined.</p> <p>Format = U8 in unit of macroblock.</p>								
	7:0	<p><b>HorzOrigin (Horizontal Origin).</b> This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks.</p> <p>Format = U8 in unit of macroblock.</p>								
2	31:16	<p><b>CbpCr (Coded Block Pattern Cr 4:2:0-only)</b></p> <p>Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored (only valid for 4:2:2 and 4:4:4). The 4x4 Chroma Cr sub-blocks are numbered as</p> <table border="1"> <tr> <td>bl k0</td> <td>1</td> <td>bit 3</td> <td>2</td> </tr> <tr> <td>bl k2</td> <td>3</td> <td>bit 1</td> <td>0</td> </tr> </table> <p>The cbpCr bit assignment is cbpCr bit [3 – X] for sub-block_num X.</p>	bl k0	1	bit 3	2	bl k2	3	bit 1	0
bl k0	1	bit 3	2							
bl k2	3	bit 1	0							

DWord	Bit	Description								
		<p>0 in a bit – indicates the corresponding 4x4 sub-block is not present (because all coefficient values are zero)</p> <p>1 in a bit – indicates the corresponding 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).</p> <p>For monochrome, this field is ignored.</p>								
	15-0	<p><b>CbpCb (Coded Block Pattern Cb 4:2:0-only)</b></p> <p>Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored (only valid for 4:2:2 and 4:4:4). The 4x4 Chroma Cb sub-blocks are numbered as</p> <table border="1" data-bbox="337 680 527 842"> <tr> <td>bl k0</td> <td>1</td> <td>bit 3</td> <td>2</td> </tr> <tr> <td>bl k2</td> <td>3</td> <td>bit 1</td> <td>0</td> </tr> </table> <p>The cbpCb bit assignment is cbpCb bit [3 – X] for sub-block_num X.</p> <p>0 in a bit – indicates the corresponding 4x4 sub-block is not present (because all coefficient values are zero)</p> <p>1 in a bit – indicates the corresponding 4x4 sub-block is present (although it is still possible to have all its coefficients be zero – bad coding).</p> <p>For monochrome, this field is ignored.</p>	bl k0	1	bit 3	2	bl k2	3	bit 1	0
bl k0	1	bit 3	2							
bl k2	3	bit 1	0							
3	31:24	<b>Reserved MBz</b>								
	23:16	<p><b>QpPrimeCr</b></p> <p>Driver is responsible for deriving the QpPrimeCr from QpPrimeY.</p> <p>For 8-bit pixel data, QpCr is the same as QpPrimeCr, and it takes on a value in the range of 0 to 51, positive integer.</p>								
	15:8	<p><b>QpPrimeCb</b></p> <p>Driver is responsible for deriving the QpPrimeCb from QpPrimeY.</p> <p>For 8-bit pixel data, QpCb is the same as QpPrimeCb, and it takes on a value in the range of 0 to 51, positive integer.</p>								
	7:0	<p><b>QpPrimeY</b></p> <p>This is the per-MB QP value specified for the current MB.</p> <p>For 8-bit pixel data, QpY is the same as QpPrimeY, and it takes on a value in the range of 0 to 51, positive integer.</p>								

DWord	Bit	Description
4 to 6	31:0 Each	For intra macroblocks, definition of these fields are specified in Inline data subfields for an Intra Macroblock  For inter macroblocks, definition of these fields are specified in Inline data subfields for an Inter Macroblock

### Indirect Data Format in AVC-IT Mode

Indirect data in AVC-IT mode consist of Motion Vectors, Transform-domain Residue (Coefficient) and ILDB control data. All three data records have variable size. Size of each Motion Vector record is determined by the MvQuantity value as shown in *Indirect Data Format in AVC-IT Mode*. ILDB control record is fixed at the same size for all MBs in a picture. Coefficient data record is variable size per MB, since it may only consist of non-zero coefficients.

Each MV is represented in 4 bytes, in the form of

- Lower 2 bytes : horizontal MVx component in q-pel units
- Upper 2 bytes : vertical MVy component in q-pel units
- Integer distance is measured in unit of samples in the frame or field grid position.
- Chroma MVs are not sent and are derived in the H/W.

### Indirect MV record size in AVC-IT mode

Macroblock Type	MVQuant
BP_L0_16x16	1
B_L1_16x16	1
B_Bi_16x16	2
BP_L0_L0_16x8	2
BP_L0_L0_8x16	2
B_L1_L1_16x8	2
B_L1_L1_8x16	2
B_L0_L1_16x8	2
B_L0_L1_8x16	2
B_L1_L0_16x8	2

Macroblock Type	MVQuant
B_L1_L0_8x16	2
B_L0_Bi_16x8	3
B_L0_Bi_8x16	3
B_L1_Bi_16x8	3
B_L1_Bi_8x16	3
B_Bi_L0_16x8	3
B_Bi_L0_8x16	3
B_Bi_L1_16x8	3
B_Bi_L1_8x16	3
B_Bi_Bi_16x8	4
B_Bi_Bi_8x16	4
<b>BP_8x8</b>	Sum

For macroblock type of BP\_8x8, MvQuant takes the sum of value MvQ[i] of the four individual 8x8 sub macroblocks.

SubMbShape[i]	SubMbPredMode[i]	Description	MvQ[i]
0	0	BP_L0_8x8	1
0	1	B_L1_8x8	1
0	2	B_BI_8x8	2
1	0	BP_L0_8x4	2
1	1	B_L1_8x4	2
1	2	B_BI_8x4	4
2	0	BP_L0_4x8	2
2	1	B_L1_4x8	2
2	2	B_BI_4x8	4
3	0	BP_L0_4x4	4
3	1	B_L1_4x4	4
3	2	B_BI_4x4	8

### Indirect data Deblocking Filter Control block in AVC-IT mode:

AVC Deblocker Control Data record has a fixed size for each MB in a picture and is 48 bytes or 12 Dwords in size.

DWord	Bit	Description
0	31:24	Reserved : MBZ (DXVA Decoder)
	23	<b>FilterTopMbEdgeFlag</b>
	22	<b>FilterLeftMbEdgeFlag</b>
	21	<b>FilterInternal4x4EdgesFlag</b>
	20	<b>FilterInternal8x8EdgesFlag</b>
	19	<b>FieldModeAboveMbFlag</b>
	18	<b>FieldModeLeftMbFlag</b>
	17	<b>FieldModeCurrentMbFlag</b>
	16	<b>MbaffFrameFlag</b> (DXVA Decoder reserved bit)
	15:8	<b>VertOrigin</b> Current MB y position (address)
	7:0	<b>HorzOrigin</b> Current MB x position (address)
1	31:30	<b>bS_h13</b> 2-bit boundary strength for internal top horiz 4-pixel edge 3
	29:28	<b>bS_h12</b> 2-bit boundary strength for internal top horiz 4-pixel edge 2
	27:26	<b>bS_h11</b> 2-bit boundary strength for internal top horiz 4-pixel edge 1
	25:24	<b>bS_h10</b> 2-bit boundary strength for internal top horiz 4-pixel edge 0
	23:22	<b>bS_v33</b> 2-bit boundary strength for internal right vert 4-pixel edge 3
	21:20	<b>bS_v23</b> 2-bit boundary strength for internal right vert 4-pixel edge 2
	19:18	<b>bS_v13</b> 2-bit boundary strength for internal right vert 4-pixel edge 1
	17:16	<b>bS_v03</b> 2-bit boundary strength for internal right vert 4-pixel edge 0
	15:14	<b>bS_v32</b> 2-bit boundary strength for internal mid vert 4-pixel edge 3
	13:12	<b>bS_v22</b> 2-bit boundary strength for internal mid vert 4-pixel edge 2
	11:10	<b>bS_v12</b> 2-bit boundary strength for internal mid vert 4-pixel edge 1
	9:8	<b>bS_v02</b> 2-bit boundary strength for internal mid vert 4-pixel edge 0
	7:6	<b>bS_v31</b> 2-bit boundary strength for internal left vert 4-pixel edge 3
	5:4	<b>bS_v21</b> 2-bit boundary strength for internal left vert 4-pixel edge 2
	3:2	<b>bS_v11</b> 2-bit boundary strength for internal left vert 4-pixel edge 1
1:0	<b>bS_v01</b> 2-bit boundary strength for internal left vert 4-pixel edge 0	
2	31:28	<b>bS_v30_0</b> 4-bit boundary strength for Left0 4-pixel edge 3 (MSbit is wasted)
	17:24	<b>bS_v20_0</b> 4-bit boundary strength for Left0 4-pixel edge 2 (MSbit is wasted)
	23:20	<b>bS_v10_0</b> 4-bit boundary strength for Left0 4-pixel edge 1 (MSbit is wasted)
	19:16	<b>bS_v00_0</b> 4-bit boundary strength for Left0 4-pixel edge 0 (MSbit is wasted)
	15:14	<b>bS_h33</b> 2-bit boundary strength for internal bot horiz 4-pixel edge 3
	13:12	<b>bS_h32</b> 2-bit boundary strength for internal bot horiz 4-pixel edge 2

DWord	Bit	Description
	11:10	<b>bS_h31</b> 2-bit boundary strength for internal bot horiz 4-pixel edge 1
	9:8	<b>bS_h30</b> 2-bit boundary strength for internal bot horiz 4-pixel edge 0
	7:6	<b>bS_h23</b> 2-bit boundary strength for internal mid horiz 4-pixel edge 3
	5:4	<b>bS_h22</b> 2-bit boundary strength for internal mid horiz 4-pixel edge 2
	3:2	<b>bS_h21</b> 2-bit boundary strength for internal mid horiz 4-pixel edge 1
	1:0	<b>bS_h20</b> 2-bit boundary strength for internal mid horiz 4-pixel edge 0
3	31:28	<b>bS_h03_0</b> 4-bit boundary strength for Top0 4-pixel edge 3 (MSbit is wasted)
	27:24	<b>bS_h02_0</b> 4-bit boundary strength for Top0 4-pixel edge 2 (MSbit is wasted)
	23:20	<b>bS_h01_0</b> 4-bit boundary strength for Top0 4-pixel edge 1 (MSbit is wasted)
	19:16	<b>bS_h00_0</b> 4-bit boundary strength for Top0 4-pixel edge 0 (MSbit is wasted)
	15:12	<b>bS_v03</b> 4-bit boundary strength for Left1 4-pixel edge 3 (MSbit is wasted)
	11:8	<b>bS_v02</b> 4-bit boundary strength for Left1 4-pixel edge 2 (MSbit is wasted)
	7:4	<b>bS_v01</b> 4-bit boundary strength for Left1 4-pixel edge 1 (MSbit is wasted)
	3:0	<b>bS_v00</b> 4-bit boundary strength for Left1 4-pixel edge 0 (MSbit is wasted)
4	31:24	<b>bIndexBinternal_Y</b> Internal index B for Y
	23:16	<b>bIndexAinternal_Y</b> Internal index A for Y
	15:12	<b>bS_h03_1</b> 4-bit boundary strength for Top1 4-pixel edge 3 (MSbit is wasted)
	11:8	<b>bS_h02_1</b> 4-bit boundary strength for Top1 4-pixel edge 2 (MSbit is wasted)
	7:4	<b>bS_h01_1</b> 4-bit boundary strength for Top1 4-pixel edge 1 (MSbit is wasted)
	3:0	<b>bS_h00_1</b> 4-bit boundary strength for Top1 4-pixel edge 0 (MSbit is wasted)
5	31:24	<b>bIndexBleft1_Y</b>
	23:16	<b>bIndexAleft1_Y</b>
	15:8	<b>bIndexBleft0_Y</b>
	7:0	<b>bIndexAleft0_Y</b>
6	31:24	<b>bIndexBtop1_Y</b>
	23:16	<b>bIndexAtop1_Y</b>
	15:8	<b>bIndexBtop0_Y</b>
	7:0	<b>bIndexAtop0_Y</b>
7	31:24	<b>bIndexBleft0_Cb</b>
	23:16	<b>bIndexAleft0_Cb</b>
	15:8	<b>bIndexBinternal_Cb</b>
	7:0	<b>bIndexAinternal_Cb</b>
8	31:24	<b>bIndexBtop0_Cb</b>
	23:16	<b>bIndexAtop0_Cb</b>
	15:8	<b>bIndexBleft1_Cb</b>
	7:0	<b>bIndexAleft1_Cb</b>

DWord	Bit	Description
9	31:24	<b>bIndexBinternal_Cr</b>
	23:16	<b>bIndexAinternal_Cr</b>
	15:8	<b>bIndexBtop1_Cb</b>
	7:0	<b>bIndexAtop1_Cb</b>
10	31:24	<b>bIndexBleft1_Cr</b>
	23:16	<b>bIndexAleft1_Cr</b>
	15:8	<b>bIndexBleft0_Cr</b>
	7:0	<b>bIndexAleft0_Cr</b>
11	31:24	<b>bIndexBtop1_Cr</b>
	23:16	<b>bIndexAtop1_Cr</b>
	15:8	<b>bIndexBtop0_Cr</b>
	7:0	<b>bIndexAtop0_Cr</b>

### Inline Data Description in VC1-IT Mode

DWord	Bits	Description										
+0	31:28	<p><b>MvFieldSelect.</b> A bit-wise representation indicating which field in the reference frame is used as the reference field for current field. It's only used in decoding interlaced pictures.</p> <p>This field is valid for non-intra macroblock only.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>28</td> <td>Forward predict of current frame/field or TOP field of interlace frame, or block 0 in 4MV mode.</td> </tr> <tr> <td>29</td> <td>Backward predict of current frame/field or TOP field of interlace frame, or forward predict for block 1 in 4MV mode.</td> </tr> <tr> <td>30</td> <td>Forward predict of BOTTOM field of interlace frame, or block 2 in 4MV mode.</td> </tr> <tr> <td>31</td> <td>Backward predict of BOTTOM field of interlace frame, or forward predict for block 3 in 4MV mode.</td> </tr> </tbody> </table> <p>Each corresponding bit has the following indication.</p> <p>0 = The prediction is taken from the <u>top</u> reference field.</p> <p>1 = The prediction is taken from the <u>bottom</u> reference field.</p>	Bit	Description	28	Forward predict of current frame/field or TOP field of interlace frame, or block 0 in 4MV mode.	29	Backward predict of current frame/field or TOP field of interlace frame, or forward predict for block 1 in 4MV mode.	30	Forward predict of BOTTOM field of interlace frame, or block 2 in 4MV mode.	31	Backward predict of BOTTOM field of interlace frame, or forward predict for block 3 in 4MV mode.
Bit	Description											
28	Forward predict of current frame/field or TOP field of interlace frame, or block 0 in 4MV mode.											
29	Backward predict of current frame/field or TOP field of interlace frame, or forward predict for block 1 in 4MV mode.											
30	Forward predict of BOTTOM field of interlace frame, or block 2 in 4MV mode.											
31	Backward predict of BOTTOM field of interlace frame, or forward predict for block 3 in 4MV mode.											
	27	<b>Reserved.</b> MBZ										
	26	<p><b>MvFieldSelectChroma .</b> This field specifies the polarity of reference field for chroma blocks when their motion vector is derived in <b>Motion4MV</b> mode for interlaced (field) picture.</p> <p>Non-intra macroblock only. This field is derived from MvFieldSelect.</p>										

DWord	Bits	Description
		<p>0 = The prediction is taken from the <u>top</u> reference field.</p> <p>1 = The prediction is taken from the <u>bottom</u> reference field.</p>
	25:24	<p><b>MotionType – Motion Type</b></p> <p>For frame picture, a macroblock may only be either 00 or 10.</p> <p>For interlace picture, a macroblock may be of any motion types. It can be 01 if and only if DctType is 1.</p> <p>This field is 00 if and only if IntraMacroblock is 1.</p> <p>00 = Intra</p> <p>01 = Field Motion.</p> <p>10 = Frame Motion or no motion.</p> <p>Others = Reserved.</p>
	23	<b>Reserved.</b> MBZ
	22	<p><b>MvSwitch.</b> This field specifies whether the prediction needs to be switched from forward to backward or vice versa for single directional prediction for top and bottom fields of interlace frame B macroblocks.</p> <p>0 = No directional prediction switch from top field to bottom field</p> <p>1 = Switch directional prediction from top field to bottom field</p>
	21	<p><b>DctType.</b> This field specifies whether the residual data is coded as field residual or frame residual for interlaced picture. This field can be 1 only if MotionType is 00 (intra) or 01 (field motion).</p> <p>For progressive picture, this field must be set to '0', i.e. all macroblocks are frame macroblock.</p> <p>0 = Frame residual type.</p> <p>1 = Field residual type.</p>
	20	<p><b>OverlapTransform.</b> This field indicates whether overlap smoothing filter should be performed on I-block boundaries.</p> <p>0 = No overlap smoothing filter.</p> <p>1 = Overlap smoothing filter performed.</p>
	19	<p><b>Motion4MV.</b> This field indicates whether current macroblock a progressive P picture uses 4 motion vectors, one for each luminance block.</p> <p>It's only valid for progressive P-picture decoding. Otherwise, it is reserved and MBZ. For example, with MotionForward is 0, this field must also be set to 0.</p> <p>0 = 1MV-mode.</p>

DWord	Bits	Description
		1 = 4MV-mode.
	18	<p><b>MotionBackward.</b> This field specifies whether the backward motion vector is active for B-picture. This field must be 0 if Motion4MV is 1 (no backward motion vector in 4MV-mode).</p> <p>0 = No backward motion vector. 1 = Use backward motion vector(s).</p>
	17	<p><b>MotionForward.</b> This field specifies whether the forward motion vector is active for P and B pictures.</p> <p>0 = No forward motion vector. 1 = Use forward motion vector(s).</p>
	16	<p><b>IntraMacroblock.</b> This field specifies if the current macroblock is intra-coded. When set, Coded Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used).</p> <p>For field motion, this field indicates whether the top field of the macroblock is coded as intra.</p> <p>0 = Non-intra macroblock. 1 = Intra macroblock.</p>
	15:12	<p><b>LumaIntra8x8Flag – Luma Intra 8x8 Flag</b></p> <p>This field specifies whether each of the four 8x8 luminance blocks are intra or inter coded when Motion4MV is set to 4MV-Mode.</p> <p>Each bit corresponds to one block. "0" indicates the block is inter coded and "1" indicates the block is intra coded.</p> <p>When Motion4MV is not 4MV-Mode, this field is reserved and MBZ.</p> <p>Bit 15: Y0 Bit 14: Y1 Bit 13: Y2 Bit 12: Y3</p>
	11:6	<p><b>CBP - Coded Block Pattern</b></p> <p>This field specifies whether the 8x8 residue blocks in the macroblock are present or not.</p> <p>Each bit corresponds to one block. "0" indicates residue block isn't present, "1" indicates residue block is present.</p> <p>Note: For each block in an intra-coded macroblock or an intra-coded block in a P macroblock in 4MV-Mode, the corresponding CBP must be 1. Subsequently, there must be at least one coefficient (this coefficient might be zero) in the indirect data buffer associated with the block (i.e. residue block must be present).</p>

DWord	Bits	Description
		Bit 11: Y0 Bit 10: Y1 Bit 9: Y2 Bit 8: Y3 Bit 7: Cb4 Bit 6: Cr5
	5	<b>ChromaIntraFlag - Derived Chroma Intra Flag</b> This field specifies whether the chroma blocks should be treated as intra blocks based on motion vector derivation process in 4MV mode. 0 = Chroma blocks are not coded as intra. 1 = Chroma blocks are coded as intra
	4	<b>LastRowFlag – Last Row Flag</b> This field indicates that the current macroblock belongs to the last row of the picture. This field may be used by the kernel to manage pixel output when overlap transform is on. 0 = Not in the last row 1 = In the last row
	3	<b>LastMBInRow – This field indicates the last MB in row flag.</b>
	2:0	<b>Reserved.</b> MBZ
+1	32:26	<b>Reserved.</b> MBZ
	25:24	<b>OSEdgeMaskChroma</b> This field contains the overscan edge mask for the Chroma blocks. The left edge masks are hardware and the top edge masks are used by the kernel software. Bit 24: Top edge of block Cb/Cr Bit 25: Left edge of block Cb/Cr
	23:16	<b>OSEdgeMaskLuma</b> This field contains the overscan edge mask for the Luma blocks. The left edge masks are hardware and the top edge masks are used by the kernel software. Bit 16: Top edge of block Y0 Bit 17: Top edge of block Y1 Bit 18: Top edge of block Y2

DWord	Bits	Description
		Bit 19: Top edge of block Y3 Bit 20: Left edge of block Y0 Bit 21: Left edge of block Y1 Bit 22: Left edge of block Y2 Bit 23: Left edge of block Y3  <i>Programming Note: In order to create 8 predication bits from each edge mask bit, software may first create a 0, 1 vector by using a shr instruction with a step shift vector like 0, 1, 2, 3 (e.g. using immediate of type :v. Then each 0 or 1 of the LSB can be repeated by an and instruction to create 8 bits to the flag register. Alternatively, this can be achieved with one and instruction using a CURBE constant map of bit 0 and bit 1 mask.</i>
	15:8	<b>VertOrigin - Vertical Origin</b> In unit of macroblocks relative to the current picture (frame or field).
	7:0	<b>HorzOrigin - Horizontal Origin</b> In unit of macroblocks.
+2	31:16	<b>MotionVector[0].Vert</b>
	15:0	<b>MotionVector[0].Horz</b>
+3	31:0	<b>MotionVector[1]</b>
+4	31:0	<b>MotionVector[2]</b>
+5	31:0	<b>MotionVector[3]</b>
+6	31:0	<b>MotionVectorChroma</b>  This field is not valid for a field motion in an interlaced frame picture where 4 MVs for chroma blocks.  Notes: This field is derived from MotionVector[3:0] as described in the following section.

+7	31:24	<p><b>Subblock Code for Y3</b></p> <p>The following subblock coding definition applies to all 6 subblock coding bytes. Bits 7:6 are reserved.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center;">Subblock Partitioning (Bits [1:0]) Specify Transform uses for an 8x8 block</th> <th colspan="4" style="text-align: center;">Subblock Present (0 means not present, 1 means present)</th> </tr> <tr> <th style="text-align: center;">Bits [1:0]</th> <th style="text-align: center;">Meaning</th> <th style="text-align: center;">Bit 2</th> <th style="text-align: center;">Bit 3</th> <th style="text-align: center;">Bit 4</th> <th style="text-align: center;">Bit 5</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00</td> <td style="text-align: center;">Single 8x8 block (sb0)</td> <td style="text-align: center;">Sb0</td> <td style="text-align: center;">Don't care</td> <td style="text-align: center;">Don't care</td> <td style="text-align: center;">Don't care</td> </tr> <tr> <td style="text-align: center;">01</td> <td style="text-align: center;">Two 8x4 subblocks (sb0-1)</td> <td style="text-align: center;">Sb1 (bot)</td> <td style="text-align: center;">Sb0 (top)</td> <td style="text-align: center;">Don't care</td> <td style="text-align: center;">Don't care</td> </tr> <tr> <td style="text-align: center;">10</td> <td style="text-align: center;">Two 4x8 subblocks (sb0-1)</td> <td style="text-align: center;">Sb1 (right)</td> <td style="text-align: center;">Sb0 (left)</td> <td style="text-align: center;">Don't care</td> <td style="text-align: center;">Don't care</td> </tr> <tr> <td style="text-align: center;">11</td> <td style="text-align: center;">Four 4x4 subblocks (sb0-3)</td> <td style="text-align: center;">Sb3 (lower right)</td> <td style="text-align: center;">Sb2 (lower left)</td> <td style="text-align: center;">Sb1 (upper right)</td> <td style="text-align: center;">Sb0 (upper left)</td> </tr> </tbody> </table>	Subblock Partitioning (Bits [1:0]) Specify Transform uses for an 8x8 block		Subblock Present (0 means not present, 1 means present)				Bits [1:0]	Meaning	Bit 2	Bit 3	Bit 4	Bit 5	00	Single 8x8 block (sb0)	Sb0	Don't care	Don't care	Don't care	01	Two 8x4 subblocks (sb0-1)	Sb1 (bot)	Sb0 (top)	Don't care	Don't care	10	Two 4x8 subblocks (sb0-1)	Sb1 (right)	Sb0 (left)	Don't care	Don't care	11	Four 4x4 subblocks (sb0-3)	Sb3 (lower right)	Sb2 (lower left)	Sb1 (upper right)	Sb0 (upper left)
Subblock Partitioning (Bits [1:0]) Specify Transform uses for an 8x8 block		Subblock Present (0 means not present, 1 means present)																																				
Bits [1:0]	Meaning	Bit 2	Bit 3	Bit 4	Bit 5																																	
00	Single 8x8 block (sb0)	Sb0	Don't care	Don't care	Don't care																																	
01	Two 8x4 subblocks (sb0-1)	Sb1 (bot)	Sb0 (top)	Don't care	Don't care																																	
10	Two 4x8 subblocks (sb0-1)	Sb1 (right)	Sb0 (left)	Don't care	Don't care																																	
11	Four 4x4 subblocks (sb0-3)	Sb3 (lower right)	Sb2 (lower left)	Sb1 (upper right)	Sb0 (upper left)																																	
	23:16	<b>Subblock Code for Y2</b>																																				
	15:8	<b>Subblock Code for Y1</b>																																				
	7:0	<b>Subblock Code for Y0</b>																																				
+8	31:16	<b>Reserved.</b> MBZ																																				
	15:8	<b>Subblock Code for Cr</b>																																				
	7:0	<b>Subblock Code for Cb</b>																																				
+9	31:24	<b>ILDB control data for block Y3</b>																																				
	23:16	<b>ILDB control data for block Y2</b>																																				
	15:8	<b>ILDB control data for block Y1</b>																																				
	7:0	<b>ILDB control data for block Y0</b>																																				
+10	31:16	<b>Reserved</b>																																				
	15:8	<b>ILDB control data for Cr block</b>																																				
	7:0	<b>ILDB control data for Cb block</b>																																				

### Indirect Data Format in VC1-IT Mode

VC1-IT mode only contains IT-COEFF indirect data which is described in *Common Indirect IT-COEFF Data Structure*.

## Inline Data Description in MPEG2-IT Mode

The content in this command is similar to that in the MEDIA\_OBJECT command in IS mode described in the Media Chapter.

Each MFD\_IT\_OBJECT command corresponds to the processing of one macroblock. Macroblock parameters are passed in as inline data and the non-zero DCT coefficient data for the macroblock is passed in as indirect data.

*Inline Data Description in MPEG2-IT Mode* depicts the inline data format. Inline data starts at dword 7 of MFD\_IT\_OBJECT command. There are 7 dwords total.

### Inline data in MPEG2-IT Mode

DWord	Bit	Description																				
+0	31:28	<p><b>Motion Vertical Field Select.</b> A bit-wise representation of a long [2][2] array as defined in §6.3.17.2 of the <i>ISO/IEC 13818-2</i> (see also §7.6.4).</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>MVector[r]</th> <th>MVector[s]</th> <th>MotionVerticalFieldSelect Index</th> </tr> </thead> <tbody> <tr> <td>28</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>29</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>30</td> <td>1</td> <td>0</td> <td>2</td> </tr> <tr> <td>31</td> <td>1</td> <td>1</td> <td>3</td> </tr> </tbody> </table> <p>Format = MC_MotionVerticalFieldSelect.</p> <p>0 = The prediction is taken from the <u>top</u> reference field.</p> <p>1 = The prediction is taken from the <u>bottom</u> reference field.</p>	Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index	28	0	0	0	29	0	1	1	30	1	0	2	31	1	1	3
Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index																			
28	0	0	0																			
29	0	1	1																			
30	1	0	2																			
31	1	1	3																			
	27	Reserved (was Second Field)																				
	26	Reserved. (HWMC mode)																				
	25:24	<p><b>Motion Type.</b> When combined with the destination picture type (field or frame) this Motion Type field indicates the type of motion to be applied to the macroblock. See <i>ISO/IEC 13818-2</i> §6.3.17.1, Tables 6-17, 6-18. In particular, the device supports dual-prime motion prediction (11) in both frame and field picture type.</p> <p>Format = MC_MotionType</p> <table border="1"> <thead> <tr> <th rowspan="2">Value</th> <th>Destination = Frame</th> <th>Destination = Field</th> </tr> <tr> <th>Picture_Structure = 11</th> <th>Picture_Structure != 11</th> </tr> </thead> <tbody> <tr> <td>'00'</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>'01'</td> <td>Field</td> <td>Field</td> </tr> <tr> <td>'10'</td> <td>Frame</td> <td>16x8</td> </tr> <tr> <td>'11'</td> <td>Dual-Prime</td> <td>Dual-Prime</td> </tr> </tbody> </table>	Value	Destination = Frame	Destination = Field	Picture_Structure = 11	Picture_Structure != 11	'00'	Reserved	Reserved	'01'	Field	Field	'10'	Frame	16x8	'11'	Dual-Prime	Dual-Prime			
Value	Destination = Frame	Destination = Field																				
	Picture_Structure = 11	Picture_Structure != 11																				
'00'	Reserved	Reserved																				
'01'	Field	Field																				
'10'	Frame	16x8																				
'11'	Dual-Prime	Dual-Prime																				

DWord	Bit	Description
	23:22	Reserved. (Scan method)
	21	<p><b>DCT Type.</b> This field specifies the DCT type of the current macroblock. The kernel should ignore this field when processing Cb/Cr data. See <i>ISO/IEC 13818-2</i> §6.3.17.1. This field is zero if Coded Block Pattern is also zero (no coded blocks present).</p> <p>0 = MC_FRAME_DCT (Macroblock is frame DCT coded).</p> <p>1 = MC_FIELD_DCT (Macroblock is field DCT coded).</p>
	20	Reserved (was Overlap Transform - H261 Loop Filter).
	19	Reserved (was 4MV Mode - H263)
	18	<p><b>Macroblock Motion Backward.</b> This field specifies if the backward motion vector is active. See <i>ISO/IEC 13818-2</i> Tables B-2 through B-4.</p> <p>0 = No backward motion vector.</p> <p>1 = Use backward motion vector(s).</p>
	17	<p><b>Macroblock Motion Forward.</b> This field specifies if the forward motion vector is active. See <i>ISO/IEC 13818-2</i> Tables B-2 through B-4.</p> <p>0 = No forward motion vector.</p> <p>1 = Use forward motion vector(s).</p>
	16	<p><b>Macroblock Intra Type.</b> This field specifies if the current macroblock is intra-coded. When set, Coded Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used). See <i>ISO/IEC 13818-2</i> Tables B-2 through B-4.</p> <p>0 = Non-intra macroblock.</p> <p>1 = Intra macroblock.</p>
	15:12	<b>Reserved : MBZ</b>
	11:6	<p><b>Coded Block Pattern.</b> This field specifies whether blocks are present or not.</p> <p>Format = 6-bit mask.</p> <p>Bit 11: Y0</p> <p>Bit 10: Y1</p> <p>Bit 9: Y2</p> <p>Bit 8: Y3</p> <p>Bit 7: Cb4</p> <p>Bit 6: Cr5</p>
	5:4	Reserved. (Quantization Scale Code)
	3	LastMBInRow – This field indicates the last MB in each row.

DWord	Bit	Description
	2:0	Reserved: MBZ
+1	31:16	<b>Reserved : MBZ</b>
	15:8	<b>VertOrigin - Vertical Origin</b> In unit of macroblocks relative to the current picture (frame or field).
	7:0	<b>HorzOrigin - Horizontal Origin</b> In unit of macroblocks.
+2	31:16	<b>Motion Vectors – Field 0, Forward, Vertical Component.</b> Each vector component is a 16-bit two's-complement value. The vector is relative to the current macroblock location. According to ISO/IEC 13818-2 Table 8, the valid range of each vector component is [-2048, +2047.5], implying a format of s11.1. However, it should be noted that motion vector values are sign extended to 16 bits.
	15:0	<b>Motion Vectors – Field 0, Forward, Horizontal Component</b>
+3	31:16	<b>Motion Vectors – Field 0, Backward, Vertical Component</b>
	15:0	<b>Motion Vectors – Field 0, Backward, Horizontal Component</b>
+4	31:16	<b>Motion Vectors – Field 1, Forward, Vertical Component</b>
	15:0	<b>Motion Vectors – Field 1, Forward, Horizontal Component</b>
+5	31:16	<b>Motion Vectors – Field 1, Backward, Vertical Component</b>
	15:0	<b>Motion Vectors – Field 1, Backward, Horizontal Component</b>

## Indirect Data Format in MPEG2-IT Mode

MPEG2-IT mode only contains IT-COEFF indirect data which is described in Section *Common Indirect IT-COEFF Data Structure*.

## MFX Deblocking Commands

Following are MFX Deblocking Commands:

**MFX\_DBK\_OBJECT**

## MFX Error Handling

This topic is currently under development.

## Encoder StreamOut Mode Data Structure Definition

When StreamOut is enabled, per MB (and/or per Slice, per Picture) intermediated coding data (for example, bit allocated for each MB, and so on) are sent to the memory in a fixed record format (and of fixed size) from the PAK. The per-MB records must be written in a strict raster order and with no gap (that is, every MB regardless of its mb\_type and slice type, must have an entry in the StreamOut buffer). Therefore, the consumer of the StreamOut data can offset into the StreamOut Buffer (**StreamOut Data Destination Base Address**) using individual MB addresses.

Adding per macroblock stream out for PAK is for the following purposes:

- Immediate multi-pass PAK (without host or EU intervention)
  - 3200-bit conformance
  - Re-quantization
- Providing information for host for offline processing
- Providing information for updated QP's

The description for the fixed format PAK streamout record:

Streamout Pointer: Use the existing streamout pointer and enabler

Per Macroblock Information (a fixed size structure)

DWord	Bit	Description
0	31:24	<b>MbQpY</b> - Actual QPY used by the macroblock.
	23:16	<b>[CHV] MbClock16</b> – MB compute clocks in 16-clock unit.
	15:8	Reserved: MBZ
	7:4	Reserved: MBZ (future conformance flags)
	3	Reserved
	2	<b>MbRcFlag</b> : MB level Rate control flag(pass through) The same value as <b>RateControlCounterEnable</b> of MFX_AVC_SLICE_STATE Command
	1	<b>MbInterConfFlag</b> : MB level InterMB conformance flag to trigger mutli-pass 1- if total Bit Count of an inter macroblock is more than Inter Conformance Max size limit in the MFX_AVC_IMG_STATE Command
	0	<b>MbIntraConfFlag</b> : MB level IntraMB conformance flag to trigger mutli-pass 1- if total Bit Count of an intra macroblock is more than Intra Conformance Max size limit in the MFX_AVC_IMG_STATE Command
1	31:29	Reserved
	28:16	<b>MbBits</b> : Total Bit Count for the macroblock
	15:12	Reserved
	12:0	<b>MbHdrBits</b> : Header Bit count (bit count due to Pre-coefficient data) for the macroblock
2	31:27	Reserved
	26:0	<b>Cbp</b> : Coded Block Pattern of sub-blocks

DWord	Bit	Description
3	31:30	Reserved
	29	<b>IntraMBFlag</b>
	28:24	<b>MBType5Bits</b>
	23:17	Reserved
	16	<b>ClampFlag:</b> Coefficient clamping flag for RC (Status) 1 - Indicates if clamping of any coefficient is done on the macroblock for Rate Control
	15:0	Reserved (future QRC stat output)

## PAK Multi-Pass

### Multi-Pass PAK Usages:

- Intra MB 3200-bit conformance
- Inter MB Re-quantization
- Frame level Re-quantization

### How to Enable Multi-Pass PAK?

- Using the existing conditional batch buffer execution capability to skip/execute the second pass
  - How to dynamically change the condition?
    - Defined one error condition register with a mask. Do HW status page update at the end of the first pass. 0 means all OK, non-zero means there is an error condition, requiring second pass. Mask is used by the host to control what kind of multi-pass is intended.
    - For example, one error bit is 3200-bit conformance violation. Another error bit is the total bit count exceeds (too much or too little) the target range (need to define the target range in the state).
    - **The logic perfectly fits in the conditional batch buffer control logic that VCS has today in GT. There is no additional logic need to be added in VCS to support media functionality. (Batch Buffer Skip: This field only takes effect if Compare Semaphore is set and the value at Semaphore Address is NOT greater than the Semaphore Data Dword).**
- Adding a picture level state command to enable and control the behavior of the second pass PAK
  - How to control the re-PAK? Added 3 conformance flags (error registers) in the per-MB streamout. Then the error control is based on the error register and the mask defined in picture level states. There are 8 register flags defined out of which only the 3200-bit case has usage model defined for today. The rest are left for future usage.

### Issues and Limitations:

- There is no programmable engine in MFX for flexible control: Therefore, whatever we have defined must consider flexibility


Following 2 MI packets are used inside VCS without any change to support Multipass-PAK behaviour.

- MI\_Conditional\_Batch\_Buffer\_End
- Memory Interface Registers

## Driver Usage

Driver places Image states in one batch buffer and all slice level and macroblock level states into another batch buffer and link 2 batch buffers. Also replicate Image states with multipass changes in another batch buffer link them to slice/macroblock batch buffer. In this way, only Image states are replicated but not the slice/macroblock states. The image states includes all buffers defined at image(indirectMV, original pixel buffer, etc). Following changes are needed in the Multipass Image State

- **Reset- Stream-Out Enable(disable stream out in the second pass)**
- **Set- MacroblockStatEnable (enable reading of macroblock status buffer)**
- **Reset- 3200-bit conformance (do not report 3200-bit conformance)**



Define Conditional Batch Buffer End for CS/VCSVINUnit

## Programming Reference

This topic is currently under development.

### Monochrome Picture Processing

Monochrome picture is specified using the Surface State with Surface Format of 12. Therefore, MFX hardware, in either decode or encode mode, does not generate any read or write traffic for U/V components. The motivation for this bandwidth optimization is that monochrome video coding might be used for wireless display.

For Encoder:

1. No read in UV original components
2. Processing UV component - no
3. Reconstructed UV component reference picture - no
4. Filter UV component - no

For Decoder:

1. VLD mode: There is no color component coming out of the decoding pipeline in Monochrome mode and so no processing and not writing output.
2. IT mode: There is no color component in the coefficient buffer, and so no processing and not writing output.

## Context Switch

There is no pre-emption for the BCS pipeline; hence every command buffer is required to contain all the states setup (preamble). Specifically, CPU can not interrupt the BCS-BSD pipe, to stop the operation in the middle of decoding a bitstream data.

Switch of contexts can only be performed at picture boundary.

No state needs to be saved.

## PMSI Support

This topic is currently under development.

## Pipeline Flush

Implicit flush for AVC and VC1 is performed at the end of Slice : for MPEG2 is done when a new image/picture command is issued. Because MPEG2 a slice can be one MB, no point to flush. MPEG2 will snoop the next command if it is an img\_state command.

Explicit flush MI (1 bit to do media pipeline vs Gx pipeline) flush and cache flush (switch reference frame) – MI flush has bit to do cache flush. MI flush is for driver synchronization.

## MMIO Interface

A set of registers are defined and accessible through MMIO interface to serve multiple purposes:

- Use for system configuration
- For accessing Performance counters

Register Name	Description	Register Type	Address Offset	Dec/Enc
MFD ERROR Status	MFD ERROR STATUS_VLD ERROR flags and counter	RO	12400	Dec
Reserved	MBZ		12404~1241C	
MFD picture-level parameter	VC1 picture level parameters	R/W	12420	Dec
Reserved	MBZ		12434	
MFx PIPELINE_STATUS_FLAGS	MFx PIPELINE STATUS Flags_MFx pipeline mode flags	RO	12438	Dec
MFx_Error_Injection_Parameter	Control HW error injector	WO	12454	Dec
Reserved			12458~1245C	
MFx Frame Performance count	Number of clocks spent decoding/encoding a frame	RO	12460	Dec/Enc
MFx Slice Performance count	Number of clocks spent decoding/encoding a slice	RO	12464	Dec/Enc
MFx Frame Macroblock count	Number of MBs decoded/encoded per frame	RO	12468	Dec/Enc
MFD Frame BITSTREAM SE/BIN count	Number of bin/SE decoded per frame	RO	1246C	Dec
MFx Memory Latency count1	Reference picture read latency - min and max	RO	12470	Dec/Enc
MFx Memory Latency count2	Reference picture read latency - Accumulative (used for compute AVE latency)	RO	12474	Dec/ENC
MFx Memory Latency count3	row-store/bit-stream memory read latency -min and max	RO	12478	Dec/Enc
MFx Memory Latency count4	row-store/bit-stream memory read latency - accumulative (used to compute AVE latency)	RO	1247C	Dec/End
MFx Frame row-stored/bit-stream read Count	# of row-store memory requests sent	RO	12480	Dec/End
MFx Motion Comp read Count	total number of CL memory accesses per frame	RO	12484	Dec/END
MFx Motion Comp MISS Count	total number of CL HITs per frame	RO	12488	Dec/END
Reserved			1248C~1249C	

MFC_BITSTREAM_BYTECOUNT_FRAME	Total Bitstream Output Byte Count register per Frame	RO	124A0	Enc
MFC_BITSTREAM_SE_BITCOUNT_FRAME	Bitstream Output total Byte Count for syntax elements ( total bytes of MB data from SEC per frame)	RO	124A4	Enc
MFC_AVC_CABAC_BIN_COUNT_FRAME	Bitstream Output total bin count per frame	RO	124A8	Enc
MFC_AVC_CABAC_INSERTION_COUNT	Bitstream Output CABAC Insertion Count Register	RO	124AC	Enc
MFC_AVC_MINSIZE_PADDING_COUNT	Bitstream Output Minimal Size Padding Count Register	RO	124B0	Enc
MFC_IMAGE_STATUS_MASK	image status(flags).	R/W	124B4	Enc
MFC_IMAGE_STATUS_CONTROL	suggested data for next frame in multi-pass.	RO	124B8	Enc
MFC_QP_STATUS_COUNT	Overall adjusted delta QP via multi-pass, Sum of QPY for all macroblocks of the frame	RO	124BC	Enc
			124C0~124CC	Enc
MFC_BITSTREAM_BYTECOUNT_SLICE	Bitstream Output Byte Count Register per Slice	RO	124D0	Enc
MFC_BITSTREAM_SE_BITCOUNT_SLICE	Bitstream Output Bit Count for the last Syntax Element Register	RO	124D4	Enc
PAK_REPORT_WARNING	MPC Warning Register	RO	124E4	Enc
PAK_REPORT_ERROR	MPC Error Register	RO	124E8	Enc
PAK_REPORT_RUNNING	PAK_REPORT_RUNNING status register	RO	124EC	Enc
Reserved			124F0~124FC	Enc

### Decoder Registers

Following are Decoder Registers:

**MFD\_ERROR\_STATUS - MFD Error Status**

**AVC\_CAVLC**

**AVC\_CABAC**

**VC1**

**MPEG2**

**JPEG**

**MFD\_PICTURE\_PARAM - MFD Picture Parameter**

**MFx\_STATUS\_FLAGS - MFx Pipeline Status Flags**

**MFx\_FRAME\_PERFORMANCE\_CT - MFx Frame Performance Count**

**MFx\_SLICE\_PERFORM\_CT - MFx Slice Performance Count**

**MFx\_MB\_COUNT - MFx Frame Macroblock Count**

**MFx\_SE-BIN\_CT - MFx Frame BitStream SE/BIN Count**

**MFx\_LAT\_CT1 - MFx Memory Latency Count1**

**MFx\_LAT\_CT2 - MFx Memory Latency Count2**

**MFx\_LAT\_CT3 - MFx Memory Latency Count3**

**MFx\_LAT\_CT4 - MFx Memory Latency Count4**

**MFx\_SE-BIN\_CT - MFx Frame BitStream SE/BIN Count**

**MFx\_READ\_CT - MFx Frame Motion Comp Read Count**

**MFx\_MISS\_CT - MFx Frame Motion Comp Miss Count**

## Encoder Registers

Following are the Encoder Registers:

- MFC\_VIN\_AVD\_ERROR\_CNTR - MFC\_AVC Bitstream Decoding Front-End Parsing Logic Error Counter**
- MFC\_BITSTREAM\_BYTECOUNT\_FRAME - Reported Bitstream Output Byte Count per Frame Register**
- MFC\_BITSTREAM\_SE\_BITCOUNT\_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register**
- MFC\_AVC\_CABAC\_BIN\_COUNT\_FRAME - Reported Bitstream Output CABAC Bin Count Register**
- AVC\_CABAC\_INSERTION\_COUNT - MFC\_AVC\_CABAC\_INSERTION\_COUNT**
- MFC\_AVC\_MINSIZE\_PADDING\_COUNT - Bitstream Output Minimal Size Padding Count Report Register**
- MFC\_IMAGE\_STATUS\_MASK - MFC Image Status Mask**
- MFC\_IMAGE\_STATUS\_CONTROL - MFC Image Status Control**
- MFC\_QUP\_CT - MFC QP Status Count**
- MFC\_BITSTREAM\_BYTECOUNT\_SLICE - Bitstream Output Byte Count Per Slice Report Register**
- MFC\_BITSTREAM\_SE\_BITCOUNT\_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register**
- MFx\_PAK\_ERROR Register**
- MFx\_PAK\_WARNING Register**
- MFx\_VP8\_CNTRL\_MASK - Reported BitRateControl parameter Mask**
- MFx\_VP8\_CNTRL\_STATUS - Reported BitRateControl parameter Status**
- MFx\_VP8\_FRM\_BYTE\_CNT - Reported Final Bitstream Byte Count**
- MFx\_VP8\_FRM\_ZERO\_PAD - Reported Frame Zero Padding Byte Count**
- MFx\_VP8\_BRC\_DQindex - Reported BitRateControl DeltaQindex**
- MFx\_VP8\_BRC\_DLoopFilter - Reported BitRateControl DeltaLoopFilter**
- MFx\_VP8\_BRC\_CumulativeDQindex01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01**
- MFx\_VP8\_BRC\_CumulativeDQindex23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23**
- MFx\_VP8\_BRC\_CumulativeDLoopFilter01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01**
- MFx\_VP8\_BRC\_CumulativeDLoopFilter23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23**
- MFx\_VP8\_BRC\_Convergence\_Status - Reported BitRateControl Convergence Status**

## MMIO Interface

A set of registers are defined and accessible through MMIO interface to serve multiple purposes:

- Use as Status register for Bit Rate Control
- Use for Context Switch in Multipass

Register Name	Description	Register Type	Address Offset	Dec/Enc
MFX_VP8_CNTRL_MASK	BitRateControl parameter Mask register	RO	12900	Enc
MFX_VP8_CNTRL_STATUS	BitRateControl parameter Status register	RO	12904	Enc
MFX_VP8_FRM_BYTE_CNT	Final Bitstream Byte count	RO	12908	Enc
MFX_VP8_FRM_ZERO_PAD	Final Bitstream Zero Padding Byte count	RO	1290B	Enc
MFX_VP8_BRC_DQindex	BitRateControl Delta Qindex	RO	12910	Enc
MFX_VP8_BRC_DLoopFilter	BitRateControl Delta LoopFilter	RO	12914	Enc
MFX_VP8_BRC_CumulativeDQindex01	BitRateControl Cumulative Delta Qindex for Seg0/1	RW (RO for CHV A0)	12918	Enc
MFX_VP8_BRC_CumulativeDQindex23	BitRateControl Cumulative Delta Qindex for Seg2/3	RW (RO for CHV A0)	1291C	Enc
MFX_VP8_BRC_CumulativeDLoopFilter01	BitRateControl Cumulative Delta LoopFilter for Seg0/1	RW (RO for CHV A0)	12920	Enc
MFX_VP8_BRC_CumulativeDLoopFilter23	BitRateControl Cumulative Delta LoopFilter for Seg2/3	RW (RO for CHV A0)	12924	Enc
MFX_VP8_BRC_Convergence_Status	BitRateControl Convergence Status	RW (RO for CHV A0)	12928	Enc

The following registers are the same as above except they have a different Address Offset. They are used if the second VDbbox (VP8 Encoder) exists.

Register Name	Description	Register Type	Address Offset	Dec/Enc
MFV_VP8_CNTRL_MASK	BitRateControl parameter Mask register	RO	1C900	Enc
MFV_VP8_CNTRL_STATUS	BitRateControl parameter Status register	RO	1C904	Enc
MFV_VP8_FRM_BYTE_CNT	Final Bitstream Byte count	RO	1C908	Enc
MFV_VP8_FRM_ZERO_PAD	Final Bitstream Zero Padding Byte count	RO	1C90B	Enc
MFV_VP8_BRC_DQindex	BitRateControl Delta Qindex	RO	1C910	Enc
MFV_VP8_BRC_DLoopFilter	BitRateControl Delta LoopFilter	RO	1C914	Enc
MFV_VP8_BRC_CumulativeDQindex01	BitRateControl Cumulative Delta Qindex for Seg0/1	RW (RO for CHV A0)	1C918	Enc
MFV_VP8_BRC_CumulativeDQindex23	BitRateControl Cumulative Delta Qindex for Seg2/3	RW (RO for CHV A0)	1C91C	Enc
MFV_VP8_BRC_CumulativeDLoopFilter01	BitRateControl Cumulative Delta LoopFilter for Seg0/1	RW (RO for CHV A0)	1C920	Enc
MFV_VP8_BRC_CumulativeDLoopFilter23	BitRateControl Cumulative Delta LoopFilter for Seg2/3	RW (RO for CHV A0)	1C924	Enc
MFV_VP8_BRC_Convergence_Status	BitRateControl Convergence Status	RW (RO for CHV A0)	1C928	Enc

## Row Store Sizes and Allocations

	AVC	VC1	MPEG2	JPEG	IT	ENC	SEC ENC
<b>vin_vmx_pixcofind_addr[31:6]</b>	Bitstream	Bitstream	Bitstream	Bitstream	VDS COEF	Orig Pix	BSP data
<b>vin_vmx_mvbsdrs_addr[31:6]</b>	VAD BSD		VMD RS		VDS MV	MPC MV	
<b>vin_vmx_mpcildbmpr_addr[31:6]</b>	VAM MPR				VDS ILDB	MPC RS	
<b>vin_vmx_dmv*_addr[31:6]</b>	VAM DMV	VCP DMV					
<b>vin_vmx_bp_addr [31:0]</b>		VCP BP					

MPEG2 VLD Decoding Mode :

use BSD Row Store only, and

MPEG2 IT Decoding Mode :

MPEG2 IT mode does not need row-store

JPEG VLD Decoding Mode : no row store is needed