

Intel[®] Open Source HD Graphics

Programmer's Reference Manual

For the 2016 Intel Atom[™] Processors, Celeron[™] Processors, and Pentium[™] Processors based on the "Apollo Lake" Platform (Broxton Graphics)

Volume 2c: Command Reference: Structures

May 2017, Revision 1.0



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- No Derivative Works. You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2017, Intel Corporation. All rights reserved.



Table of Contents

Any Binding Table Index Message Descriptor Control Field	1
Bit Definition for Interrupt Control Registers - Render	2
Context Descriptor Format	4
HW Generated BINDING_TABLE_STATE	8
Image_State_Cost	9
INTERFACE_DESCRIPTOR_DATA	10
MEDIA_SURFACE_STATE	16
Power Clock State Format	26
RENDER_SURFACE_STATE	28
SAMPLER_STATE	59
SubslicePool	71
Surface Binding Table Index Message Descriptor Control Field	72
Surface or Stateless Binding Table Index Message Descriptor Control Field	73
SW Generated BINDING_TABLE_STATE	74



Any Binding Table Index Message Descriptor Control Field

MDC	_ B 1	rs_sln	M_A32 - A		ing Table Index Message Descriptor trol Field					
Source:	Source: BSpec									
Size (in b	oits):	8								
Default \	/alue	e: 0	x00000000							
DWord	Bit				Description					
0	7:0	Binding T	Table Index							
		Format:			Enumeration					
		Specifies	the surface for	the message,	which can be Surface State Model, SLM or Stateless.					
		Value	Name		Description					
		00h- 0EFh	BTS	Index of Bindi	ng Table State Surfaces					
		F0h- 0FBh	Reserved	Reserved for f	uture use					
		0FCh	Reserved	Reserved for f	uture use					
		0FEh	SLM	Specifies an SI	M access					
		0FFh	A32_A64	Specifies a A3 within a thread	2 or A64 Stateless access that is locally coherent (coherent d group)					
		0FDh	A32_A64_NC	Specifies a A3 within a thread	2 or A64 Stateless access that is non-coherent (coherent d).					
					Restriction					
			on : When using he line (64B)	g A32_A64_NC,	SW must ensure that 2 threads do not both access the					



Bit Definition for Interrupt Control Registers - Render

	Bit	Definition for Interrupt Control R	egisters - Render								
Source:		RenderCS	-								
Size (in b	oits):	32	32								
Default \	Default Value: 0x00000000										
DWord	Bit	Description									
0	31:16	Reserved									
		Format:	MBZ								
		Reserved for other command streamers - cannot be allocation	ated by main command streamer.								
	15:12	Reserved									
		Format:	MBZ								
	11	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT cor "Inhibit Synchronous Context Switch" is set. Scheduler can context waiting on semaphore wait.									
	10	L3 Counter Save Interrupt									
	9	Reserved									
		Format:	MBZ								
	8	Context Switch Interrupt Set when a context switch has just occurred. Execlist Enab to occur.	le bit needs to be set for this interrupt								
	7	Page Fault									
		Description									
This interrupt is for handling Legacy Page Fault interface for all Command Streamers (E VCS, VECS). When Fault Repair Mode is enabled, Interrupt mask register value is not lo to generate interrupt due to page fault. Please refer to vol1c "Page Fault Support" sect more details.											
	6	Timeout Counter Expired Set when the render pipe timeout counter (0x02190) has reached the timeout threshold value (0x0217c).									
	5	Reserved									
	Format: MBZ										
	4	PIPE_CONTROL Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.									
	3	Render Command Parser Master Error									
		When this status bit is set, it indicates that the hardware had device upon an error condition and cleared by a CPU write contained in the Error ID register followed by a write of a contained by a write of a contai	e of a one to the appropriate bit								



В	Bit Definition for Interrupt Control Registers - Render								
	 information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Render Instruction Parser encounters an error while parsing an instruction. 								
2	Reserved								
	Format: MBZ								
1	Reserved								
0	Render Command Parser User Interrupt This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.								



Context Descriptor Format

		Context Descriptor Format																			
Source: Size (in bi Default V		BSpec 64 0x0000000, 0x0000000																			
This is th	e format	of context descriptors which make up submitted execlists.																			
DWord	Bit	Description																			
01	63:32	Context ID																			
		Description																			
		Context ID is a unique field assigned by GFX driver when a new context is created by which it is identified across all hierarchies of SW and HW.																			
		Context ID is used for semaphore signaling by hardware and software.																			
		Context ID matching is used by hardware to detect Lite Restore.																			
		Context ID is used by hardware for page fault reporting and response with IOMMU.																			
																• Context switch reason and the associated Context ID are reported to Context Switch Status Buffer by hardware on a context switch.					
					Context ID[31:0] (bits[63:32] of the context descriptor) are used for comparing during lite restore, semaphore signaling and context specific OA enabling.																
		Context ID which is a 32 bit field is further divided in to three segments described below:																			
							• Bits[63:55] (Bits 31:23 of Context ID) is referred to as GroupID. GroupId+PASID combination of a context must be a unique identifier for contexts that are active in the system. The definition of active context is listed as:														
		 Any Context that is already submitted to h/w or already running in h/w. 																			
																					 Any Context that hit page faults, was preempted (didn't run to context complete), and is waiting to be resubmitted pending IOMMU "last in group" response.
		Any Context that has experienced reset but not all faults are responded to.																			
															• Bit[54] (Bit 22 of Context ID) – MBZ for SW programming; this bit is used by hardware to distinguish between F&H vs F&S page requests and response messages to and from IOMMU. This bit is used by hardware on receiving page response to properly manage the page fault counters						
		• Bit[53] (Bit 21 of Context ID) – MBZ from SW programming, is reserved for future hardware use.																			
		• Bits [52:32] (Bits 20:0 of Context ID) are for software use-only and must be unique field assigned by GFX driver when a new context is created.																			
		Context ID is reported by hardware to OABUFFER along with the performance statistics counters, Context ID is used for filtering the statistics on per context basis.																			



	Context Descriptor Format								
31:12	Logical Rir	ng Context Add	dress (LRCA)						
	Format:	Format: GraphicsAddress[31:12]							
		This field contains the 4 KB-aligned address of the Logical Ring Context associated with this							
	execlist eler	ment. LRCA mu	st be always programmed in GGTT memory.						
11:9	Reserved		1						
	Format:		MBZ						
8	Privilege A								
			es PPGTT enabled in legacy context mode. e this field is reserved and must be zero.						
7:6									
7.0	Fault Hand Source:	liing	CommandStreamer						
	Source.		CommandStreamen						
	Value	Name	Description						
	0h	Fault and	Fault model is not supported and fault occurrence is treated as						
		Hang	catastrophic. GAM indicates Fault Error to Command streamer.						
	Fault Error interrupt is reported to scheduler. Command Streamer will not initiate context switch on occurrence of Fault Error.								
	16	Reserved							
	1h		Reserved						
	2h	Fault and Stream	In this mode of operation faults are allowed on EU memory accesses. Page Walker will directly work with memory page						
			handler to fix the faults on the fly for these surfaces. Command						
			streamer is not aware of the fault service being done by page						
			walker and goes with its normal execution rules for context switch. On completion of flush during context switch CS explicitly						
			requests acknowledge message to Page Walker before						
			proceeding further. Page Walker acknowledges Command						
			Streamer once it is done on a clean boundary. Page Walker						
			asserts Fault Error on occurrence of non recoverable fault or						
			access violations (Command Streamer access, VFunit access, etc) to Command Streamer; this is the same as Fault and Hang						
			behavior.						
	Others	Reserved	Reserved						
		Programming Notes							
			t to "Legacy Context mode" Fault Handling mode must be set to						
	"Fault and		for Page Fault modes, refer to memory interface section of the						
		he correspondi							
5	Reserved								
	Format:		MBZ						



4:3	Addressin	g Mode & Legacy C	ontext					
	Format: U2							
	support ar mode of o mode is in	y SVM features. Lega peration and support terpreted appropriate e always uses 32b virt	U is operating in legacy context mode on acy context reset indicates GPU is opera SVM features. Based on the Context m aly. The table below summarizes the context tual addressing mode when translated o	ting in advanced conte ode set Addressing mbinations supported.				
	Value	Name	Description					
	00b	00bAdvanced Context with no A/D supportGPU is enabled for advanced context mode and support SVM features. GPU DOESN'T support Access and Dir management in page tables. GPU supports 64b(48bi canonical) PPGTT graphics virtual addressing. PDP0_DESCRIPTOR contains the PASID (process addressing) space identifier) and other PDP Descriptors are ignored.						
	01b Legacy Context with no 64 bit VA support GPU is enabled for legacy context mode of operation DOESN'T support any SVM features. GPU supports 32 graphics virtual addressing. PDP*_DESCRIPTOR conta base address to 4GB of memory space supported.							
	10b	Advanced Context with A/D support	GPU is enabled for advanced context SVM features. GPU DOES support Acc management in page tables. GPU sup canonical) PPGTT graphics virtual add PDP0_DESCRIPTOR contains the PASII space identifier) and other PDP Descri	ess and Dirty bit ports 64b (48bit ressing. D (process address				
	11b	Legacy Context with 64 bit VA support	GPU is enabled for legacy context mo DOESN'T support any SVM features. G canonical) PPGTT graphics virtual add PDP0_DESCRIPTOR contains the base other PDP Descriptors are ignored.	GPU supports 64b (48bi ressing and				
2	Force Restore Setting this bit will force a context restore operation when switching to this context even if the LRCA in the CCID register (normally the LRCA of the last context from the prior execlist) matches this one. Note that it is legal (and likely desirable) for the Render Context Restore Inhibit bit (part of the CTXT_SR_CTL register) in the context image being restored to also be set. The "ring" context is being forced to be restored from a newly initialized context despite a possible LRCA matched However, the render context for such a newly initialized context will likely be uninitialized and so should not be restored.							
			orkaround	Source				
	Workaround Force Restore bit must be always be set on all contextBlitterCS, VideoCS,submissions.VideoEnhancement							



Context Descriptor Format								
1	Force PD Restore Setting this bit will cause the on-chip page directory to be reloaded from the PD image in memory even on an LRCA match. No other operations of context restore will occur on an LRCA match, however. Software should set this bit if it has updated a context's page directory and wants the context to begin using the new page directory without having to switch away from it (to another context) and back again. Setting this bit will have no effect if Force Restore is also set; a complete context restore (including the PD) will be performed.							
0	Valid Set if this register holds a valid context descriptor. SW should set this bit in the Element registers that it has set up to contain valid context descriptors. Any execlist elements that are not used in a submitted execlist must have this bit clear.							



HW Generated BINDING_TABLE_STATE

HW Generated BINDING_TABLE_STATE						
Source:	BSpec					
Size (in bits):	16					
Default Value:	0x000000	00				
			Description			
The HW generated HW generated Bind defined here. The s aligned to a 64-byt	The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. The HW generated Binding_Table_State have different format than the SW generated Binding_Table_State. The HW generated Binding_Table_State is stored as an array of 256 elements, each of which contains one word as defined here. The start of each element is spaced one word apart. The first element of the binding table is aligned to a 64-byte boundary. Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 255 and 254.					
DWord	Bit	Description				
0	15:0	Surface State Pointer				
		Format:	SurfaceStateOffset[21:6]			



Image_State_Cost

		Image_State_C	Cost			
Source:	VideoCS					
Size (in bits):	64					
Default Value:	0x00000000, 0x	0000000				
DWord	Bit		Description			
0	31:24	MV 3 Cost				
		Format:	U4U4			
			Programming Notes			
		U4U4 format explanation				
	23:16	MV 2 Cost				
		Format:	U4U4			
	15:8	MV 1 Cost				
		Format:	U4U4			
	7:0	MV 0 Cost				
		Format:	U4U4			
1	31:24	MV 7 Cost				
		Format:	U4U4			
	23:16	MV 6 Cost				
		Format:	U4U4			
	15:8	MV 5 Cost				
		Format:	U4U4			
	7:0	MV 4 Cost				
		Format:	U4U4			



INTERFACE_DESCRIPTOR_DATA

			INT	ERFAC	CE_DESC		DATA	
Source:		R	lenderCS					
Size (in b	Size (in bits): 256							
Default \	/alue:	0	x00000000, 0	x0000000	0, 0x000000	00, 0x00000000,	0x0000000, 0x0000000,	
		0	x00000000, 0	×0000000	00			
DWord	Bit					Description		
0	31:6	Kernel	Start Pointe	r				
		Forma			onBaseOffset			
		•				et of the first ins	struction in the kernel. This pointer is	
	5.0		to the Instru	ction Ba	se Address.			
	5:0	Reserve					MDZ	
		Forma					MBZ	
1	31:16	Reserve						
		Forma					MBZ	
	15:0		Start Pointer				1	
		Forma				47:32]Kernel		
		This fie	eld specifies th	he high 1	6 bits of star	ting address of t	he Kernel Pointer.	
2	31:20	Reserv	ed					
		Forma	t:				MBZ	
	19		n Mode	F I .				
		Value	Name	ow Float	denormalize		andles in the dispatched thread.	
		Oh					ription	
		UN	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half				
						ers are not flush	•	
		1h	SetByKernel	Denorm	s will be han	dled in by kerne	l.	
	18	Single	Program Flo	w				
		-	-		orogram has	a single prograi	m flow (SIMDnxm with m = 1) or	
		multiple	e program flo		nxm with m	> 1).	1	
			Va	lue			Name	
		0h				Multiple		
1h Single								
	17		Priority es the priority	/ of the th	nread for dis	oatch.		
			Value				Name	
		0h			Normal Pric			



	INTERFACE_DESCRIPTOR_DATA								
		1h	1h High Priority						
	16	Floating Point Mode Specifies the floating point mode used by the dispatched thread.							
			Value			Name			
		0h		IEEE-754					
		1h		Alternate					
	15:14	Reserved							
		Format:				MBZ			
	13	Illegal Opcode I	Exception Enable						
		Format:			Enable	9			
		This bit gets loa Execution Enviror		note the bit	# diffe	erence). See Exceptions and ISA			
	12	Reserved							
		Format:				MBZ			
	11	Mask Stack Exc	eption Enable						
		Format:			Enable	2			
		This bit gets loa	ded into EU CR0.1[11]. S	See Exceptio	ons and	ISA Execution Environment.			
	10:8	Reserved				1			
		Format:				MBZ			
	7	Software Excep	tion Enable		[
		Format:			Enable				
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .							
	6:0	Reserved							
		Format:				MBZ			
3	31:5	Sampler State P	ointer						
		Format:	DynamicStateOffset[31						
				ffset of the	sample	er state table. This pointer is relative to			
		-	ate Base Address. Ted for child threads.						
		ins field is ignor	ea joi entta tineaus.						



			INTERFACE_DESCRI	PTOR_	DATA		
	4:2	Sampler Cour	nt				
		Format:		U3			
		•) the kerne	el uses. Used only for prefetching the		
			npler state entries.				
			ored for child threads.	d for the fir	rst instance of a root thread upon the		
		startup of the r	• • •		st instance of a root timeda apon the		
		Value		Nar	ne		
		[0,4]					
		0h	No samplers used				
		1h	Between 1 and 4 samplers use	d			
		2h	Between 5 and 8 samplers use	· · · · · · · · · · · · · · · · · · ·			
		3h	Between 9 and 12 samplers used				
		4h	Between 13 and 16 samplers used				
	1:0	Reserved					
		Format:			MBZ		
4	31:16	Reserved					
·	00	Format:			MBZ		
	15:5	Binding Table Pointer					
		Format: SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256					
		Description					
		Specifies the 32-byte aligned address of the binding table. This pointer is relative to the					
		Surface State Base Address. This field is ignored for child threads.					
	4:0	Binding Table	Entry Count				
		Format:			U5		
		•	many binding table entries the k		Used only for prefetching of the		
		binding table entries and associated surface state.					
		This field is ignored for child threads. If this field is not zero, binding table and surface state are prefetched for the first instance of a root					
			e startup of the media pipeline.	,			
			Value		Name		
		[0,31]					
				ming Not			
			n number of prefetched binding ta of binding table entries, it may b		es is limited to 31. For kernels using a		
		-	to many entries and thrashing the				



			I		PTOR_	DATA			
5	31:16	Constant	/Indire	ect URB Entry Read Length					
		Format:			U16				
		Specifies the amount of URB data read and passed in the thread payload for the Constant or Indirect URB entry, in 8-DW register increments. A value 0 means that no Constant or Indirect							
				e loaded. The Constant URB E					
				nis describes how much data is	,		5		
				thread group will deliver const		•			
				(Constant URB Read Length * onstant Data Read Length).	Number of	Threads in GPGPU	J Thread Group +		
				5	for Indirect	is greater than 0	then this field must		
		If Cross-Thread Constant Data Read Length for Indirect is greater than 0, then this field must also be greater than 0. The allowed combinations are:							
				ect URB Entry Read Length		ad Constant Data	Notes		
		Entry Read Length			Read Leng	th			
		=0			=0		No Payload		
		>0			=0		Per-thread		
		>0 =0			>0		payload only Both kinds of		
							payload		
					>0		Only for CURBE		
							payloads		
		Value Name							
		[0,63]							
	15:0								
		Format:		v	U16				
		•	from the URB						
			Ŭ	luded in the thread payload.					
		Value	Name		Descri				
		[0,1983]		Indicating [0,1983] 256-bit re entries. However, lowest 64 e	5		J .		
				descriptor data. Hence, (URB					
				exceed 1984.					
6	31:24	Reserved				t.			
		Format:				MBZ			
	23:22	Rounding	g Mod	e			1		
		Format:				U2			
		Value	e	Name		Descripti	on		
		00b	R	RTNE [Default]	Round to	o Nearest Even			



		UTERFACE_DESCR		- oward +Infinity			
		D		oward -Infinity			
				oward Zero			
		TZ	Round t	oward Zero			
21	Barrier Enable		E				
	Format:	as whather the thread group	Enab	e parrier. If not, it can be dispatched			
	without allocatin	U	requires a c	amer. If not, it can be dispatched			
20:16	Shared Local M	-					
	Format:			U5			
	specified in 4k b slice.		re allowed:	thread group requires. The amount 0, 4k, 8k, 16k, 32k and 64k per half v 1k and 2k SLM sizes.			
	Value	Name		Description			
	0	Encodes 0K		No SLM used			
	1	Encodes 1K					
	2 Encodes 2K						
	3	Encodes 4K					
	4	Encodes 8K					
	5	Encodes 16K					
	6	Encodes 32K					
	7	Encodes 64K					
15	Global Barrier Enable						
	Format: Enable						
	Description						
	This field when set indicates that the thread group associated with this barrier is allowed to cross sub-slices with a performance penalty. When this field is clear, the thread group is dispatched to a single sub-slice or pool. Note that SLM should not be used with a Global Barrier since SLM is always forced to a single sub-slice or pool. The Barrier Enable bit must be set to enable the barrier, since this bit only specifies the type of barrier.						
	Restriction : Glo	bal barriers cannot be used. M	lust be zero	Э.			
14:13	Reserved						
	Format:			MBZ			
12:10	Reserved						



				NTERFACE_DESCRIP		DATA	4	
	9:0	Number of Threads in GPGPU Thread Group						
		Format	t:			U10		
		Specifi	es the n	umber of threads that are in this th	read gro	up.		
		Value	Name		Descrip	tion		
		[1,54] The minimum value is 1, while the maximum value is the number o pool or subslice for local barriers. See vol1b Configurations for the threads per subslice for different products. The number of threads defined by the MEDIA_POOL_STATE command.						
		Restriction						
		Restriction : The maximum value for global barriers is limited by the number of system, or by 511, whichever is lower. This field should not be set to 0 even if the disabled, since an accurate value is needed for proper pre-emption.						
7	31:8	Reserve	ed					
		Format	t:			MBZ		
	7:0	Cross-Thread Constant Data Read Length						
		Format: U8						
			/ thread	mount of constant data in CURBE in in the thread group in addition to ngth .		-		
				Value			Name	
		[0,127]						



MEDIA_SURFACE_STATE

			MED	A_SURFACE_STATE			
Source:		BSpec					
Exists If:		//([Messag	geType] == 'l	Deinterlace') OR ([MessageType] == 'Sample_8x8')			
Size (in b	oits):	256					
Default \	/alue:		00, 0x000000 00, 0x000000	00, 0x0000000, 0x0000000, 0x0000000, 0x00000000			
This is t	ne SUR	FACE_STATE use	d by only dei	nterlace, sample_8x8, and VME messages.			
DWord	Bit			Description			
0	31:30	Rotation					
		Value		Name			
		00b	No Rot	tation or 0 Degree			
		01b	90 Deg	ree Rotation			
		10b	180 De	gree Rotation			
		11b	270 Degree Rotation				
		Programming Notes					
		Rotation is only supported only with AVS function messages and not with HDC direct write and					
		16x8 AVS messages.					
	29:27	Reserved					
		Format:		MBZ			
	26:20	X Offset	_				
		Exists If:	//[Surface F	ormat] is one of Planar Formats			
		Format:	PixelOffset[8:2]			
		(origin) of the su This field effect tiled surface orig	urface. ively loosens gin was (by d ss alignment	ontal offset in pixels from the Surface Base Address to the start the alignment restrictions on the origin of tiled surfaces. Previously, efinition) located at the base address, and thus needed to satisfy the restriction. Now the origin can be specified at a finer (4-wide x 4-			
		Value	Name	Description			
		[0,508]		In multiples of 4 (low 2 bits missing)			
				Programming Notes			
		For linear surface	ces and Packe	ed Formats, this field must be zero.			
		For Surface Fo	rmat with 8 b	pits per element, this field must be a multiple of 16.			
		For Surface Fo	rmat with 16	bits per element, this field must be a multiple of 8.			



			Γ	MEDIA_SURFACE_S	STA	TE			
	26:16	Reserved							
		Exists If: //[Surface Format] is not one of Planar Formats							
		Format:	MBZ						
	19:16	Y Offset							
		Exists If:							
		Format:	Row	/Offset[5:2]					
		•		e vertical offset in rows from th al description in the X Offset f		face Base Address to the start of the			
		Value	Nam	ne	De	escription			
		[0,28]		In multiples of 4 (low two	o bits r	missing)			
				Programming	g Note	25			
		For linear su	rfaces ar	nd Packed Formats, this field m	ust be	zero.			
	15:12	Reserved							
		Format:				MBZ			
	11:0	Reserved							
		Format:				MBZ			
1	31:18	Height							
		Format:			U14-	-1			
		This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.							
		Value	Name	Description		Exists If			
		[0,16383]		representing heights [1,16384]	[Surface Type] != FM_STRBUF_*			
		Programming Notes							
		Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces. If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame.							
	17:4	Width							
		Format:			U14-	-1			
		•	This field specifies the width of the surface in units of pixels. For PLANAR surface formats, this						
				Ith of the Y (luma) plane.		- • • • •			
		Value	Name	Description		Exists If			
		[0,16383]		representing widths [1,16384]		[Surface Type] != FM_STRBUF_*			
				Programming	g Note	25			
				ecified by this field multiplied b urface pitch (specified in bytes		pixel size in bytes must be less than or e Surface Pitch field).			
		Widtl	n (field va	alue + 1) must be a multiple of	2 for I	PLANAR_420, PLANAR_422, and all			



			MEDIA_SU	RFACE_STATE				
		 YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces. For deinterlace messages, the Width (field value + 1) must be a multiple of 8. 						
		 For Y8_UNORM_VA format width should be in multiple of 4, for Y16_UNORM_VA form width should be in multiple of 2, for Y1_UNORM format width should be in multiple of 32 When Address Control = Mirror, the total width should be in multiple of 4bytes. 						
		Width (field value +	1) must be a mul	tiple of 2 for PLANAR_420_16				
	3:2	Picture Structure Specifies the encodir	ng of the current	picture.				
		Value		Name				
		00b	Frame Picture	e				
		01b	Top Field Pic	ture				
		10b	Bottom Field Picture					
		11b	Invalid, not a	Invalid, not allowed				
-	1:0	Cr(V)/Cb(U) Pixel Offset V Direction						
		Default Value:			0			
		Format:			U0.2			
		Description						
		Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction						
		Programming Notes						
		This field is ignored for all formats except PLANAR_420_8						
		This offset has been increased from 2 bits to 3 bits to support U1.2 format, and the MSB bit is added as Pixel Offset V Direction MSB in DWord 2. Valid values for the combined field range from 0 to 4.						
2	31:27							
				Description				
		Specifies the format Cr/Cb/R/B channels		l of the Y and G channels will us	e table 0 and all of the			
		except AVS where re	st of the formats	nd Y16_SNORM are used for all are not used. These two format her 8bpp or 16bpp respectively	s are packed as 32bits in			
		Value	Name	Descrip	tion			



		MEDIA_S	URFACE_STATE					
	0	YCRCB_NORMAL						
	1	YCRCB_SWAPUVY						
	2	YCRCB_SWAPUV						
	3	YCRCB_SWAPY						
	4	PLANAR_420_8						
	5	Y8_UNORM_VA	Sample_8x8 only except AVS					
	6	Y16_SNORM	Sample_8x8 only except AVS					
	7	Y16_UNORM_VA	Sample_8x8 only except AVS					
	8	R10G10B10A2_UNORM	Sample_8x8 only					
	9	R8G8B8A8_UNORM	Sample_8x8 AVS only					
	10	R8B8_UNORM (CrCb)	Sample_8x8 AVS only					
	11	R8_UNORM (Cr/Cb)	Sample_8x8 AVS only					
	12 Y8_UNORM Sample_8x8 AVS only							
	13 A8Y8U8V8_UNORM Sample_8x8 AVS only							
	14	14 B8G8R8A8_UNORM Sample_8x8 AVS only						
	15							
	16	Y1_UNORM Sample_8x8 only for boolean surfaces (1bit						
	17	Y32_UNORM	For Integral Image (32bpp)					
	18	PLANAR_422_8	Sample_8x8 AVS only					
	Others	Reserved						
26	Interleave Chroma							
	Format: Enable							
	This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats.							
25		o(U) Pixel Offset U Directio	on	1				
	Default	Value:		0				
	Format: U0.1							
	Description							
	Specifies the distance to the U/V values with respect to the even numbered Y channels in the U direction							
			Programming Notes					
	This field must be zero for all formats except PLANAR_420_8, PLANAR_422_8, YCRCB_NORMAL, YCRCB_SWAPUVY, YCRCB_SWAPUV, YCRCB_SWAPY.							





		Μ	EDIA_SURFACE_ST	TATE	
24	Cr(V)/Cb(U	J) Pixel Offs	et V Direction MSB		-
	Default Va	0			
	Format:				U1
			Descriptio	n	
	Specifies tl direction	he distance t	o the U/V values with respect		Y channels in the V
			Programming I	Notes	
	This field n	nust be zero	for all formats except PLANAR	420_8.	
	conjunctio	n with the b	creased from 2 bits to 3 bits as ts in the Cr(V)/Cb(U) Pixel Offs bits for offset V-direction. Valio	et V Direction field in [DWord 1, which
23	-	ompression nes Vertical f	Mode rom Horizontal compression.		
	Value		Name		Description
	0	Horizontal	Compression Mode [Default]		
	1	Vertical Co	npression Mode		
22	Memory C	ompression	Enable		
	Format:		Er	nable	
		•	in compressed or compressible this surface. Reads from this su		
			Programming I	Notes	
	The compr	ression contr	ol must have 0 value for non-t	ileY modes.	
			emory Data Formats chapter - format restrictions.	- section Media Memo	ry Compression for
21	Address Co	ontrol			
	Va	lue	Name	Descri	ption
	0		CLAMP	Clamp	
	1 MIRROR Mirror				
20:3	Surface Pit	tch			
	Format:		U18-1 pitch in Bytes		
	This field s	pecifies the	surface pitch in (#Bytes - 1).		
	Value	Name		Description	
	[0,262143]		For other linear surfaces: repr	resenting [1B, 256KB]	
	[511, 2621	[511, 262143] For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]			



		MEDIA_SURFACE_S	TATE				
	[127, 262143]	For Y-tiled surfaces: represe	enting [128B, 256KB] = [1 tile, 2048 tiles]				
	Programming Notes						
	this field mus	ces, the pitch must be a multiple of th t be a multiple of two tile widths for til	e tile widthlf Half Pitch for Chroma is set, ed surfaces, or a multiple of 2 bytes for e and reference picture should be declared				
	If Media Memory Compression is enabled, the following max pitch size restriction must be honored. For larger resolution, Media Memory compression Must be disabled. Tiling Mode Pixel Format Max Frame Width (bytes) Max Frame Width (pixels) Max Pitch (bytes) Legacy 4K 8bpp 16k 16k 16k + 127 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 127 128bpp 16k 1k 16k + 127 TileYF 8bpp 8k 8k 8k + 63 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 255 128bpp 16k 1k 16k + 255 TileYS 8bpp 16k 16k 16k + 255 16bpp 16k 8k 16k + 511 32bpp 16k 4k 16k + 511 64bpp 16k 2k 16k + 1023 128bpp 16k 1k 16k + 1023						
2	Half Pitch for	Chroma					
	Format:		Enable				
	This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in						
	the Surface Pitch field. This field is only used for PLANAR surface formats. Programming Notes						
	Must be Zero	as this field is not used.	notes				
1:0	Tile Mode						
	Format: U2 Enumerated Type						
	This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.						
	Value	Name	Description				
	0h	TILEMODE_LINEAR	Linear mode (no tiling)				
	1h	Reserved	Reserved				
	2h	TILEMODE_XMAJOR	X major tiling				
	3h	TILEMODE_YMAJOR	Y major tiling				
	Programming Notes						
	 Refer to <i>Memory Data Formats</i> for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field. Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory. 						



			MEDIA_	SURFACE_STA	TE				
3	31:30	Reserved							
		Format:			MBZ				
	29:16	X Offset for U(Cb)							
		Format:		U14 Pixel Offset					
				Description					
			anar surfaces this field the start (origin) of th	•	offset in pixels from the Surface Base				
		the start (o	origin) of the U(Cb) pla		t in pixels from the Y-plane origin to plane if Interleave Chroma is enabled. K offset for U(Cb)'				
		For TileYS	and TileYF this offset s	hould be integral multipl	e of Tile width of Luma plane.				
				Programming Note					
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.							
	15:14	Reserved							
		Format:			MBZ				
	13:0	Y Offset for U(Cb)							
		Format:		U14 Row Offset					
		Description							
		For non planar surfaces this field specifies the vertical offset in pixels from the Surface Base Address to the start (origin) of the surface.							
		For Planar surfaces this field specifies the vertical offset in rows from the Y-plane origin to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Resultant X-offset = 'Y-offset of the surface (Y-plane)' + 'Y offset for U(Cb)'							
		For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.							
		Programming Notes							
		This field n	This field must be aligned by 4 bit[1:0] = 00						
		This field n	nust be aligned by 4 b	it[1:0] = 00 for all format	besides PLANAR_420_*				
4	31:30	Reserved							
		Format:			MBZ				
	29:16	X Offset fo	r V(Cr)		<u>. </u>				
		Exists If:		one of planar) AND ([Inte	erleave Chroma] == '0')				
		Format:	U14 Pixel Offset						



			MEDIA_SURFACE_STATE			
			Description			
		For Planar surfaces this field specifies the horizontal offset in pixels from the Y-plane origin to the start (origin) of the V(Cb) plane. Resultant X-offset = 'X-offset of the surface (Y-plane)' + 'X offset for V(Cb)'				
		For TileYS	and TileYF this offset should be integral multiple of Tile width of Luma plane.			
			Programming Notes			
		For PLANA pixels.	AR_420 and PLANAR_422 surface formats, this field must indicate an even number of			
	15	Reserved				
		Format:	MBZ			
	14:0	Y Offset fo	or V(Cr)			
		Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')			
		Format:	U15 Row Offset			
		Description				
		For Planar surfaces this field specifies the vertical offset in rows from the Y-plane origin to the start (origin) of the V(Cb) plane. Resultant Y-offset = 'Y-offset of the surface (Y-plane)' + 'Y offset for V(Cb)'				
		For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.				
		Programming Notes				
		This field must indicate a multiple of 4 (bit 0 & 1 = 00).				
5	31	Vertical Li	ne Stride			
		Format:	U1 in lines to skip between logically adjacent lines			
		For Surfaces accessed via the sample_8x8 message:Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.For Other Surfaces:Vertical Line Stride must be zero.				
	30	Vertical Li	ne Stride Offset			
		Format:	U1 in lines of initial offset (when Vertical Line Stride == 1)			
		For Surface	es accessed via the sample_8x8 message: Specifies the offset of the initial line from the			
		beginning of the buffer.				
		For Other	Surfaces: Vertical Line Stride Offset must be zero.			
		TI: C	Programming Notes			
			must be set to 0 if Vertical Line Stride is 0.			
	29:24	Reserved				
		Format:	MBZ			
	23:20	Reserved				



			MED	DIA_SURFACE_	STATE			
		Format:			MBZ			
	19:18	8 Tiled Resource Mode						
		Format:			U2			
			-	der Target, and Typed	/Untyped Surfaces:			
		This field specifies the tiled resource mode. For other surfaces:						
		This field is ig						
		Value		Name	Description			
		0h TRMODE_N		IONE	No tiled resource			
		1h	TRMODE_TI	ILEYF	4KB tiled resources			
		2h	TRMODE_TI	ILEYS	64KB tiled resources			
		3h	Reserved					
				Programmin				
					field must be set to TRMODE_NONE.			
		If this field is not set to TRMODE_NONE, the Surface Format must be one with 8, 16, 32, 64, or						
		128 bits per element, or one of the compressed texture modes (BC*, ETC*, EAC*, ASTC*). Additionally, YCRCB* formats are supported and treated as 16 bits per element, and the						
		PLANAR_420_8 and PLANAR_422_8 formats are supported and treated as to bits per element, and the						
		the Y plane and 16 bits per element on the UV plane (if Interleave Chroma is enabled) or 8 bits						
		per element on the U and V planes (if Interleave Chroma is disabled.						
	17:7	Reserved						
		Format:			MBZ			
	6:0	Surface Memory Object Control State						
		Default Value:		0h DefaultVaueDesc				
		Format: MEMORY_OBJECT_CONTROL_STATE						
		This 7-bit field is used in various state commands and indirect state objects to define						
		cacheability and other attributes related to memory objects.						
6	31:0	Surface Base	Address					
		Format:		GraphicsAddress[31:0]				
		Specifies the low 32 bits of the byte-aligned base address of the surface.						
		Programming Notes						
				For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of				
		For SURFTYPE	BUFFER rend	5				
		the surface. T	he surface is i	der targets, this field spe interpreted as a simple a	ecifies the base address of first element of array of that single element type. The addres			
		the surface. T must be natu	he surface is i rally-aligned t	der targets, this field spe interpreted as a simple a to the element size (e.g.	ecifies the base address of first element of array of that single element type. The addres , a buffer containing R32G32B32A32_FLOAT			
		the surface. T must be natur elements mus	he surface is i rally-aligned t st be 16-byte	der targets, this field spe interpreted as a simple a to the element size (e.g. aligned).For SURFTYPE_	ecifies the base address of first element of array of that single element type. The addres , a buffer containing R32G32B32A32_FLOAT BUFFER non-rendertarget surfaces, this field			
		the surface. T must be nature elements must specifies the b	he surface is i rally-aligned t st be 16-byte pase address	der targets, this field spe interpreted as a simple a to the element size (e.g. aligned).For SURFTYPE_ of the first element of th	ecifies the base address of first element of			



		ME	DIA_SURFACE_STA ⁻	re		
		single address for the base texture.Linear render target surface base addresses must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient.)Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields.Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions.				
7	31:16	Reserved				
		MBZ				
	15:0	Surface Base Address Hi	gh			
		Format:	GraphicsAddress[47:32]			
		Format: GraphicsAddress[47:32] Specifies the high 16 bits of the byte-aligned base address of the surface. Refer to Surface Base Address [31:0] for programming notes applying to this field.				



Power Clock State Format

			Po	wer Clock State F	ormat					
Source:	Source: RenderCS									
Size (in bits): 31										
Default Value: 0x00000266										
Known Uses										
• R										
• P	M_PWF	R_CLK_STATE	(Intended, i	n GT/GTI space, not yet in us	se)					
DWord	Bit			Descripti	on					
0	30:19	RSVD								
		Access:			RO					
		Format:			MBZ					
		Reserved (C	Sunit impler	ments full 32b storage)						
	18:15	Reserved								
		Format:			MBZ					
	14:13	RSVD								
		Access:			RO					
		Reserved (CSunit implements full 32b storage)								
	12	Spare								
		Access:			R/W					
		Format:			MBZ					
		Spare bit								
	11	SSCountEn								
		Access:			R/W					
		Enable Sub	slice Count I	Request.						
		Value	Name		Description					
		0h	Disable	Use async PMunit subslic	e count request.					
		1h	Enable	Use SliceCount from this	gister.					
	10:8	SScount								
		Access:			R/W					
		Number of	subslices to	power.						
		Val	ue	Name	Description					
		001b			1 subslice.					
		010b			2 subslices.					
		100b	1	[Default]	3 subslices.					



7:4	EUmax						
	Access:		R/W				
		of EUs to power (per subslice i t number of subslices, set EUm	•				
	Value	Name	Description				
	0010b		2 EUs				
	0100b		4 EUs				
	0110b	[Default]	6 EUs				
			ing Notes nbers are illegal; hardware will clip oc				
	EUmin and EUmax counts to an even	need to be even and odd num					
3:0	counts to an even	need to be even and odd num	nbers are illegal; hardware will clip oc				
3:0	counts to an evenEUminAccess:	need to be even and odd num value.	nbers are illegal; hardware will clip oc R/W				
3:0	counts to an even EUmin Access: Minimum number	of EUs to power (per subslice i	nbers are illegal; hardware will clip oc R/W if multiple subslices enabled).				
3:0	counts to an evenEUminAccess:	need to be even and odd num value.	nbers are illegal; hardware will clip oc R/W				
3:0	counts to an even EUmin Access: Minimum number Value	of EUs to power (per subslice i	R/W if multiple subslices enabled).				
3:0	counts to an even EUmin Access: Minimum number Value 0010b	of EUs to power (per subslice i	R/W if multiple subslices enabled). 2 EUs				
3:0	counts to an even EUmin Access: Minimum number Value 0010b 0100b	of EUs to power (per subslice i	R/W if multiple subslices enabled). 2 EUs 4 EUs				



RENDER_SURFACE_STATE

			RENDER_	SURFACE_STATE				
Source:		BSp	ec					
Exists If: //[MessageType] != 'Sample_8x8'								
Size (in bits): 512								
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000								
This is the normal surface state used by all messages that use SURFACE_STATE except those that use MEDIA_SURFACE_STATE.								
DWord	Bit			Description				
0	31:29	Surface T This field	Type defines the type of the su	rface.				
		Value	Name	Description				
		0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps				
		1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps				
		2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map				
		3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps				
		4h	SURFTYPE_BUFFER	Defines an element in a buffer				
		5h	SURFTYPE_STRBUF	Defines a structured buffer surface				
		6h	Reserved					
		7h	SURFTYPE_NULL	Defines a null surface				
		Programming Notes						
		generate sampling surface t supporte following	ed to a null surface, no actu g engine message) is gener ype is allowed to be used v ed. All of the remaining field g exceptions:	where an actual surface is not bound. When a write message is al surface is written to. When a read message (including any ated to a null surface, the result is all zeros. Note that a null with all messages, even if it is not specificially indicated as ds in surface state are ignored for null surfaces, with the b , and Render Target View Extent fields must match the depth				
		buffer's corresponding state for all render target surfaces, including null.						
		-	All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following:					
		• Da	Data Port Media Block Read/Write messages					
		• Da	ata Port Transpose Read m	essage				
		 The Surface Type of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the Surface Type of all other render targets and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless either the depth buffer 						



	RENDER_SURFACE_STATE				
	or render targets are SURFTYPE_NULL.				
28	Surface Array				
	Format: Enable				
	This field, if enabled, indicates that the surface is an array.				
	Programming Notes				
	If this field is <i>enabled</i> , the Surface Type must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE. If this field is <i>disabled</i> and Surface Type is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE, the Depth field must be set to zero.				
27	ASTC_Enable				
	Format: Enable				
	This field, if enabled, indicates that the surface is one of ASTC compression formats.				
	Programming Notes				
	If this field is <i>enabled</i> , the definition of Surface Format encoding will follow a new convention defined by ASTC. If this field is <i>disabled</i> , the definition of Surface Format will follow the legacy convention defined in non-ASTC style.				
26:18	Surface Format				
	Format: SURFACE_FORMAT				
	Description				
	This field specifies the format of the surface or element within this surface. This field is ignored for all data port messages other than the render target message and streamed vertex buffer write message. Some forms of the media block messages use the surface format.				
	If ASTC_Enable is set to 0, the supported formats and their encoding is listed in the table (x) in Section (y); Otherwise the supported formats and their encoding is listed in the table (x+1) in Section (y).				
	Programming Notes				
	If ASTC_Enable is set to 0: YUV (YCRCB) surfaces used as render targets can only be rendered to using 3DPRIM_RECTLIST with even X coordinates on all of its vertices, and the pixel shader cannot kill pixels.				
	If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1, this field cannot be set to the following formats:				
	 Any compressed texture format (BC*, DXT*, FXT*, ETC*, EAC*) Any YCRCB* format 				
	This field cannot ASTC format if the Surface Type is SURFTYPE_BUFFER or SURFTYPE_STRBUF This field cannot be ASTC format if the Surface Type is SURFTYPE_1D.				



-		RENDER_S	SURFACE_STATE			
	This field cannot be a YUV (YCRCB*) or compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the Surface Type is SURFTYPE_BUFFER or SURFTYPE_STRBUF This field cannot be a planar YUV (PLANAR_*) or compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the Surface Type is SURFTYPE_1D.					
17:16	Surface Vertical Alignment					
			Description			
	For Sampling Engine and Render Target Surfaces: This field specifies the vertical alignment requirement in elements for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. An <i>element</i> is defined as a pixel in uncompresed surface formats, and as a compression block in compressed surface formats. For MSFMT_DEPTH_STENCIL type multisampled surfaces, an element is a sample.					
	This field is used for 2D, CUBE, and 3D surface alignment when Tiled Resource Mode is TRMODE_NONE (Tiled Resource Mode is disabled). This field is ignored for 1D surfaces and also when Tiled Resource Mode is not TRMODE_NONE (e.g. Tiled Resource Mode is enabled). See the appropriate Alignment table in the "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tiled Resrouces.					
	-	urfaces: This field is igno				
	Value	Name	Description			
	0h	Reserved	Reserved			
	1h	VALIGN 4	Vertical alignment factor j = 4			
	2h	VALIGN 8	Vertical alignment factor j = 8			
	3h	VALIGN 16	Vertical alignment factor $j = 16$			
	Programming Notes					
	This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4. Use of VALIGN_4 for other surfaces is supported, but increases memory usage.					
	This field is intended to be set to VALIGN_8 only if the surface was rendered as a stencil buffer, since stencil buffer surfaces support only alignment of 8. If set to VALIGN_8, Surface Format must be R8_UINT.					
	compressed	For uncompressed surfaces, the units of "j" are rows of pixels on the physical surface. For compressed texture formats, the units of "j" are in compression blocks, thus each increment in "j" is equal to h pixels, where h is the height of the compression block in pixels.				
15:14	Surface Hor	izontal Alignment				
			Description			
	•	g Engine and Render Tai for the surface.	rget Surfaces: This field specifies the horizontal alignment			



		RENDER	R_SURF	ACE_STATE		
	This field is used for alignment when LOD > = Mip Tail Start LOD This field is ignored when Tiled Resource Mode is not TRMODE_NONE (i.e. Tiled Resources are enabled). See the "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tile Resrouces.					
	For other surfaces: This field is ignored.					
	Value	Name		Description		
	0h	Reserved	Reserve	d		
	1h	HALIGN 4	Horizon	tal alignment factor j = 4		
	2h	HALIGN 8		tal alignment factor j = 8		
	3h	HALIGN 16		tal alignment factor j = 16		
			Prog	ramming Notes		
13:12	For uncomp texture form pixels, when When Auxil Tile Mode This field sp	nats, the units of "i" a re w is the width of th iary Surface Mode is s pecifies the type of me	units of "i" a re in compr e compressi set to AUX_(emory tiling	re pixels on the physical surface. For compressed ession blocks, thus each increment in "i" is equal to w		
	Value			Description		
	Oh	LINEAR		Linear mode (no tiling)		
	1h	WMAJOR		W major tiling		
	2h	XMAJOR				
	3h YMAJOR			X major tiling		
		YMAJOR		X major tiling Y major tiling		
		YMAJOR				





	RENDER_SURFACE_STATE					
	Memory Data Formats section for details on stencil buffer surface layout.					
	Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory.					
	 If Surface Type is SURFTYPE_BUFFER, this field must be TILEMODE_LINEAR If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be YMAJOR. If Surface Type is SURFTYPE_STRBUF, this field must be TILEMODE_LINEAR.					
	TILEMODE_XMAJOR is only allowed if Surface Type is SURFTYPE_2D.					
	If Surface Format is ASTC*, this field must be TILEMODE_YMAJOR.					
1	Vertical Line Stride					
	Format: U1 In lines to skip between logically adjacent lines					
	 For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures. For Other Surfaces: Vertical Line Stride must be zero. 					
	Programming Notes					
	This bit must not be set if the surface format is a compressed type (BCn*, FXT1, ETC*, EAC*).					
	This bit must not be set if the surface format is compressed type (SER , FAR , ETC , ETC).					
	This bit must not be set if the Auxiliary Surface Mode is not AUX_NONE.					
	If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER_NONE and the min and mag mode filter cannot be set to MAPFILTER_FLEXIBLE.					
)	Vertical Line Stride Offset					
	Format: U1 In lines of initial offset (when Vertical Line Stride == 1)					
	 For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0. For Other Surfaces: Vertical Line Stride Offset must be zero. 					
9	Sampler L2 Out of Order Mode Disable					
	Format: Disable					
	If disabled this will forced formats which would have bypassed the L2 and been filled into the L1 out of order to be cached in the L2 and send in order to the L1. In general that is any format which is expaned 1:2 in L1 or not expanded at all. This would include all lossless compressed cases For all other formats this will have no affect.					
	Programming Notes					
	This bit must be set for the following surface types: BC2_UNORM BC3_UNORM BC5_UNORM BC5_SNORM BC7_UNORM					



			REND	ER_S	URFACE_STATE		
8	 Render Cache Read Write Mode For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If unset, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss. For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is reserved : MBZ 						
	Value				Description		
	0h	Write-Only Cache			Allocating write-only cache for a write miss		
	1hRead-Write Cache			Allocating read-write cache for a write miss			
					Programming Notes		
		eld is provide U's point of		rmance	e optimization for Render Cache read/write accesses (from		
	Port Me frame n the eve only to For Oth	edia Block Re node refers to	ad Messag o Vertical I s are addre odd rows w	e or Da Line St essable.	ws are returned on vertical out-of-bounds reads using the Data ta Port Transpose Read message. In the description below, ride = 0, field mode is Vertical Line Stride = 1 in which only . The frame refers to the entire surface, while the field refers the surface.		
	Value	Name			Description		
	0h	NORMAL_MODE		The row returned on an out-of-bound access is the closest row in the frame or field. Rows from the opposite field are never returned.			
	1h	Reserved					
	2h	PROGRESSIVE_FRAME		The row returned on an out-of-bound access is the closest row in the frame, even if in field mode.			
			In field mode, the row returned on an out-of-bound access is the closest row in the field. In frame mode, even out-of-bound rows return the nearest even row while odd out-of-bound rows return the nearest odd row.				
5	Cube Face Enable - Negative X						
	Exists I	Exists If: [Surface T		ype] ==	= 'SURFTYPE_CUBE'		
	Format		Enable				
	This fie in the c	ld enable the ube map, wh	e individual ile disablin	face o g it ind	sed via the Sampling Engine: f a cube map. Enabling a face indicates that the face is present icates that that face is represented by the texture map's prmats for the correlation between faces and the cube map		



		RENDER_SURFACE_STATE				
	memory layout	t. Note that storage for disabled faces must be provided.				
		Programming Notes				
		ORDMODE_CLAMP is used when accessing a cube map, this field must be to 1b (face enabled).				
4	Cube Face Ena	able - Positive X				
	Exists If:	[Surface Type] == 'SURFTYPE_CUBE'				
	Format:	Enable				
	This field enab in the cube ma border color. R	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.				
		Programming Notes				
		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).				
3	Cube Face Enable - Negative Y					
	Exists If:	[Surface Type] == 'SURFTYPE_CUBE'				
	Format:	Enable				
	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.					
	Programming Notes					
	When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).					
2	Cube Face Ena	able - Positive Y				
	Exists If:	[Surface Type] == 'SURFTYPE_CUBE'				
	Format:	Enable				
	This field enab in the cube ma border color. R memory layout	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided. Programming Notes				
		ORDMODE_CLAMP is used when accessing a cube map, this field must be to 1b (face enabled).				



			RENDER_SURFACE_STATE				
	1	Cube Face Enable -	Negative Z				
		Exists If:	[Surface Type] == 'SURFTYPE_CUBE'				
		Format:	Enable				
		For SURFTYPE_CUE	BE Surfaces accessed via the Sampling Engine:				
		This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.					
			Programming Notes				
		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).					
	5:0	Reserved					
		Exists If:	[Surface Type] != 'SURFTYPE_CUBE'				
		Format:	MBZ				
	0	Cube Face Enable - Positive Z					
		Exists If:	[Surface Type] == 'SURFTYPE_CUBE'				
		Format: Enable					
		For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine:					
		This field enable the individual face of a cube map. Enabling a face indicates that the face is pre- in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube ma memory layout. Note that storage for disabled faces must be provided.					
		Programming Notes					
		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).					
1	31	Reserved					
		Format: MBZ					
	30:24	Memory Object Co	ntrol State				
		Format:	MEMORY_OBJECT_CONTROL_STATE				
		Specifies the memory).	bry object control state for this surface and the associated Auxiliary surface (if				





23:19	Base Mip Level					
	Format:		U4.1			
	Range: [0.0, 14.0]					
	Specifies which mip selecting the "base"		ered the "base" level when determining mag-vs-min filter and			
			Programming Notes			
			TATE. If both fields are zero, the Base Mip Level is zero. If one i zero field. It is illegal to have both Base Mip Level fields			
18	Reserved					
	Format: MBZ					
17	Reserved					
	Format: MBZ					
16	Reserved					
	Format:		MBZ			
15	Reserved					
	Format: MBZ					
14:0	Surface QPitch					
	Format:		QPitch[16:2]			
			Description			
	The interpretation of this field is dependent on Surface Type as follows:					
	SURFTYPE_1D: distance in <i>pixels</i> between array slices					
	 SURFTYPE_2D/CUBE: distance in <i>rows</i> between array slices. For Quilted Textures this field specifies the distance in rows between <i>quilt</i> slices. For compressed texture formats, one row contains a complete compression block vertically. 					
	 SURFTYPE_3D: distance in <i>rows</i> between R-slices [Note: these <i>rows</i> are only in the vertical dimension without considering the depth dimension]. For compressed texture formats, one row contains a complete compression block vertically. 					
	Other surface	e types: field is	ignored			
	Value	Name	Description			



			RENE	DER_SURFACE_ST	ATE		
		Alignment For Surface Ty height (2^Cv) 7 Vertical Alignm	r pe 3D: Tile M Tile Mode == ment	<i>lode != Linear:</i> This field mu <i>Linear:</i> This field must be se	n integer multiple of the Surface Vertical st be set to an integer multiple of the tile t to an integer multiple of the Surface this field is in units of rows of compression		
		blocks. Software must	ensure that thot overlap. I	his field is set to a value suff Refer to the Memory Data Fo	this field is in units of rows of compression ficiently large such that the array slices in ormats section for information on how		
2	31:30	Reserved Format:		·	MBZ		
	29:16	Height Format: U14-1 This field specifies the height of the surface, minus 1. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size					
		Value	Name	Description	Exists If		
		[0,0]		must be zero	[Surface Type] == 'SURFTYPE_1D'		
		[0,16383]		height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_2D'		
		[0,16383]		height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_3D'		
		[0,16383]		height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_CUBE'		
		[0,16383]		contains bits [20:7] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') ([SurfaceType] == 'SURFTYPE_STRBUF')		
		to 2 ²⁷ . For raw l range from 1 to fields of the res justified in each	buffer surface o 2 ³⁰ . After su sulting 27-bit n field. Unuse	es, the number of entries in t btracting one from the num value into the Height, Wid d upper bits must be set to	aber of entries in the buffer ranges from 1 the buffer is the number of bytes which can ber of entries, software must place the th , and Depth fields as indicated, right- zero.		
		The Height of depth buffer (d	a render targ lefined in 3DS	et must be the same as the	t of the field, not the height of the frame Height of the other render targets and the ess Surface Type is SURFTYPE_1D or (non-mip mapped).		



		REND	DER_SURFACE_ST	ΓΑΤΕ			
	If this surface in an even value w	•		itride set to both 0 and 1, this field must be			
	If Media Pixel Bo	oundary Moo	de is not set to NORMAL_M	ODE, this field must be an even value.			
	If Surface Format is PLANAR*, see Planar Memory Organization section for restrictions on the value of this field.						
15:14	Reserved						
	Format:			MBZ			
13:0	Width						
	Format:		ι	J14-1			
			Description				
	specifies the wid	Ith of the ba		he surface is MIP-mapped, this field pecified in units of pixels or texels. For			
	For surfaces acc	essed with tl	ne Media Block Read/Write	message, this field is in units of DWords.			
	For surfaces acc	essed with tl	ne Transpose Read Message	e, this field is in units of DWords.			
	Value	Name	Description	Exists If			
	[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_1D'			
	[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_2D'			
	[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_3D'			
	[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_CUBE'			
	[0,127]		contains bits [6:0] of the number of entries in the buffer - 1	([SurfaceType] == 'SURFTYPE_BUFFER') ([SurfaceType] == 'SURFTYPE_STRBUF')			
	Programming Notes						
	For surface	For surface types other than SURFTYPE_BUFFER or STRBUF The Width specified by this field					
				pecified in bytes via the Surface Pitch field).			
	For cube	maps, Widtł	n must be set equal to the H	leight.			
	For MON	O8 textures,	Width must be a multiple of	of 32 texels.			
	and the o	lepth buffer E_1D or SUR	(defined in 3DSTATE_DEPTH	as the Width of the other render target(s) H_BUFFER), unless Surface Type is non-array) and LOD = 0 (non-mip			



			REN	DER_SURFACE_ST	ATE					
		For SUF RAW (the second seco	 The Width of a render target with YUV surface format must be a multiple of 2. For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes). 							
		If Number of Multisamples is MULTISAMPLECOUNT_16, then Width must be 8K texels or less, or the surface must not use the a multisample control surface (MCS).								
3	31:21	Depth Format: U11-1 This field specifies the total number of levels, minus 1, for a volume texture or the number of array elements, minus 1, allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level. For buffers, this field specifies a portion of the buffer size.								
		Value	Name	Description	Exists If					
		[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_1D'					
		[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_2D'					
		[0,2047]		depth of surface - 1 (z/r dimension)	[SurfaceType] == 'SURFTYPE_3D'					
		[0,340]		number of array elements - 1 [see programming notes for range]	[SurfaceType] == 'SURFTYPE_CUBE'					
		[0,511]		contains bits [29:21] of the number of entries in the buffer - 1	([SurfaceType] == SURFTYPE_BUFFER) OR ([SurfaceType] == 'SURFTYPE_STRBUF')					
		The Depth of	a randar tar	Programming No	epth of the other render target(s) and of					
		the depth buff	er (defined	in 3DSTATE_DEPTH_BUFFER).						
		For SURFTYPE_CUBE: For Sampling Engine Surfaces and Typed Data Port Surfaces, the range of th field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero.								
		zero of Minim	um Array E	5	s reduced by one for each increase from um Array Element is set to 1024 on a 2D					
	20	Reserved								
		Format: MBZ								
	19	Reserved								
		Format: MBZ	-							



18	Reserved
10	Format: MBZ
17:0	Surface Pitch
	Format: U18-1 Pitch in #Bytes
	Surface Pitch Range:
	 For surfaces of type SURFTYPE_BUFFER: [0,2047] -> [1B, 2048B]
	 For surfaces of type SURFTYPE_STRBUF: [0,2047] -> [1B, 2048B]
	• For other linear surfaces: [0, 262143] -> [1B, 256KB]
	• For X-tiled surface: [511, 262143] -> [512B, 256KB] = [1 tile, 512 tiles]
	• For Y-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
	• For W-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles]
	 For TileYF and TileYS surfaces, the range is dependent on the Cu parameter (refer to <i>Memory Data Formats</i> section for the definition of the Cu parameter depending on the case). The range in bytes is [2^{cu}-1,262143] -> [(2^{cu})B,256KB] = [1 tile, 256KB/(2^{cu}) tiles]
	This field specifies the surface pitch in (#Bytes - 1). For surfaces of type SURFTYPE_BUFFER and SURFTYPE_STRBUF, this field indicates the size of the structure.
	Programming Notes
	• For linear <i>render target</i> surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of 2 * element size for YUV surface formats.
	 For untyped data port messages, which are only supported with Surface Type SURFTYPE_BUFFER, the pitch is ignored and assumed to be 1 byte.
	 For linear surfaces with Surface Type of SURFTYPE_STRBUF, the pitch must be a multiple of 4 bytes.
	• For linear surfaces with Surface Type of SURFTYPE_BUFFER and Surface Format RAW, the pitch must be 1 byte.
	For other linear surfaces, the pitch can be any multiple of bytes.
	For tiled surfaces, the pitch must be a multiple of the tile width.
	If the surface is a stencil buffer (and thus has Tile Mode set to TILEMODE_WMAJOR), the pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8)
	 The width of a tile depends on the surface format if Tiled Resource Enable is enabled. Refer to the Tiled Resource Enable field to determine which sub-mode applies to the surface format in use, and determine the Cu parameter from the Surface Layout section. The tile width is equal to 2^{Cu} bytes.



			RE	NDER SURFA	CE STATE				
		The followir	0	icates the maximum byt s on.	e width, frame width, ar	nd pitch size allowed	l when		
		Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)			
		Legacy 4K	8bpp	16k	16k	16k + 127			
			16bpp	16k	8k	16k + 127			
			32bpp	16k	4k	16k + 127			
			64bpp	16k	2k	16k + 127			
			128bpp	16k	1k	16k + 127			
		TileYF	8bpp	8k	8k	8k + 63			
			16bpp	16k	8k	16k + 127			
			32bpp	16k	4k	16k + 127			
			64bpp	16k	2k	16k + 255			
			128bpp	16k	1k	16k + 255			
		TileYS	8bpp	16k	16k	16k + 255			
			16bpp	16k	8k	16k + 511			
			32bpp	16k	4k	16k + 511			
			64bpp	16k	2k	16k + 1023			
			128bpp	16k	1k	16k + 1023			
4	31	Reserved	1						
		Exists If:	[Surfac	e Type] != 'SURFTYPE_S	TRBUF'				
		Format:	MBZ						
	30:29	Render Targ	get And Sai	nple Unorm Rotation					
		Exists If:	[Sur	face Type] != 'SURFTYP	E_STRBUF'				
				De	scription				
		For Render Target Surfaces:							
		This field specifies the rotation of this render target surface when being written to memory.							
		For sample_unorm Messages: This field specifies the rotation of the data returned by sampler for sample_unorm message.							
		For Other S This field is							
		Value	Name		Description				
			DEG	No rotation (0 degrees					
			ODEG	Rotate by 90 degrees					
			80DEG	, ,	[for sample_unorm mes	_			



	3h	270DEG	Rotate by 270 degrees		
			Programming Notes		
	Progra	mming Not	es for Render Target Surfaces only		
			ot supported for render targets of any type other than simple, non-mip- n-array 2D surfaces. The surface must be using tiled with X major.		
	• \	Vidth and H	leight fields apply to the dimensions of the surface before rotation.		
			70 degree rotated surfaces, the Height (rather than the Width) must be les I to the Surface Pitch (specified in bytes).		
			70 degree rotated surfaces, the actual Height and Width of the surface in the field value which is decremented) must both be even.		
Rotation is supported only for surfaces with the following surface formats: B5G B5G6R5_UNORM_SRGB, R8G8B8A8_UNORM, R8G8B8A8_UNORM_SRGB, B8G8 B8G8R8[A X]8_UNORM_SRGB, B10G10R10[A X]2_UNORM, B10G10R10A2_UNO R10G10B10A2_UNORM, R10G10B10A2_UNORM_SRGB, R16G16B16A16_FLOAT R16G16B16X16_FLOAT					
28:18	Minimum Array Element				
	Exists If:		[Surface Type] != 'SURFTYPE_STRBUF'		
	Format: U11		U11		
17:7	Render Target View Extent				
17.7			[Currface Turpe] L_ 'CLIDETVDE CTDDLLE'		
17.7	Exists If:	:	[Surface Type] != 'SURFTYPE_STRBUF'		
17.7	Format:		U11-1		
17.7	Format: Range [0 For Ren This field rendered For Ren This field For Othe	0,2047] to ind der Target a d indicates t d to. der Target a	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field.		
6	Format: Range [0 For Ren This field rendered For Ren This field This field	0,2047] to ind der Target a d indicates t d to. der Target a d must be se er Surfaces: d is ignored.	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field.		
	Format: Range [0 For Ren This field rendered For Ren This field This field	0,2047] to ind der Target a d indicates t d to. der Target a d must be se er Surfaces: d is ignored. mpled Surfa	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field.		
	Format: Range [0 For Ren This field For Ren This field This field This field Multisat Exists If:	0,2047] to ind der Target a d indicates t d to. der Target a d must be se er Surfaces: d is ignored. mpled Surfa	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field.		
	Format: Range [0 For Ren This field For Ren This field This field This field Multisat Exists If:	0,2047] to ind der Target a d indicates t d to. der Target a d must be se er Surfaces: d is ignored. mpled Surfa	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field. Extended to the same value as the Depth fie		
	Format: Range [0 For Ren This field rendered For Ren This field Multisat Exists If: This field	0,2047] to ind der Target a d indicates t d to. der Target a d must be se er Surfaces: d is ignored. mpled Surfa d indicates t	U11-1 dicate extent of [1,2048] and Typed Dataport 3D Surfaces: the extent of the accessible 'R' coordinates minus 1 on the LOD currently be and Typed Dataport 1D and 2D Surfaces: et to the same value as the Depth field. ace Storage Format [Surface Type] != 'SURFTYPE_STRBUF' the storage format of the multisampled surface.		



			RENDER_SURFACE_STATE				
			Programming Notes				
		 All multisampled render target surfaces must have this field set to MSFMT_MSS IF this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "ld2dms", "resinfo", and "sampleinfo". 					
			ignored if Number of Multisamples is MULTISAMPLECOUNT_1				
	5:3	Number of Multis	amples				
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'				
		This field indicates	the number of multisamples on the surface.				
		Value	Name				
		0h	MULTISAMPLECOUNT_1				
		1h	MULTISAMPLECOUNT_2				
		2h	MULTISAMPLECOUNT_4				
		3h	MULTISAMPLECOUNT_8				
		4h	MULTISAMPLECOUNT_16				
		5h-7h	Reserved				
		Programming Notes					
		If this field is any value other than MULTISAMPLECOUNT_1, the Surface Type must be SURFTYPE_2D This field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine or Render Target surface.					
	31:0	Reserved					
		Exists If:	[Surface Type] == 'SURFTYPE_STRBUF'				
		Format:	MBZ				
	2:0	Multisample Position Palette Index					
		Exists If:	[Surface Type] != 'SURFTYPE_STRBUF'				
		This field indicates the index into the sample position palette that the multisampled surface is us This field is only used as a return value for the sampleinfo message, and is otherwise not used by hardware.					
			Value Name				
		[0,7]					
5	31:25	X Offset					
		Format:	PixelOffset[8:2]				
		of the surface. This field effectivel surface origin was	the horizontal offset in pixels from the Surface Base Address to the start (origin) y loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled (by definition) located at the base address, and thus needed to satisfy the 4KB ment restriction. Now the origin can be specified at a finer (4-wide x 4-high pixel)				



		REND	DER_SURFACE_STATE				
	resolution.	T					
	Value	Name	Description				
	[0,508]		In multiples of 4 (low 2 bits missing)				
			Programming Notes				
			is field must be zero.				
		faces accessed ed to be 32 bite	I with the <i>Data Port Media Block Read/Write</i> message, the pixel size is s in width.				
		faces accessed ed to be 32 bit	l with the Data Port Transpose Read message , the pixel size is s in width.				
	• For Sur zero.	face Format \	with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be				
		-	t ation is set to other than RTROTATE_0DEG, this field must be zero. SURFTYPE_2D, this field must be zero.				
			ero, this field must be zero.				
			amples is not MULTISAMPLECOUNT_1, this field must be zero.				
			habled, this field must be zero.				
		•	Mode is not AUX_NONE, this field must be zero.				
	 If Surface Vertical Alignment is VALIGN_8, this field must be a multiple of 8. 						
	 For Surface Format with 8 bits per element, this field must be a multiple of 16. 						
	• For Surface Format with 16 bits per element, this field must be a multiple of 8.						
	If Tiled Resource Mode is not TRMODE_NONE, this field must be zero.						
24	Reserved						
	Format:		MBZ				
23:21	Y Offset						
	Format:		RowOffset[4:2]				
			al offset in rows from the Surface Base Address to the start of the				
			ription in the X Offset field.)				
	Value	Name	Description				
	[0,28] In multiples of 4 (low two bits missing)						
			Programming Notes				
	For line	ar surfaces, th	is field must be zero.				
	• For ren zero.	der targets in v	which the Render Target Array Index is not zero, this field must be				
	• For Sur zero.	face Format v	with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be				



		Γ	ENDER_SURF	ACE_S	SIAIE	
	 If Render Target Rotation is set to other than RTROTATE_0DEG, this field must be zero. If Surface Type not SURFTYPE_2D, this field must be zero. If MIP Count is not zero, this field must be zero. If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be zero. If Surface Array is enabled, this field must be zero. If Auxiliary Surface Mode is not AUX_NONE, this field must be zero. If Tiled Resource Mode is not TRMODE_NONE, this field must be zero. 				iust be zero. o. IPLECOUNT_1, this field must be zero. zero. this field must be zero. E, this field must be zero.	
20		ble For Cub	2			
	Format:	Dis	able			
	Specifies	if EWA mode	for LOD quality impre	ovement	needs to be disabled for cube maps.	
	Value		Name		Description	
	0h	Enable [C	Default]	EWA is enabled for cube maps		
	1h	Disable	Disable		EWA is disabled for cube maps	
	Programming Notes					
	This field indicates if EWA mode for LOD quality improvement needs to be disabled for cube maps. By default EWA would be on for cube maps hence this field must be 0. If there is any spec violation seen with EWA on cube maps then this field must be set to 1 to disable EWA for cubes.					
	For Samp This field For other This field	specifies the surfaces: is ignored.	Render Target, and tiled resource mode.			
	Value	Name	Description	า	Exists If	
	0h	NONE	No tiled resource			
	1h	4KB	4KB tiled resources		[SurfaceType] == 'SURFTYPE_1D'	
	2h	64KB	64KB tiled resource	S	[SurfaceType] == 'SURFTYPE_1D'	
	1h	TILEYF	4KB tiled resources		[SurfaceType] != 'SURFTYPE_1D'	
	2h	TILEYS	64KB tiled resource	S	[SurfaceType] != 'SURFTYPE_1D'	
	3h	Reserved				
	If Tile Ma	de is not set		ramming)R. this fie		
	If Tile Mode is not set to TILEMODE_YMAJOR, this field must be set to TRMODE_NONE, unless the Surface Type is SURFTYPE_1D.					

		F	RENDER_SURFACE_STA	TE		
	YCRCB ³ is supp plane (i	bits per element, or one of the compressed texture modes (BC*, ETC*, EAC*, ASTC*). Additionally, YCRCB* formats are supported and treated as 16 bits per element, and the PLANAR_420_8 format is support and treated as 8 bits per element on the Y plane and 16 bits per element on the UV plane (if Separate UV Plane Enable is disabled) or 8 bits per element on the U and V planes (if Separate UV Plane Enable is enabled).				
	Type is Addres	BUFFER or S and Surfac	RMODE_NONE, the surface cannot con TRBUF. A BUFFER or STRBUF surface wit e Pitch set to an integer multiple of the 16, 32, 64, or 128 bits per element.	th null pages must have Surface Base		
	If Surfa	ace Format is	PLANAR, the surface cannot contain ar	ny null pages.		
17:16	Reserve	ed				
	Format	•		MBZ		
15	Reserve	ed				
	Format	•		MBZ		
14		ncy Type es the type of	coherency maintained for this surface.			
	Value	Name	Desc	ription		
	0h	GPU coherent	Surface memory is kept coherent with ordering rules. Surface memory is back coherent with CPU (LLC).	GPU threads using GPU read/write ked by system memory but is not kept		
	1h	IA coherent	Surface memory is kept coherent with	CPU (LLC).		
			Programming Note	s		
	This field may optionally be 1 (IA coherent) for messages sent to SFID_DP_DC0 or SFID_DP_DC1 or SFID_DP_DC2. This field is typically set to 0 (GPU coherent) if the context is operating in a non-SVM legacy mode (for example, Ring Buffer or a Execlist using 32-bit Virtual Address Legacy Context PPGTT32).					
	cached cached evicted	, and then a la for a Null Tile	A coherent, then it is possible that data ater read to that same address might re address, the data will be eventually be a is IA coherent, then the cache line new urn zero.	eturn a non-zero value. If a value is e discarded when the cache line is		
13:12	Reserve	ed				
	Format	•		MBZ		
11:8	Mip Tai	il Start LOD				
	Format		U4 in LOD Units			
	This fie TRMOD	ld indicates w E_NONE. The	e, Render Target, and Typed Surfaces hich LOD is the first one in the MIP tail MIP tail has a different layout than the for more details.			



_	1	R	END	R_SURF	ACE_STA	TE				
	For other su This field is i									
	Programming Notes									
	This field mu	ust be zero	o if the S	urface Forma						
	This field is i	anored if	Tiled Re	source Mode	is TRMODE N	IONE.				
				TRMODE_NO en the storage				•		
	If Tiled Resource Mode is not TRMODE_NONE, to disable the Mip Tail this field must be set to a mip that larger than those present in the surface (i.e. 15). This is recommended for non-mip-mapped surfaces.									
	The followin for various o	0		he <i>maximum</i> s				l Start LOD		
	Surface	Tiling Mode	#MS			ts Per Elemen				
				8	16	32	64	128		
	1D	64KB	1	16384	8192	4096	2048	1024		
		4KB	1	1024	512	256	128	64		
	2D/	TIIeYS	1	128x256	128x128	64x128	64x64	32x64		
	CUBE		2	128x128	128x64	64x64	64x32	32x32		
			4	64x128	64x64	32x64	32x32	16x32		
			8	64x64	64x32	32x32	32x16	16x16		
			16	32x64	32x32	16x32	16x16	8x16		
		TileYF	any	32x64	32x32	16x32	16x16	8x16		
	3D	TIIeYS	1	32x32x32	16x32x32	16x32x16	16x16x16	8x16x16		
		TIIeYF	1	16x8x16	8x8x16	8x8x8	8x4x8	4x4x8		
7:4	Surface Min	LOD								
	Format: U4 In LOD Units									
	For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (<i>sample_l, ld</i> , or <i>resinfo</i> message types) before it is used to address the surface. For Other Surfaces:									
	This field is i	gnored.		Drogs	ramming Not	05				
	This field are	ust be	. if the r	urface Forma		85				
		ust be zero	5 ii the S	urrace Forma						



			RENDER SURFACE STA	TF		
	3:0	MIP Count / LOD				
	5.0	Format: Sampling U4 in (LOE	rget Surfaces:			
		[0,14] repr	Engine and Typed Surfaces: esenting [1,15] MIP levels rget Surfaces: [0,14] representing LOD faces: [0]			
		For Sampling Engine and Typed Surfaces: This field indicates the number of MIP levels allowed to be accessed starting at Surface Min LOD, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For Id* messages, out- of-bounds behavior results for LODs outside of the range specified in this field. For Render Target Surfaces: This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the Surface Min LOD field, which is ignored for render target surfaces. For Other Surfaces: This field is reserved : MBZ				
		depth buffer (define For render targets w	Programming Note r target must be the same as the LOD o d in 3DSTATE_DEPTH_BUFFER). rith YUV surface formats, the LOD must e surfaces with YCRCB* or PLANAR* surfaces	f the other render target(s) and of the be zero.		
6	31	Reserved				
		Exists If:	([Surface Format] != 'PLANAR')			
		Format:	MBZ			
	31	Separate UV Plane	Enable			
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	Enable			
		If enabled, this field indicates that the U and V are present as separate planes. If disabled, the data is interleaved on a single plane.				
		Programming Notes				
		See the section "Pla chroma planes (U ar	nar Memory Organization" for a descrip nd V) are calculated.	tion of how the size and location of the		
			Workaround			
		-	when separate (e.g. YV12) are treated a mory image will be required on each ro	• • • •		



		R		SURFACE_STATE			
	correctly.	correctly.					
30	Reserved	Reserved					
	Exists If:	([Surface Fo	ormat] == 'PL	ANAR')			
	Format:	MBZ					
30:16	Auxiliary	Surface QPi	itch				
	Exists If:			rmat] != 'PLANAR')			
	Format:		QPitch[16:2]				
	This field	specifies the	e distance in r	ows between array slices on the auxiliary surface.			
	V	alue	Name	Description			
	[4h,1FFFC	[h]		in multiples of 4 (low 2 bits missing)			
				Programming Notes			
	This field	must be set	to an integer	multiple of the Surface Vertical Alignment			
	the auxili	Software must ensure that this field is set to a value sufficiently large such that the array slices in the auxiliary surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.					
	For non-multisampled render target's CCS auxiliary surface, QPitch must be computed with Horizontal Alignment = 128 and Surface Vertical Alignment = 256. These alignments are only for CCS buffer and not for associated render target.						
29:16	X Offset for U or UV Plane						
	Exists If:		([Surface For	mat] == 'PLANAR')			
	1						
	Format:		U14				
	This field	•	e horizontal o	ffset in pixels from the Surface Base Address to the start (origin) ane, depending on the setting of Separate UV Plane Enable .			
	This field	•	e horizontal o				
	This field of the U p	lane or inter	e horizontal o leaved UV pla	ane, depending on the setting of Separate UV Plane Enable .			
	This field of the U p This field	nust be a m	e horizontal o leaved UV pla nultiple of 4 (l	ane, depending on the setting of Separate UV Plane Enable . Programming Notes			
	This field of the U p This field If Tiled R	must be a m	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled	ane, depending on the setting of Separate UV Plane Enable . Programming Notes bits 1:0 MBZ).			
15	This field of the U p This field If Tiled R	must be a m esource Mo Surface Mo	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled	ane, depending on the setting of Separate UV Plane Enable .			
15	This field of the U p This field If Tiled R Auxiliary	must be a m esource Mo Surface Mo	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled	ane, depending on the setting of Separate UV Plane Enable .			
15	This field of the U p This field If Tiled R Auxiliary Reserved	must be a m Resource Mo / Surface Mo MBZ	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled	ane, depending on the setting of Separate UV Plane Enable .			
	This field of the U p This field If Tiled R Auxiliary Reserved Format:	must be a m Resource Mo / Surface Mo MBZ	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled ode is forced	ane, depending on the setting of Separate UV Plane Enable .			
	This field of the U p This field If Tiled R Auxiliary Reserved Format:	must be a m Resource Mo / Surface Mo MBZ	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled ode is forced	ane, depending on the setting of Separate UV Plane Enable .			
	This field of the U p This field If Tiled R Auxiliary Reserved Format: Reserved Exists If:	must be a m Resource Mo / Surface Mo / MBZ	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled ode is forced	ane, depending on the setting of Separate UV Plane Enable .			
14	This field of the U p This field If Tiled R Auxiliary Reserved Format: Reserved Exists If: Format:	must be a m esource Mo / Surface Mo / MBZ	e horizontal o leaved UV pla nultiple of 4 (l ode is enabled ode is forced	ane, depending on the setting of Separate UV Plane Enable. Programming Notes bits 1:0 MBZ). d, this field must be a multiple of the tile width in pixels. to AUX_NONE. mat] == 'PLANAR')			



		RI		ACE_STATE			
11:3	Auxiliary Surface Pitch						
	Exists If: ([Surface Format] != 'PLANAR')						
	Format	: U9-1 Pitch in	#Tiles				
	This fiel	d specifies the	Auxiliary surface pitch i	n (#Tiles - 1).			
		Value	Name	Description			
	[0, 511]			-> [1 tile, 512 tiles]			
13:0	Y Offset	t for U or UV P	lane				
	Exists If	: ([Surface Format] == 'P	LANAR')			
	Format	: u	J14				
		•		om the Surface Base Address to the start (origin) of g on the setting of Separate UV Plane Enable .			
			Progra	amming Notes			
	For surfaces where Surface Format = PLANAR* and Separate UV Plane is Enabled, the Y Offset must be programmed in multiples of half-rows . For example, for a surface where Y is physically followed by U and then V in memory, the Y Offset to U plane would be (2*Y-Height). For all other PLANAR YUV formats this is programmed in multiples of full rows.						
	This field must be a multiple of 4 (bits 1:0 MBZ) for all YUV PLANAR surfaces.						
	If Tiled Resource Mode is enabled, this field must be a multiple of the tile height in rows.						
	Auxiliary Surface Mode is forced to AUX_NONE.						
	Workaround						
	Workaround : For formats PLANAR_420_* when this field is not a multiple of 4 the Out-of-Bounds Supression check must be disabled to avoid false out of bound detection.						
2:0	Auxiliary Surface Mode						
	Exists If	:	([Surface Format] != 'PLANAR')				
	Format	:	U3				
	Specifies what type of surface the Auxiliary surface is. The Auxiliary surface has its own base add and pitch, but otherwise shares or overrides other fields set for the primary surface, detailed in the programming notes below.						
	Value	Name		Description			
	0h	AUX_NONE	No Auxiliary surface	is used			
	1h	AUX_CCS_D	3	is a CCS (Color Control Surface) with compression with compression enabled, depending on Number of			
				(Multisample Control Surface) is a special type of			
	2h	AUX_APPEND	Multisamples. MCS	(Multisample Control Surface) is a special type of			
		AUX_APPEND AUX_HIZ	Multisamples. MCSCCS.The Auxiliary surface	(Multisample Control Surface) is a special type of			



5h	AUX_CCS_E	ENDER_SURFACE_STATE The Auxiliary surface is a CCS with compression enabled or an MCS with compression enabled, depending on Number of Multisamples .		
6h-7h	Reserved			
	· · · · · · · · · · · · · · · · · · ·	Programming Notes		
Surfac Min LC surface the pri accessi the foll	e Array, Surfac DD, and Minimi e uses Surface H mary surface's v ng the Auxiliary lowing: R32_FLC mat used when	cal depth Auxiliary surface shares Height, Width, Depth, Surface Type , the Min LOD, MIP Count / LOD, Surface Object Control State, Resource um Array Element with the primary surface. The hierarchical depth Auxiliary Horizontal Alignment of 16, Surface Vertical Alignment of 8, regardless of values for these fields. X & Y Offset are set to zero for the purpose of v surface. If this field is set to AUX_HIZ, Surface Format must be be one of DAT, R24_UNORM_X8_TYPELESS, or R16_UNORM, and the format must match the surface was used as a depth buffer (with R channel corresponding to D		
CCS and hierarchical depth Auxiliary surfaces are TileY with Tiled Resource Mode of TRMODE_NONE regardless of the tile mode of the primary surface, and Mip Tail Start LOD is ignored for these surfaces.				
The CCS Auxiliary surface for non-multisampled render targets has Horizontal Alignment = 128 and Vertical alignment = 64.				
		ace for Number of Multisamples > 1 uses Surface Horizontal Alignment rtical Alignment of 4 regardless of the primary surface's values for these		
If this field is set to AUX_HIZ, Number of Multisamples must be MULTISAMPLECOUNT_1, and Surface Type cannot be SURFTYPE_3D.				
If Number of Multisamples is MULTISAMPLECOUNT_1, AUX_CCS_E setting is only allowed if Surface Format is supported for Render Target Compression. This setting enables render target compression.				
Surfac engine the sar	e Format suppo , Surface Form npling engine. F	mples is MULTISAMPLECOUNT_1, AUX_CCS_D setting is only allowed if orted for Fast Clear. In addition, if the surface is bound to the sampling at must be supported for Render Target Compression for surfaces bound to For render target surfaces, this setting disables render target compression. urfaces, this mode behaves the same as AUX_CCS_E.		
If Number of Multisamples is <i>not</i> MULTISAMPLECOUNT_1, both AUX_CCS_E and AUX_CCS settings indicate that the auxiliary surface is a multisample control surface (MCS), and multicompression is enabled.				
TRMO		mples is MULTISAMPLECOUNT_1, and if Tiled Resource Mode is NOT , if CCS tile is NULL, Render Target Tiles represented by that CCS tile are		



			RENDER_SURFACE_STATE						
7	31	Memory Compu	r ession Mode ertical from Horizontal compression.						
		Value	Name	Description					
		0	Horizontal [Default]						
		1	Vertical						
-	30	Memory Comp	ression Enable						
		Format:	Enable						
		-	y contain compressed or compressible pixels. Mem rites to this surface. Reads from this surface will ch Programming Notes	5					
		can be non-zero compression co	n control must have 0 value for non-tileY modes. To only for the surface state that has media message ntrol bits will be 0 in normal surface state but can messages. E.g. sample_unorm.	es. That is for 3d case the					
			er messages supported with memory compression and SIMD16 <i>sample</i> .	enabled are <i>sample_8x8</i> ,					
		Please refer to vol1a Memory Data Formats chapter section Media Memory Compression for more details, including format restrictions.							
	29	Reserved							
		Format: MBZ							
_	28	Reserved							
	27:25	Shader Channel							
		Format:	Shader Channel Select Enumerated Type						
		Specifies which surface channel is read or written in the Red shader channel. Programming Notes							
		The Shader channel selects also define which shader channels are written to which surface channel. If the Shader channel select is SCS_ZERO or SCS_ONE then it is not written to the surface. If the shader channel select is SCS_RED it is written to the surface red channel and so on. If more than one shader channel select is set to the same surface channel only the first shader channel in RGBA order will be written. Each shader channel select must be set to the same surface channel (R = SCS_RED, G = SCS_GREEN, B = SCS_BLUE, A = SCS_ALPHA) if the surface is accessed via the sampler's sample_unorm* or sample_8x8 messages.							
		The Shader Channel Select fields do not affect the following sampling engine message types: resinfo, sampleinfo, LOD, and Id_mcs. These messages behave as if each Shader Channel Select is set to the same color surface channel.							
		message heade	g engine <i>gather4</i> * messages, the Gather4 Source C r defines which channel's Shader Channel Select is ampled. Other Shader Channel Select fields are ign	used to select the surface					
			g engine <i>sample*_c</i> and <i>gather4*_c</i> messages, the nel from the surface regardless of the setting of the setti						



•	RENDER_SURFACE_STATE				
	For Render Target, Red, Green and Blue Shader Channel Selects MUST be such that only valid components can be swapped i.e. only change the order of components in the pixel. Any other values for these Shader Channel Select fields are not valid for Render Targets. This also means that there MUST not be multiple shader channels mapped to the same RT channel.				
	When multiple Channel selects have the same value and shader channel is disabled, disable channel writes 0s to memory. This behavior does not match with Data Port message via HDC.				
	The output channel is undefined if the source is to a channel is not present for the current surface format. For example, If the surface format is R16_float and the shader channel select green specifies green as the source the output is undefined. It should instead select 0 which is the default for a missing color channel.				
24:22	Shader Channel Select Green				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
21:19	Shader Channel Select Blue				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
18:16	Shader Channel Select Alpha				
	Format: Shader Channel Select Enumerated Type				
	See Shader Channel Select Red for details.				
	Programming Notes				
	For Render Target, this field MUST be programmed to value = SCS_ALPHA.				
15:12	Reserved				
	Format: MBZ				
11:0	Resource Min LOD				
	Format: U4.8 in LOD units				
	For Sampling Engine Surfaces: This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the use of this field. For Other Surfaces: This field is ignored.				
	Value Name				
	[0,14]				
	Programming Notes				
	This field must be zero if the Surface Format is MONO8				
	This field must be zero if the ChromaKey Enable is enabled in the associated sampler.				



		RENDER_SURFACE_STATE
89	63:0	Surface Base Address
		Format: GraphicsAddress[63:0]SurfaceBase
		Specifies the byte-aligned base address of the surface.
		Programming Notes
		• For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned).
		• For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. The base address must be aligned to element size.
		• Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.
		• Mipmapped surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base MIP. All other MIPs are positioned relative to the base MIP.
		• The Base Address for linear (non-tiled) render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned for Non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats.
		• Other linear (non-tiled) surfaces have no alignment requirements (byte alignment is sufficient).
		• For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Tiles are inherently page-aligned (4K or 64K).
		• Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific data-port message documentation for additional restrictions.
		Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.
		Tiled surface base addresses must be tile aligned (64KB aligned for TileYS, 4KB aligned for all other tile modes). For 1D surfaces, the base address must be 64KB aligned if Tiled Resource Mode is TRMODE_64KB, and 4KB aligned if Tiled Resource Mode is TRMODE_4KB. Compressed (BC*, ASTC, etc.) surface data is usually copied by re-describing each MIP/slice as a separate surface, using a size-equivalent RGBA format. But a MIP/slice within a packed MIP Tail doesn't have the tile-aligned Surface Base Address required for the re-description. This case must be specially handled by re-describing the packed MIP Tail as a single-MIP surface with the width/pitch/height/depth of a single tile, and then use drawing geometry to "reach out" to the desired tail slot (<i>x</i> , <i>y</i> , <i>z</i>) offset.



			RENDER_SURFACE_STATE			
11	63:62					
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	MBZ			
	61:48	X Offset fo	or V Plane			
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field s of the V pla	specifies the horizontal offset in pixels from the Surface Base Address to the start (origin lane.			
	47:46	Reserved				
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	MBZ			
	45:32	Y Offset fo	or V Plane			
		Exists If:	([Surface Format] == 'PLANAR')			
		Format:	U14			
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V plane.				
		Programming Notes				
		For surfaces where Surface Format = PLANAR* and Separate UV Plane is Enabled, the Y Offset must be programmed in multiples of half-rows . For example, for a surface where Y is physically followed by U and then V in memory, the Y Offset to V plane would be (2*Y-Height+ U-Height). For all other PLANAR YUV formats this is programmed in multiples of full rows (e.g Y-Height + U-Height).				
		This field must be a multiple of 4 (bits 1:0 MBZ).				
		If Tiled Resource Mode is enabled, this field must be a multiple of the tile height in rows.				
		This field is ignored if Separate UV Plane Enable is disabled.				
	31.21	Auxiliary Table Index for Media Compressed Surface				
	51.21	Exists If:				
		This field is valid only if Media Memory Compression is on for the surface(Memory Compression Enable == 1). In that case, the Auxiliary Surface Base address is never expected to be used and hence can be overloaded. This represents the 11 bit index into the table in memory which maps the surface to the auxiliary base address.				
	63:12	Auxiliary S	Surface Base Address			
		Exists If:	([Surface Format] != 'PLANAR') AND [Memory Compression Enable] == 0			
		Format:	GraphicsAddress[63:12]			
			the 4kbyte-aligned base address of the Auxiliary surface associated with the primary ecified in other SURFACE_STATE fields.			
	11	Reserved				
	11	Reserveu				



			RE	NDER_SURFACE_STATE			
	10	Reserved					
		Format: MBZ					
	9:5	Quilt Heigh	nt				
		Format:		U5			
		•	pecifies the h tures for mo	neight of a quilted texture in units of quilt slices. Refer to the section on re details.			
		Value	Name	Description			
		[0,31]		representing height of quilt - 1 (y/v dimension)			
				Programming Notes			
		Programm	ina Notes				
		Only	/ power-of-2	2 Quilt Height and Quilt Width values are allowed: (1,2,4,8,16,32) mapping values in the fields.			
		 A surface is defined as a quilted texture if either Quilt Height or Quilt Width is nonzero (actual field value, not the incremented value). 					
		A quilted texture					
		 is only supported by the sampling engine (other shared functions will ignore the Quilt Width and Quilt Height field, behaving as if they are set to zero). 					
		• must have a Surface Type of SURFTYPE_2D.					
		 must have Number of Multisamples set to NUMSAMPLES_1. 					
		•	must have	e Vertical Line Stride set to 0.			
		•	must have	e Auxiliary Surface Mode set to AUX_NONE.			
		•	enabled.	dicates the array dimension of the quilted texture if Surface Array is The valid range of Depth is [0, 2048 / (QuiltWidth * QuiltHeight) - 1], i.e. the ober of underlying array slices including quilt slices cannot exceed 2048.			
		•		e accessed with any ld* message type or using a sampler with the Non- ced Coordinate Enable field enabled.			
	4:0	Quilt Width	า				
		Format:		U5			
		This field specifies the width of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.					
		Value	Name	Description			
		[0,31]		representing width of quilt - 1 (x/u dimension)			
12	31:0	Reserved					
			-	face Mode] != 'AUX_CCS_D') AND ([Auxiliary Surface Mode] != 'AUX_CCS_E') y Surface Mode] != 'AUX_HIZ')			
		Format: M					



			RENDER_SURFACE_STATE			
	31:0	Red Clea	r Color			
		Exists If:	[Auxiliary Surface Mode] == 'AUX_CCS_D' OR [Auxiliary Surface Mode] == 'AUX_CCS_E'			
		Format:	S31 (2's complement) for all SINT surface formats			
		Format:	U32 for all UINT surface formats			
		L	IEEE_FP for all other surface formats			
		For Samp AUX_CCS	pling Engine Surfaces and Render Targets with Auxiliary Surface Mode set to			
		Specifies For Othe	the clear value for the red channel. r Surfaces:			
			l is ignored. Programming Notes			
		If Numb	er of Multisamples is not MULTISAMPLECOUNT_1, only 0/1 values allowed			
		If Number clear valu	er of Multisamples is MULTISAMPLECOUNT_1 AND if this RT is fast cleared with non-0/1 ue, this RT must be partially resolved (refer to Partial Resolve operation) before binding ace to Sampler.			
	31:0	Hierarch	ical Depth Clear Value			
		Exists If:	[Auxiliary Surface Mode] == 'AUX_HIZ'			
		Format:	IEEE_Float			
		If Auxiliary Surface Mode is AUX_HIZ, this field specifies the depth clear value associated with this surface. If disabled, this field is ignored.				
13	31:0	Green Cl				
		Exists If:	[Auxiliary Surface Mode] == 'AUX_CCS_D' OR [Auxiliary Surface Mode] == 'AUX_CCS_E'			
		Format:	S31 (2's complement) for all SINT surface formats			
		Format:	U32 for all UINT surface formats			
		Format:	IEEE_FP for all other surface formats			
		For Sampling Engine Surfaces and Render Targets with Auxiliary Surface Mode set to AUX_CCS: Specifies the clear value for the green channel. For Other Surfaces: This field is ignored.				
		Programming Notes				
			ammed to non 0/1 values, SW must ensure a render target partial resolve pass before a cleared RT to texture.			
	31:0	Reserved	1			
		Exists If:	[Auxiliary Surface Mode] == 'AUX_HIZ'			
		Format:	MBZ			



				RENDER_SURFACE_STATE					
14	31:0	Blue Clea	ar Color						
		Exists If:	[Auxiliary	v Surface Mode] == 'AUX_CCS_D' OR [Auxiliary Surface Mode] == 'AUX_CCS_E'					
		Format:	S31 (2's complement) for all SINT surface formats						
		Format:	U32 for a	II UINT surface formats					
		Format:	IEEE_FP f	or all other surface formats					
		AUX_CCS	5:	ine Surfaces and Render Targets with Auxiliary Surface Mode set to					
		•	the clear r Surface	value for the blue channel.					
			l is ignore						
				Programming Notes					
		If programmed to non 0/1 values, SW must ensure a render target partial resolve pass before binding a cleared RT to texture.							
	31:0	Reserved							
		Exists If:		[Auxiliary Surface Mode] == 'AUX_HIZ'					
		Format:		MBZ					
15	31:0	Alpha Clear Color							
		Exists If:	[Auxiliary	<pre>v Surface Mode] == 'AUX_CCS_D' OR [Auxiliary Surface Mode] == 'AUX_CCS_E'</pre>					
		Format:	S31 (2's complement) for all SINT surface formats						
		Format:	U32 for all UINT surface formats						
		Format: IEEE_FP for all other surface formats							
		For Sampling Engine Surfaces and Render Targets with Auxiliary Surface Mode set to AUX_CCS:							
		Specifies the clear value for the alpha channel.							
		For Other Surfaces: This field is ignored.							
		Programming Notes							
		If programmed to non 0/1 values, SW must ensure a render target partial resolve pass before binding a cleared RT to texture.							
	31:0	Reserved							
	51.0	Exists If:		<pre>kiliary Surface Mode] == 'AUX_HIZ'</pre>					
		Format:	MB						
		ronnat.	IVIDA	-					



SAMPLER_STATE

				SAMPLER_STATE			
Source:		BSp	рес				
Exists If:		//(N	//essageType !=	pe != 'Deinterlace') && (MessageType != 'Sample_8x8')			
Size (in bits): 128							
Default Value: 0x0000000, 0x0000000, 0x00000000, 0x00000000							
deinterla describeo	ce. The d here	e sampler :	state is stored a of each elemen	all messages that use SAMPLER_STATE except sample_8x8 and as an array of up to 16 elements, each of which contains the dwords at is spaced 4 dwords apart. The first element of the sampler state array is			
DWord	Bit			Description			
0	31	Sampler	Disable				
		Format:		Disable			
		This field	allows the sam	pler to be disabled. If disabled, all output channels will return 0.			
	30	Reserved					
		color mod affected k these cha the defini	de. In addition, by this field. Ref innels, and for s	ts, the 32 bit border color is decoded differently based on the border the default value of channels not included in the surface may be fer to the "Sampler Output Channel Mapping" table for the values of surface formats that may only support one of these modes. Also refer to R_BORDER_COLOR_STATE for more details on the behavior of the two eld.			
		Value	Name	Description			
		0h	DX10/OGL	DX10/OGL mode for interpreting the border color			
		1h	DX9	DX9 and earlier mode for interpreting the border color			
		Programming Notes					
		This feild must not be set to DX9 if there are null tiles in use					
		This field is required to be the same for every message over a period of time. A flush of the sampler cache must occur before a message with the opposite state of this field is delivered.					
		This field must be set to DX9 mode when used with surfaces that have Surface Format P4A4_UNORM or A4P4_UNORM.					
			l must be set to WAPUV or YCR	DX10/OGL mode when used with surfaces that have Surface Format CB_SWAPY.			
		This field OR SINT.		DX10/OGL mode if Surface Format for the associated surface is UINT			
				DX10/OGL mode if REDUCTION_MINIMUM or REDUCTION_MAXIMUM ple_min or sample_max.			





			SA	MPLER_STATE				
28:27	LOD PreClamp Mode							
	This field determines whether the computed LOD is clamped to [max,min] mip level before the mag-vs-min determination is performed.							
	PRECLAN	VP_OGL: L	OD pre-clan	nped to Min LOD and Max LOD				
	performi	OpenGL API currently clamps LOD to the Min LOD and Max LOD (from Sampler State) prior to performing min/mag determination, and therefore it is expected that an OpenGL driver would need to set this field to PRECLAMP_OGL.						
	Value		Name	Description				
	0h NON		1	LOD PreClamp disabled				
	1h	Reser	ved					
	2h OGL			LOD PreClamp enabled (OGL mode)				
26:22	Coarse L	Coarse LOD Quality Mode						
	Format: U5							
	This field configures the coarse LOD image quality mode for the sample_d, sample_l, and sample_b messages in the sampling engine. In general, performance will increase and po consumption will decrease with each step of reduced quality (performance gain for sample_b will be minimal).							
				Description				
	sample_b	will be mi	nimal).					
	sample_b	will be mi	nimal). Full quality	Description v is enabled, matching prior products grades with each larger value, performance improves with each				
	sample_b Value Oh 01h-	will be mi	nimal). Full quality Quality dec	Description v is enabled, matching prior products grades with each larger value, performance improves with each				



21:20	Mip Mode Filter								
	Format: U2 Enumerated Type								
	This field determines if and how mip map levels are chosen and/or combined when texture								
	filtering. Value Name Description								
	0h	NONE	Description						
	Un	NONE	LOD.	Disable mip mapping - force use of the mipmap level corresponding to N LOD.					
	1h	NEAREST	Nearest, Select the nearest mip map						
	2h	Reserved							
	3h	LINEAR		nterpolate between nearest mip maps (combined with linear filters this is analogous to "Trilinear" filtering).					
				Programming Notes					
	MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.								
	Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum or maximum operation is being performed.								
	Mip Mode Filter must be set to MIPFILTER_NONE for Planar YUV surfaces.								
19:17	Mag Mode Filter								
	Format:			U3 Enumerated Type					
		ed). For vo		exels are sampled/filtered when a texture is being "magnified" s, this filter mode selection also applies to the 3rd (inter-layer)					
	Value	N	ame	Description					
	0h	NEARES	Т	Sample the nearest texel					
	1h	LINEAR		Bilinearly filter the 4 nearest texels					
	2h	ANISOT	ROPIC	Perform an "anisotropic" filter on the chosen mip level					
	4h-5h	Reserve	d						
	6h	MONO		Perform a monochrome convolution filter					
	7h	Reserve	d						
	Programming Notes								
	Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE_3D.								
	-		_NEAREST	and MAPPILTER_LINEAR are supported for surfaces of type					



		C	AMPLER STATE				
			-				
	MAPFILTER_MONO: Only CLAMP_BORDER texture addressing mode is supported Both Mag Mode Filter and Min Mode Filter must be programmed to MAPFILTER_MONO. Mip Mode Filter must be MIPFILTER_NONE. Only valid on surfaces with Surface Format MONO8 and with Surface Type SURFTYPE_2D.						
		FER_ANISOTROPIC I RDMODE_CUBE ad	may cause artifacts at cube edges if enabled for cube maps with the dressing mode.				
			will be overridden to MAPFILTER_LINEAR when using a sample_I or r when Force LOD to Zero is set in the message header.				
	Format f	for the associated si FER_MONO are allo	Min Mode Filter must be set to MAPFILTER_NEAREST if Surface urface is UINT or SINT. However, all settings of this field other than wed with UINT/SINT if a minimum or maximum operation is being				
16:14	Min Moo	de Filter					
	Format:		U3 Enumerated Type				
		ne maps, this filter i	exels are sampled/filtered when a texture is being "minified" (shrunk). mode selection also applies to the 3rd (inter-layer) dimension.See				
	Value	Name	Description				
	0h	NEAREST	Sample the nearest texel				
	1h	LINEAR	Bilinearly filter the 4 nearest texels				
	2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level				
	4h-5h	Reserved					
	6h	MONO	Perform a monochrome convolution filter				
	7h	Reserved					
13:1	Texture	LOD Bias					
	Format:		S4.8 2's complement				
	Range: [-16.0, 16.0)						
	vs-mag LOD bia higher p	determination and s will result in a son performance, while a	ed bias value added to the calculated texture map LOD prior to min- mip-level clamping. Assuming mipmapping is enabled, a positive newhat blurrier image (using less-detailed mip levels) and possibly a negative bias will result in a somewhat crisper image (using more- y lower performance.				
			Programming Notes				
		iltering (as was requ	need to offset the LOD Bias in order to produce a correct LOD for uired for correct bilinear and anisotropic filtering in some legacy				



			S	AMPLER_STATE					
	0	LOD alg	gorithm						
		Format: U1 Enumerated Type							
			5	used for LOD calculation. Generally, the EWA approximation age quality than the legacy algorithm.					
		Value	Name	Description					
		0h	LEGACY	Use the legacy algorithm for non-anisotropic filtering					
		1h	EWA Approximation	Use the new EWA approximation algorithm for anisotropic filtering					
				Programming Notes					
		enable	d for non-anisotropic	only be enabled for Anisotropic Filtering modes. It must not be filtering as the increased accuracy of the LOD calculation will is not e power and reduce overall efficiency.					
1	31:20	Min LO	D						
		Format	:	U4.8 in LOD units					
		Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD.							
		applied. Note that the minification-vsmagnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use.							
				Due surgering Nation					
		Programming Notes If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD wi							
		always be Min LOD.							
		This fie	eld must be zero if the	Min or Mag Mode Filter is set to MAPFILTER_MONO					
	19:8	Max LC	D						
		Format	::	U4.8 in LOD units					
			FO O 1 4 O						
			[0.0, 14.0]						
		applied before to cont bits of in use.	d. Note that the minifi- this minimum (resolu- trol the "minimum" (lo this value effectively of Force the mip map acc	num value used to clamp the computed LOD after LOD bias is cation-vsmagnification status is determined after LOD bias and tion) mip clamping is applied. The integer bits of this field are used owest resolution) mipmap level that may be accessed. The fractional clamp the inter-level trilinear blend factor when trilinear filtering is cess to be between the mipmap specified by the integer bits of the he value specified here.					





		SAMPLER	STATE								
7	Chrom	aKey Enable									
	Forma	Format: Enable This field enables the chroma key function.									
		Programming Notes									
	Suppo		rface formats. See section titled: "Surface Formats" in								
	thsi vo	lume for supported formats.									
		eld must be disabled if min or mag LTER_ANISOTROPIC.	filter is MAPFILTER_MONO or								
		eld must be disabled if used with a	surface of type SURFTYPE_3D.								
6:5	Chrom	aKey Index									
	Forma	t:	U2								
	Derrore	. [0 .]]									
	Range		aKey Table entry associated with this Sampler. This								
		a "don't care" unless ChromaKey l									
4	Chrom	aKey Mode									
	Forma	t: U1 Enumerate	ited Type								
		This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled.									
	In this alpha= G(Y)=0 pixel p intend	KEYFILTER_REPLACE_BLACK:In this mode, each texel that matches the chroma key is replaced with $(0,0,0,0)$ (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.									
	Value	Name	Description								
	Oh	KEYFILTER_KILL_ON_ANY_MATCH	In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is observable only if the Killed Pixel Mask Return flag is set on the input message.								
	1h	KEYFILTER_REPLACE_BLACK	In this mode, each texel that matches the chroma key is replaced with $(0,0,0,0)$ (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out								



			SAMPLER_STATE					
			region (filtered texel alpha==) test, etc.	0) through use of alpha				
	3:1	Shadow	Shadow Function					
		Format	Format: U3 Enumerated Type					
		This field is used for shadow mapping support via the sample_c message type, and specifies the specific comparison operation to be used. The comparison is between the texture sample red channel (except for alpha-only formats which use the alpha channel), and the "ref" value provided in the input message.						
		١	Value Name					
		0h	PREFILTEROP ALWAYS					
		1h	PREFILTEROP NEVER					
		2h	PREFILTEROP LESS					
		3h	PREFILTEROP EQUAL					
		4h	PREFILTEROP LEQUAL					
		5h	PREFILTEROP GREATER					
		6h PREFILTEROP NOTEQUAL						
		7h PREFILTEROP GEQUAL						
	0	Cube Surface Control Mode						
		Format: U1 Enumerated Type						
		When sampling from a SURFTYPE_CUBE surface, this field controls whether the TC* Address Control Mode fields are interpreted as programmed or overridden to TEXCOORDMODE_CUBE.						
			Value Name					
		0h	PROGRAMMED					
		1h	OVERRIDE					
2	31:30	Reserve	ed					
	29:28	Reserve	ed					
	27:26	Reserve	ed					
	31:24	Reserve	ed					
	25:24	Reserve	ed					
	23:6	Indirect State Pointer						
		Description						
		This po	pinter is relative to the Dynamic State Base Address.					
	5	Reserve	ed					
		Format	:: MBZ					
	4	Reserve	ed					
	3	Reserve	ed					



				SAI	MPLER_STATE			
	2	Reserv	ed					
	1	Reserv	ed					
	0	LOD Clamp Magnification Mode						
		Forma	t:	U1	Enumerated Type			
		This fie mode.	eld allows th	e flexibility to	o control how LOD clamping is handled when in magnification			
		Value	Name		Description			
		0h	MIPNONE	Filter is MIP	agnification mode, Sampler will clamp LOD as if the Mip Mode PFILTER_NONE. This is how OpenGL defines magnification, and is expected that those drivers would not set this bit.			
		1h	MIPFILTER		When in magnification mode, Sampler will clamp LOD based on the value Mip Mode Filter.			
3	31:24	Reserv	ed					
	25:24	Reserv	ed					
		Forma	t:		MBZ			
	23:22	Reduction Type						
		Format: U2 Enumerated Type						
			l by the Min		duction that will be performed on the texels in the footprint Filter Mode fields. This field is ignored if Reduction Type Enable			
		Valu	ie	Name	Description			
		0h	STD_FII	TER	standard filter			
		1h	1h COMPARISON		comparison followed by standard filter			
		2h MINIMUM			minimum of footprint			
		3h MAXIMUM maximum of footprint						
					Programming Notes			
		The following message types ignore this field: <i>sample_min, sample_max, sample_unorm*, resinfo, sampleinfo, LOD, ld*, sample_8x8.</i>						
		If the current min/mag filter mode is MAPFILTER_MONO, this field is ignored.						
		when u	used with ST ion of the m	D_FILTER, MI	<i>le_l_c, sample_d_c, sample_b_c, gather4_c,</i> and <i>gather4_po_c</i> message types, D_FILTER, MINIMUM, or MAXIMUM settings of this field, perform the essage of the same name without the "_c". The ref parameter is ignored by			
		the op	eration of th	ne message o	bove, when used with COMPARISON setting of this field, perfom of the same name with "_c" included. The ref parameter used by elivered in the message) is set to zero.			



	Restrictions applying to the message whose behavior is being performed must be followed. For example, a sample message used with COMPARISON reduction filter must follow all of the restrictions of <i>sample_c</i> . An exception to this is the MINIMUM and MAXIMUM reduction types allow SURFTYPE_1D, 2D, 3D, and CUBE, including with Surface Array enabled, even though th sample_min/max messages only allow 2D. Restrictions applying to the message delivered need not be followed. For example, a <i>sample_c</i> message used with STD_FILTER reduction filter needs to follow only the restrictions of sample, not the restrictions of <i>sample_c</i> .						
21:19		n Anisotropy					
	Format:		J3 Enumerated Type				
		•	Im value of the anisotropy ratio used by the ter (Min or Mag Mode Filter).				
	Value	Name	Description				
	0h	RATIO 2:1	At most a 2:1 aspect ratio filter is used				
	1h	RATIO 4:1	At most a 4:1 aspect ratio filter is used				
	2h	RATIO 6:1	At most a 6:1 aspect ratio filter is used				
	3h	RATIO 8:1	At most a 8:1 aspect ratio filter is used				
	4h	RATIO 10:1	At most a 10:1 aspect ratio filter is used				
	5h	RATIO 12:1	At most a 12:1 aspect ratio filter is used				
	6h	RATIO 14:1	At most a 14:1 aspect ratio filter is used				
	7h	RATIO 16:1	At most a 16:1 aspect ratio filter is used				
18	U Address	s Mag Filter Round	ding Enable				
	Format:		Enable				
	Controls whether the texture address is rounded or truncated before being used to select texe to sample. Provides independent control of rounding on one texture address dimension (U/V/F in either mag or min filter mode.						
	Programming Notes						
	L	will not force rour	5				
17		Min Filter Round					
	Format:		Enable				
	Controls whether the texture address is rounded or truncated before being used to select texel to sample. Provides independent control of rounding on one texture address dimension (U/V/R in either mag or min filter mode.						
			Programming Notes				
	Hardware	will not force rour	nding enable.				
16	V Address	Mag Filter Round	ling Enable				
16	V Address Mag Filter Rounding Enable Format: Enable						



		S	AMPLER_ST	ATE					
	in eithe	r mag or min filter mo							
			Programmi	ng Notes					
	Hardw	are will not force rou	nding enable.						
15	V Addr	ess Min Filter Round	ling Enable						
	Forma	t:		Enable					
	to samp		dent control of round	or truncated before being used to select texe ing on one texture address dimension (U/V/R					
			Programmi	ng Notes					
	Hardw	are will not force rou	nding enable.						
14	R Addr	ess Mag Filter Roun	ding Enable						
	Forma	t:		Enable					
	to samp	Controls whether the texture address is rounded or truncated before being used to select texels to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.							
		Programming Notes							
	Hardw	Hardware will not force rounding enable.							
13	R Addr	ess Min Filter Round	ling Enable						
	Forma	t:		Enable					
	to samp	Controls whether the texture address is rounded or truncated before being used to select texel to sample. Provides independent control of rounding on one texture address dimension (U/V/R in either mag or min filter mode.							
	Programming Notes								
	Hardware will not force rounding enable.								
2:11									
	Forma	t:	U2 Enumerated Type						
	Selects	the quality level for t	he trilinear filter.						
	Value	Na	me	Description					
	0	FULL		Full Quality. Both mip maps are sampled under all circumstances.					
	1	TRIQUAL_HIGH/MAC	G_CLAMP_MIPFILTER	If High Quality. Same as full quality.					
	2	MED		If Medium Quality. If the contribution of one mip map is less than 25%, only the other mi map contributes.					
	3	LOW		If Low Quality. If the contribution of one mip map is less than 37.5%, only the other mip map contributes.					



10	Non-normalized Coordinate Enable						
	Format: Enable						
	This field, if enabled, specifies that the input coordinates (U/V/R) are in non-normalized space, where each integer increment is one texel on LOD 0. If disabled, coordinates are normalized, where the range 0 to 1 spans the entire surface.						
	Programming Notes						
	 The following state must be set as indicated if this field is <i>enabled</i>: TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE_HALF_BORDER, or TEXCOORDMODE_CLAMP_BORDER. 						
	Surface Type must be SURFTYPE_2D or SURFTYPE_3D.						
	Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR.						
	Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR.						
	Mip Mode Filter must be MIPFILTER_NONE.						
	Min LOD must be 0.						
	Max LOD must be 0.						
	MIP Count must be 0.						
	Surface Min LOD must be 0.						
	Texture LOD Bias must be 0.						
9	Reduction Type Enable						
	Format: Enable						
	This field enables the Reduction Type field to modify the behavior of messages based on its setting. If this field is disabled, all messages behave as defined and the Reduction Type field ignored.						
8:6	TCX Address Control Mode						
	Format: Texture Coordinate Mode Enumerated Type						
	Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.						
	Programming Notes						
	When using cube map texture coordinates, each TC component must have the same Address Control Mode.						
	When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).						
	field must be programmed to 111111b (all faces enabled). MAPFILTER_MONO: Texture addressing modes must all be set to TEXCOORDMODE_CLAMP_BORDER. The Border Color is ignored in this mode, a constant va						



SAMPLER_STATE							
	Format:	Texture Coordinate Mode Enumerated Type					
	texture ma	Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details					
	Programming Notes						
	and a 1D s	If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.					
2	:0 TCZ Addre	TCZ Address Control Mode					
	Format:	Texture Coordinate Mode Enumerated Type					
	addresses -	Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror).See Address TCX Control Mode above for details					



SubslicePool

SubslicePool							
Source:	BSpec						
Size (in bits):	32						
Default Value:	0x00000000						
These fields specify the assignment of EUs within the given subslice to one of two pools. Bit 70 correspond to EU70 in the subslice. Assignment of the corresponding EU is to Pool-0 if its bit=0, or Pool-1, if its bit=1. Bit values in bit positions of non-existent or disabled EUs must be set to 0.							
DWord	Bit	Description					
0	31:24	Subslice3					
		Default Value:	00h Default Value				
		Format:	U8				
23:16 Subslice2							
		Default Value:	00h Default Value				
		Format:	U8				
	15:8	Subslice1					
		Default Value:	00h Default Value				
		Format:	U8				
7:0 Subslice0		Subslice0					
		Default Value:	00h Default Value				
		Format:	U8				



Surface Binding Table Index Message Descriptor Control Field

MDC_BTS - Surface Binding Table Index Message Descriptor Control Field

Source:	: BSpec						
Size (in bits):		8					
Default Value:		0x0000000					
DWord	Bit	Description					
0	7:0	Binding Table Index					
		Format: Enum			numeration		
		Specifies the Binding Table index for the message, which must be a Surface State Mod					
		Value	ue Name Description		Description		
	00h-0EFh BTS Index of Binding Table State Surfaces		ex of Binding Table State Surfaces				
		F0h-0FBh	Reserved	Rese	erved for future use		
		0FCh	Reserved	Rese	erved for future use		
		Others	Reserved	lgno	pred		



Surface or Stateless Binding Table Index Message Descriptor Control Field

MDC_BTS_A32 - Surface or Stateless Binding Table Index Message							
Descriptor Control Field							
Source:	Source: BSpec						
Size (in bits): 8							
Default Value:			0000000				
DWord	Bit				Description		
0	7:0	Binding 1	able Index				
		Format:			Enumeration		
		Specifies	the surface for	the message,	either Surface State Model or Stateless.		
		Value	Name	Description			
		00h- 0EFh	BTS	Index of Binding Table State Surfaces			
		F0h- 0FBh	Reserved	Reserved for f	future use		
		0FCh	Reserved	Reserved for future use			
		0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)			
		0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).			
		Others	Reserved	Ignored			
		Restriction					
		Restriction : When using A32_A64_NC, SW must ensure that 2 threads do not both access the same cache line (64B)					



SW Generated BINDING_TABLE_STATE

SW Generated BINDING_TABLE_STATE									
Source: BSpec									
Size (in bits):		32	32						
Default Val	ue:	0x00000000	0x0000000						
	Description								
It is stored	The binding table binds surfaces to logical resource indices used by shaders and other compute engine kernels. It is stored as an array of up to 256 elements, each of which contains one dword as defined here. The start of each element is spaced one dword apart.								
The first e	ement	of the binding tab	le is aligned to a 64-byte b	oundary.					
Binding table indexes beyond 256 will automatically be mapped to entry 0 by the HW, w/ the exception of any messages which support the special indexes 255 and 254.									
DWord	Bit	Description							
0	31:6	6 Surface State Pointer							
		Format:	rmat: SurfaceStateOffset[31:6]						
This 64-byte aligned address points to a surface state block. This pointer is relative t Surface State Base Address									
Format:					MBZ				
4:0 Reserved									
Format: MBZ					MBZ				