# Intel ${ }^{\ominus} \mathrm{Iris}^{\ominus} \mathrm{Xe}$ and UHD Graphics Open Source 

Programmer's Reference Manual

For the 2020-2021 11th Generation Intel Xeon ${ }^{\circledR}$, Core $^{\text {™ }}$, Celeron ${ }^{\circledR}$, Pentium ${ }^{\circledR}$ Gold Processors based on the "Tiger Lake" Platform

Volume 11: Media Engines

December 2021, Revision 1.0

## intel.

## Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.
No product or component can be absolutely secure.
Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks

Customer is responsible for safety of the overall system, including compliance with applicable safetyrelated requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exceptions that a) you may publish an unmodified copy and b) code included in this document is licensed subject to Zero-Clause BSD open source license (OBSD). You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.
© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

## Table of Contents

Media ..... 1
Media VDBOX ..... 1
AVP .....  1
Video Command Streamer (VCS) ..... 8
HCP ..... 16
MFX Pipe ..... 164
VDBOX Registers ..... 324
Media VEBOX ..... 326
Media VEBOX Introduction ..... 326
SFC ..... 332
SFC Overview. ..... 332
SFC Commands Definition ..... 333

## Media

## Media VDBOX

This chapter describes the VDBOX Media Engine.

## AVP

The AV1 Codec Pipeline (AVP) is a fixed function hardware video codec responsible for decoding AV1 (AOMedia Video 1) video streams.

## AVP Register Definitions

The Message Channel Interface is a read-only bus used to access the AVP status registers. All registers are 32 bits where reserved bits return a value of zero and subtractive-decode is used to return $0 \times 0000$ for all register holes.

## Register Attributes Description

Host Register Attributes gives the defined register tags and their description.
Host Register Attributes

| Tag | Name | Description |
| :--- | :--- | :--- |
| R/W | Read/Write | Bit is read and writeable. |
| R/SW | Read/Special Write | Bit is readable. Write is only allowed once after a reset. |
| RO | Read Only | Bit is only readable, but writes have no effects. |
| WO | Write Only | Bit is only writeable, reads return zeros. |
| RV | Reserved | Bit is reserved and not visible. Reads will return 0, and writes have no effect. |
| NA | Not Accessible | This bit is not accessible. |

## AVP Decoder Register Map

This documents all AVP Decoder MMIO Registers.

## AVP Decoder Register Descriptions

Reserved.

## AVP Command Summary

The AV1 is configured through a set of batch commands defined in the following sections. The software driver builds a frame level workload using these commands and stores these workloads in graphics memory where they are fetched by the Video Command Streamer (VCS) and presented to the AVP for processing. The commands are processed by the Workload Parser within the AVP and the hardware is

## intel

configured by the Workload Parser prior to each frame level encode or decode. A workload is defined as a set of commands necessary to encode or decode one frame.

The software driver is required to read the AVP disable fuse to determine if the AVP is enabled. If it is disabled, then the software driver must not enable AVP batch commands to be sent to the AVP or a hang event may occur. Only when the AVP is enabled through the fuse, should the batch commands be sent to the AVP.

## AVP Workload Command Model

DWord0 of each command is defined in AVP DWord0 Command Definition. The AVP is selected with the Media Instruction Opcode "8h" for all AVP Commands.

HCP DWord0 Command Definition

| DWord | Bits | Description |
| :---: | :---: | :---: |
| 0 | 31:29 | Command Type $=$ PARALLEL_VIDEO_PIPE $=3 \mathrm{~h}$ |
|  | 28:27 | Pipeline Type $=2 \mathrm{~h}$ |
|  | 26:23 | Media Instruction Opcode $=$ Codec/Engine Name $=$ AVP $=8 \mathrm{~h}$ |
|  | 22:16 | Media Instruction Command = <see HCP Media Instruction Commands (Opcode=7h) > |
|  | 15:12 | Reserved: MBZ |
|  | 11:0 | Dword Length (Excludes Dwords 0, 1) = <command length> |

Each AVP command has assigned a media instruction command as defined in AVP Media Instruction Commands (Opcode=8h).

AVP Media Instruction Commands (Opcode=8h)

| Media Instruction Command | Command DWord0 [22:16] | Mode | Scope |
| :--- | :---: | :---: | :---: |
| AVP_PIPE_MODE_SELECT | Oh | Dec | Picture |
| AVP_SURFACE_STATE | 1 h | Dec | Picture |
| AVP_PIPE_BUF_ADDR_STATE | 2 h | Dec | Picture |
| AVP_IND_OBJ_BASE_ADDR_STATE | 3 h | Dec | Picture |
| Reserved | $4 \mathrm{~h}-5 \mathrm{~h}$ |  |  |
| Reserved | $8 \mathrm{~h}-9 \mathrm{~h}$ |  |  |


| Media Instruction Command | Command DWord0 [22:16] | Mode | Scope |
| :--- | :---: | :---: | :---: |
| VD_CONTROL_STATE | Ah | Dec | Picture |
| Reserved | Bh-Fh |  |  |
| AVP_PIC_STATE | 10 h | Dec | Picture |
| Reserved | 11 h |  |  |
| AVP_REF_IDX_STATE | $13 \mathrm{~h}-14 \mathrm{~h}$ | Dec | Tile |
| Reserved | 15 h | Dec | Tile |
| AVP_TILE_CODING | 16h-1Fh |  |  |
| Reserved | 20h | Dec | Tile |
| AVP_BSD_OBJECT_STATE | $33 \mathrm{~h}-7 \mathrm{Fh}$ |  |  |
| Reserved | Reserved |  |  |

## AVP Command Sequence

The AV1 is configured for encoding or decoding through a set of batch commands defined in the following sections. The software driver builds a frame level workload using these commands and stores these workloads in graphics memory where they are fetched by the Video Command Streamer (VCS) and presented to the AVP for processing. The commands are processed by the Workload Parser within the AVP and the hardware is configured by the Workload Parser prior to each frame level encode or decode. A workload is defined as a set of commands necessary to encode or decode one frame.

The software driver is required to read the AVP disable fuse to determine if the AVP is enabled. If it is disabled, then the software driver must not enable AVP batch commands to be sent to the AVP or a hang event may occur. Only when the AVP is enabled through the fuse, should the batch commands be sent to the AVP.

## AVP Command Sequence Examples for Decoder

AV1 workload is based upon a single tile decode. There are no states saved between tile decodes in the AVP.

The following programming sequence will be used by single pipe decode.


| VD_CONTROL (AVP_Pipe_Initialization) | AVP Plpe Reset |
| :--- | :--- |
| l |  |
| AVP_PIPE_MODE_SELECT | AVP Pipe Setup |
|  |  |


| AVP_SURFACE_STATE (Multiple) | Frame Level Commands |
| :--- | :--- |
| AVP_PIPE_BUF_ADDR_STATE | Frame Level Commands |
| AVP_IND_OBJ_BASE_ADDR_STATE | Frame Level Commands |
| AVP_PIC_STATE | Frame Level Commands |
| AVP_SEGMENT_STATE | Frame Level Commands |
| AVP_INLOOP_FILTER_STATE | Frame Level Commands |
|  |  |
| AVP_TILE_CODING | Tile Level Commands |
|  |  |


| AVP_BSD_OBJECT | Decode Start |
| :--- | :--- |
| I |  |
| «Tile Done» | Decode Finish |
| l |  |
| VD_CONTROL (AVP_Memory_Implicit_Fush) | HW Data Flush to Memory |
| l |  |
| «End Workload» |  |
|  |  |

Each tile should be programmed independently

## AVP Buffer Size Requirements

This documents all the Memory Buffer Size Requirement and Media Internal Storage Programming.
The following tables indicate AV1 rowstore size requirement.
The number below indicates is number of cacheline per SB (SB can be $64 \times 64$ or $128 \times 128$ ).
The rowstore data can be stored in Internal Media Storage.

To allocate the following: Total CLs = (\#CLs_per_SB * num_of_SB_per_tile_width)

| Surface | $\mathbf{8}$ bits |  | $\mathbf{1 0}$ bits |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SB64 | SB128 | SB64 | SB128 |  |
| Bitstream Decoder/Encode Line Rowstore (BTDL) | 2 | 4 | 2 | 4 | Decoder Only |
| Spatial Motion Vector Line Rowstore (SMVL) | 4 | 8 | 4 | 8 |  |
| Intra Prediction Line Rowstore (IPDL) | 2 | 4 | 4 | 8 |  |
| Deblocker Filter Line Y Buffer (DFLY) | 9 | 17 | 11 | 21 |  |
| Deblocker Filter Line U Buffe (DFLU) | 3 | 4 | 3 | 5 |  |
| Deblocker Filter Line V Buffe (DFLV) | 3 | 4 | 3 | 5 |  |

The following rowstore requires extra CL allocation in addition to CL per SB.
To allocate the following: Total CLs = (\#CLs_per_SB * num_of_SB_per_tile_width) + \#CLs_extra_per_surface

| Surface | \#CLs per SB |  |  |  | \#CLs extra per surface |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  | 10 bit |  | 8 bit |  | 10 bit |  |
|  | SB64 | SB128 | SB64 | SB128 | SB64 | SB128 | SB64 | SB128 |
| CDEF Filter Line Buffer (CDEF) | 8 | 16 | 10 | 20 | 1 | 1 | 2 | 2 |

The following tables indicate AV1 tile storage. These will NOT be stored in Internal Media Storage.
To allocate the following, use the following equations based on Tile Line Rowstore or Tile Column Rowstore:
Total Tile Line CLs = (\#CLs_per_SB * num_of_SB_per_FRAME_width)
Total Tile Column CLs = (\#CLs_per_SB * num_of_SB_per_FRAME_height)
[Programming suggestion: The largest tile width is 4096 in pixels. It is recommended to allocate the buffer based on 4096 tile width
and it can be reused for all tiles within the frame]

| Surface | 8 bit |  | 10 bit |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SB64 | SB128 | SB64 | SB128 |  |
| Bitstream Decode/Encode Tile Line Rowstore | 2 | 4 | 2 | 4 | Decode/Encode |
| Spatial Motion Vector Tile Line Rowstore | 4 | 8 | 4 | 8 |  |
| Intra Prediction Tile Line Rowstore Tile Row | 2 | 4 | 4 | 8 |  |
| Deblocker Filter Tile Line Y Buffer | 9 | 17 | 11 | 21 |  |
| Deblocker Filter Tile Column Y Buffer | 8 | 16 | 10 | 20 |  |
| Deblocker Filter Tile Line U Buffer | 3 | 4 | 3 | 5 |  |
| Deblocker Filter Tile Column U Buffer | 2 | 4 | 3 | 5 |  |
| Deblocker Filter Tile Line V Buffer | 3 | 4 | 3 | 5 |  |
| Deblocker Filter Tile Column V Buffer | 2 | 4 | 3 | 5 |  |
| CDEF Filter Top-Left Corner Buffer | $\begin{aligned} & 1 \text { * num_Tile_Horz * } \\ & \text { num_Tile_Vert } \end{aligned}$ |  |  |  | 1 CL per tiles |
| CDEF Filter Meta Tile Line Buffer | 1 * num_Tile_Horz |  |  |  | 1 CL per horz |


|  |  | tile |
| :---: | :---: | :--- |
| Loop Restoration Tile Line Y Buffer | $\mathbf{7}$ * num_Tile_Horz | 7 CL per horz <br> tile |
| Loop Restoration Tile Line U Buffer | $\mathbf{5}$ * num_Tile_Horz | 5 CL per horz <br> tile |
| Loop Restoration Tile Line V Buffer | $\mathbf{5}$ * num_Tile_Horz | 5 CL per horz <br> tile |

The following buffer requires extra CLs at the end of frame width/height. These will NOT be stored in Internal Media Storage.

To allocate the following, use the following equations based on Tile Line Rowstore or Tile Column Rowstore:
Total Tile Line CLs = (\#CLs_per_SB * num_of_SB_per_FRAME_width) + \#CLs_extra_per_surface
Total Tile Column CLs = (\#CLs_per_SB * num_of_SB_per_FRAME_height) + \#CLs_extra_per_surface
[Programming suggestion: The largest tile width is 4096 in pixels. It is recommended to allocate the buffer based on 4096 tile width
and it can be reused for all tiles within the frame]

| Surface | \#CLs per SB |  |  |  | \#CLs extra per surface |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  | 10 bit |  | 8 bit |  | 10 bit |  |
|  | SB64 | SB128 | SB64 | SB128 | SB64 | SB128 | SB64 | SB128 |
| CDEF Filter Tile Line Buffer | 8 | 16 | 10 | 20 | 1 | 1 | 2 | 2 |
| CDEF Filter Tile Column Buffer | 8 | 16 | 10 | 20 | 1 | 1 | 2 | 2 |
| CDEF Filter Meta Tile Column Buffer | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| Super-Res Tile Column Y Buffer | 22 | 44 | 29 | 58 | 22 | 44 | 29 | 58 |
| Super-Res Tile Column U Buffer | 8 | 16 | 10 | 20 | 8 | 16 | 10 | 20 |
| Super-Res Tile Column V Buffer | 8 | 16 | 10 | 20 | 8 | 16 | 10 | 20 |
| Loop Restoration Filter Tile Column Y Buffer | 9 | 17 | 11 | 22 | 2 | 2 | 2 | 2 |
| Loop Restoration Filter Tile Column U Buffer | 5 | 9 | 6 | 12 | 1 | 1 | 1 | 1 |
| Loop Restoration Filter Tile Column V Buffer | 5 | 9 | 6 | 12 | 1 | 1 | 1 | 1 |
| Loop Restoration Meta Tile Column Buffer | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

The following table indicates AV1 frame buffer (except pixel buffer).

| Surface | SB64 | SB128 |  |
| :--- | :--- | :--- | :--- |
| Comments |  |  |  |
| CDF Tables Initialization <br> Buffer | 242 CLs | Intra frame uses 183 CLs; <br> inter frame uses 242 CLs |  |
| CDF Tables Backward <br> Adaptation Buffer | 242 CLs |  |  |
| AV1 Segment ID Read | 2 * | $\mathbf{8}^{*}$ |  |


| Buffer | Total_Num_SB64_in_Frame | Total_Num_SB128_in_Frame |  |
| :--- | :--- | :--- | :--- |
| AV1 Segment ID Write | $\mathbf{2}$ * | $\mathbf{8}$ * |  |
| Buffer | Total_Num_SB64_in_Frame | Total_Num_SB128_in_Frame |  |
| Collocated Motion | $\mathbf{4}$ * | $\mathbf{1 6}$ * |  |
| Vector Temporal Buffer | Total_Num_SB64_in_Frame | Total_Num_SB128_in_Frame |  |
| Current Frame Motion | $\mathbf{4}$ * | $\mathbf{1 6}$ * |  |
| Vector Write Buffer | Total_Num_SB64_in_Frame | Total_Num_SB128_in_Frame |  |

This section documents the Internal Media Storage Programming for AV1 decoder.
The following table is created for a maximum of 4 k tile width.
Since AV1 has a restriction of maximum $4 k$ tile width and each tile is programmed
per tile independently, only 4 k tile programming is needed (unlike other codec)

|  |  |  | Address Programming (N/A means disable) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format | Bitdepth | TileSize | BTDL | SMVL | IPDL | DFLY | DFLU | DFLV | CDEF |  |
| 420 | $8 / 10$ bit | $<=4 \mathrm{k}$ | 0 | 128 | 384 | 640 | 1344 | 1536 | 1728 | N/A |

## AVP Common Commands

This documents commands only for AVP codec decoder

| Commands |
| :--- |
| AVP_REF_IDX_STATE |
| AVP_SEGMENT_STATE |
| AVP_BSD_OBJECT |

## AVP Pipe Common Commands

The AVP Pipe Common Commands specify the AVP Decoder pipeline level configuration.

## Shared Commands <br> VD_CONTROL_STATE

| AVP Commands |
| :--- |
| AVP_PIPE_MODE_SELECT |
| AVP_SURFACE_STATE |
| AVP_PIC_STATE |
| AVP_PIPE_BUF_ADDR_STATE |
| AVP_TILE_CODING |
| AVP_IND_OBJ_BASE_ADDR_STATE |

## intel.

## Video Command Streamer (VCS)

The VCS (Video Command Streamer) unit primarily serves as the software programming interface between the O/S driver and the MFD Engine. It is responsible for fetching, decoding, and dispatching of data packets (Media Commands with the header DWord removed) to the front end interface module of MFX Engine.

Its logic functions include:

- MMIO register programming interface
- DMA action for fetching of execlists and ring data from memory
- Management of the Head pointer for the Ring Buffer
- Decode of ring data and sending it to the appropriate destination: AVC, VC1, or MPEG2 engine
- Handling of user interrupts
- Handling of ring context switch interrupt
- Flushing the MFX Engine
- Handle NOP

The register programming (RM) bus is a DWord interface bus that is driven by the Gx Command Streamer. The VCS unit only claims memory mapped I/O cycles that are targeted to its range of 0x4000 to $0 \times 4$ FFFF. The Gx and MFX Engines use semaphore to synchronize their operations.

VCS operates completely independent of the Gx CS.
The simple sequence of events is as follows: a ring (say PRBO) is programmed by a memory-mapped register write cycle. The DMA inside VCS is kicked off. The DMA fetches commands from memory based on the starting address and head pointer. The DMA requests cache lines from memory (one cacheline CL at a time). There is guaranteed space in the DMA FIFO ( 16 CL deep) for data coming back from memory. The DMA control logic has copies of the head pointer and the tail pointer. The DMA increments the head pointer after making requests for ring commands. Once the DMA copy of the head pointer becomes equal to the tail pointer, the DMA stops requesting.

The parser starts executing once the DMA FIFO has valid commands. All the commands have a header DWord packet. Based on the encoding in the header packet, the command may be targeted towards AVC/VC1/MPEG2 engine or the command parser. After execution of every command, the actual head pointer is updated. The ring is considered empty when the head pointer becomes equal to the tail pointer.

## Context Management

## Video Engine Power Context

This section lists the power context image of Video Engine across generations.

## Video Engine Power Context

Table below captures the data from VCS power context save/restored by PM. Address offset in the below table is relative to the starting location of VCS in the overall power context image managed by PM.

Address offsets in this table are relative to the starting location of VCS in the power context image managed by each engine. MMIO offset mentioned for the registers in the below table are offset from the units "MMIO Base Offset" mentiond in the table " Base Offset for all engines in the section Register Access and User Mode Privileges. For Example: VCS has MMIO Base Offset as "0x1C_0000". In the below table GFX_MODE register has 0x0029C as offset against it, actual MMIO Offset of GFX_MODE register for VCS is $0 \times x 1 C \_029 \mathrm{C}$ and for VECS it would be 0x1C_829C.

VCS Power Context Image

| Description | MMIO Offset | Unit | \# of DW | Address Offset (PWR) | CSFE/CSBE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CSFE Power context without Display |  | VCS | 192 | 0 | CSFE |
| NOOP |  | VCS | 1 | 00C0 | CSBE |
| Load_Register_Immediate header | 0x1100_1005 | VCS | 1 | 00C1 | CSBE |
| GAC MODE REGISTER | 0x000a0 | VCS | 2 | 00C6 | CSBE |
| VCS_WAKERATE_HCP | 0x006E0 | VCS | 2 | 00CA | CSBE |
| VCS_WAKERATE_MFX | 0x006E4 | VCS | 2 | 00CC | CSBE |
| VCS_SUBWELL | 0x006E8 | VCS | 2 | OOCE | CSBE |
| VCS_BUSYNESS_VCS | 0x006EC | VCS | 2 | 00D0 | CSBE |
| VCS_BUSYNESS_HCP | 0x006F0 | VCS | 2 | 00D2 | CSBE |
| VCS_BUSYNESS_MFX | 0x006F4 | VCS | 2 | 00D4 | CSBE |
| NOOP |  | VCS | 9 | 00D9 | CSBE |
| MI_BATCH_BUFFER_END |  | VCS | 1 | 00DF | CSBE |

## VDBOX - Engine Register State and Context

This section discusses the following topics for the BSD Logical Render Context Address (LRCA):

- Ring Context
- Register State Context


## Register State Context

| EXECLIST CONTEXT |
| :--- |
| EXECLIST CONTEXT(PPGTT Base) |
| ENGINE CONTEXT |


|  | Description <br> When <br> Duspended <br> Context | Unit | Dword <br> Count | Address Offset <br> (Dword) |
| :--- | :---: | :---: | :---: | :---: |
| CSFE Execlist Context |  | VCSFE | 192 | $\mathbf{0}$ |
| MI_BATCH_BUFFER_END |  | CSEND | 1 | $\mathbf{0 0 C 0}$ |
| NOOP |  | CSEND | 127 | $\mathbf{0 0 C 1}$ |
|  |  |  | DW | 320 |
|  |  |  | K Bytes | 1.25 |

## Video Command Formats

## MFX Commands

The MFX (MFD for decode and MFC for encode) commands are used to program the multi-format codec engine attached to the Video Codec Command Parser. See the MFD and MFC chapters for a description of these commands.

MFX state commands support direct state model and indirect state model. Recommended usage of indirect state model is provided here (as a software usage guideline).

| Pipelin e Type (28:27) | $\begin{gathered} \text { Opcod } \\ e \\ (26: 24) \\ \hline \end{gathered}$ | $\begin{gathered} \text { Subop } \\ \text { A } \\ (23: 21) \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \text { Subop } \\ \text { B } \\ (20: 16) \\ \hline \end{array}$ | Command | Chapte <br> r | Recommende d Indirect State Pointer Map | Interruptable ? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFX Common (State) |  |  |  |  |  |  |  |
| 2 h | Oh | Oh | Oh | MFX_PIPE_MODE_SELECT | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 1h | MFX_SURFACE_STATE | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 2 h | MFX_PIPE_BUF_ADDR_STATE | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 3h | MFX_IND_OBJ_BASE_ADDR_STAT E E | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 4 h | MFX_BSP_BUF_BASE_ADDR_STAT E | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 6h | MFX_ STATE_POINTER | MFX | IMAGE | N/A |
| 2 h | Oh | Oh | 7-8h | Reserved | N/A | N/A | N/A |
| MFX Common (Object) |  |  |  |  |  |  |  |
| 2 h | Oh | 1h | 9h | MFD_IT_OBJECT | MFX | N/A | Yes |


| Pipelin <br> e Type <br> (28:27) | $\begin{gathered} \text { Opcod } \\ \text { e } \\ (26: 24) \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Subop } \\ \text { A } \\ (23: 21) \\ \hline \end{array}$ | $\begin{array}{\|c} \text { Subop } \\ \text { B } \\ (20: 16) \\ \hline \end{array}$ | Command | Chapte <br> r | Recommende d Indirect State Pointer Map | Interruptable ? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 h | Oh | Oh | 4-1Fh | Reserved | N/A | N/A | N/A |
| AVC Common (State) |  |  |  |  |  |  |  |
| 2 h | 1h | Oh | Oh | MFX_AVC_IMG_STATE | MFX | IMAGE | N/A |
| 2 h | 1h | Oh | 1h | MFX_AVC_QM_STATE | MFX | IMAGE | N/A |
| 2 h | 1h | Oh | 2 h | MFX_AVC_DIRECTMODE_STATE | MFX | SLICE | N/A |
| 2 h | 1h | Oh | 3h | MFX_AVC_SLICE_STATE | MFX | SLICE | N/A |
| 2 h | 1h | Oh | 4h | MFX_AVC_REF_IDX_STATE | MFX | SLICE | N/A |
| 2 h | 1h | Oh | 5 h | MFX_AVC_WEIGHTOFFSET_STATE | MFX | SLICE | N/A |
| 2 h | 1h | Oh | 6-1Fh | Reserved | N/A | N/A | N/A |
| AVC Dec |  |  |  |  |  |  |  |
| 2 h | 1h | 1h | 0-7h | Reserved | N/A | N/A | N/A |
| 2 h | 1h | 1h | 8h | MFD_AVC_BSD_OBJECT | MFX | N/A | No |
| 2 h | 1h | 1h | 9-1Fh | Reserved | N/A | N/A | N/A |
| AVC Enc |  |  |  |  |  |  |  |
| 2 h | 1h | 2 h | 0-1h | Reserved | N/A | N/A | N/A |
| 2 h | 1h | 2h | 2h | MFC_AVC_FQM_STATE | MFX | IMAGE | N/A |
| 2h | 1h | 2h | 3-7h | Reserved | N/A | N/A | N/A |
| 2 h | 1h | 2 h | 8h | MFC_AVC_PAK_INSERT_OBJECT | MFX | N/A | N/A |
| 2 h | 1h | 2 h | 9 h | MFC_AVC_PAK_OBJECT | MFX | N/A | Yes |
| 2 h | 1h | 2 h | A-1Fh | Reserved | N/A | N/A | N/A |
| 2 h | 1h | 2 h | 0-1Fh | Reserved | N/A | N/A | N/A |
| VC1 Common |  |  |  |  |  |  |  |
| 2 h | 2h | Oh | Oh | MFX_VC1_PIC_STATE | MFX | IMAGE | N/A |
| 2 h | 2h | Oh | 1h | MFX_VC1_PRED_PIPE_STATE | MFX | IMAGE | N/A |
| 2h | 2h | Oh | 2h | MFX_VC1_DIRECTMODE_STATE | MFX | SLICE | N/A |
| 2 h | 2h | Oh | 2-1Fh | Reserved | N/A | N/A | N/A |
| VC1 Dec |  |  |  |  |  |  |  |
| 2 h | 2h | 1h | 0-7h | Reserved | N/A | N/A | N/A |
| 2 h | 2h | 1h | 8h | MFD_VC1_BSD_OBJECT | MFX | N/A | Yes |
| 2 h | 2h | 1h | 9-1Fh | Reserved | N/A | N/A | N/A |
| VC1 Enc |  |  |  |  |  |  |  |
| 2 h | 2h | 2 h | 0-1Fh | Reserved | N/A | N/A | N/A |
| MPEG2 Common |  |  |  |  |  |  |  |
| 2 h | 3h | Oh | Oh | MFX_MPEG2_PIC_STATE | MFX | IMAGE | N/A |


| Pipelin e Type (28:27) | $\begin{gathered} \text { Opcod } \\ \text { e } \\ (26: 24) \\ \hline \end{gathered}$ | $\begin{gathered} \text { Subop } \\ \text { A } \\ (23: 21) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Subop } \\ & \text { B } \\ & (20: 16) \end{aligned}$ | Command | Chapte <br> r | Recommende d Indirect State Pointer Map | Interruptable ? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 h | 3h | Oh | 1h | MFX_MPEG2_QM_STATE | MFX | IMAGE | N/A |
| 2 h | 3h | Oh | 2-1Fh | Reserved | N/A | N/A | N/A |
| MPEG2 Dec |  |  |  |  |  |  |  |
| 2 h | 3h | 1h | 1-7h | Reserved | N/A | N/A | N/A |
| 2 h | 3h | 1h | 8h | MFD_MPEG2_BSD_OBJECT | MFX | N/A | Yes |
| 2 h | 3h | 1h | 9-1Fh | Reserved | N/A | N/A | N/A |
| MPEG2 Enc |  |  |  |  |  |  |  |
| 2 h | 3 h | 2 h | 0-1Fh | Reserved | N/A | N/A | N/A |
| The Rest |  |  |  |  |  |  |  |
| 2 h | $\begin{gathered} \text { 4-5h, } \\ 7 \mathrm{~h} \end{gathered}$ | x | x | Reserved | N/A | N/A | N/A |

## Video Command Header Format

| Type | Bits |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 31:29 | 28:24 | 23 | 22 | 21:0 |
| Memory Interface (MI) | 000 | Opcode <br> OOh - NOP <br> OXh - Single DWord Commands <br> 1Xh - Reserved <br> 2Xh - Store Data Commands <br> 3Xh - Ring/Batch Buffer Cmds |  | Identification No./DWord Count <br> Command Dependent Data <br> 5:0 - DWord Count <br> 5:0 - DWord Count <br> 5:0 - DWord Count |  |


| Type | Bits |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | $31: 29$ | $28: 27$ | $26: 24$ | $\mathbf{2 3 : 1 6}$ | $\mathbf{1 5 : 0}$ |
| Reserved | 011 | 00 | XXX | XX |  |
| MFX Single DW | 011 | 01 | 000 | Opcode: 0 h | 0 |
| Reserved | 011 | 01 | 1 XX |  |  |
| Reserved | 011 | 10 | 0 XX |  |  |
| AVC State | 011 | 10 | 100 | Opcode: $0 \mathrm{~h}-4 \mathrm{~h}$ | DWord Count |
| AVC Object | 011 | 10 | 100 | Opcode: 8 h | DWord Count |
| VC1 State | 011 | 10 | 101 | Opcode: $0 \mathrm{Oh}-4 \mathrm{~h}$ | DWord Count |
| VC1 Object | 011 | 10 | 101 | Opcode: 8 h | DWord Count |
| Reserved | 011 | 10 | 11 X |  |  |
| Reserved | 011 | 11 | XXX |  |  |


| Type | Bits |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $31: 29$ | $28: 27$ | $\mathbf{2 6 : 2 4}$ | $\mathbf{2 3 : 2 1}$ | $\mathbf{2 0 : 1 6}$ | $\mathbf{1 5 : 0}$ |
| MFX Common | 011 | 10 | 000 | 000 | subopcode | DWord Count |
| Reserved | 011 | 10 | 000 | $001-111$ | subopcode | DWord Count |
| AVC Common | 011 | 10 | 001 | 000 | subopcode | DWord Count |
| AVC Dec | 011 | 10 | 001 | 001 | subopcode | DWord Count |
| AVC Enc | 011 | 10 | 001 | 010 | subopcode | DWord Count |
| Reserved | 011 | 10 | 001 | $011-111$ | subopcode | DWord Count |
| Reserved (for VC1 Common) | 011 | 10 | 010 | 000 | subopcode | DWord Count |
| VC1 Dec | 011 | 10 | 010 | 001 | subopcode | DWord Count |
| Reserved (for VC1 Enc) | 011 | 10 | 010 | 010 | subopcode | DWord Count |
| Reserved | 011 | 10 | 010 | $011-111$ | subopcode | DWord Count |
| Reserved (MPEG2 Common) | 011 | 10 | 011 | 000 | subopcode | DWord Count |
| MPEG2Dec | 011 | 10 | 011 | 001 | subopcode | DWord Count |
| Reserved (for MPEG2 Enc) | 011 | 10 | 011 | 010 | subopcode | DWord Count |
| Reserved | 011 | 10 | 011 | $011-111$ | subopcode | DWord Count |
| Reserved | 011 | 10 | $100-111$ | XXX |  |  |

## Watchdog Timer Registers

The following registers are defined as Watchdog Timer registers:

| Register |
| :--- |
| PR_CTR_CTL - Watchdog Counter Control |
| PR_CTR_THRSH - Watchdog Counter Threshold |

## Logical Context Support

This section contains the registers for Logical Context Support.

| Register |
| :--- |
| BB_STATE - Batch Buffer State Register |
| CXT_EL_OFFSET - Exec-List Context Offset |
| BB_START_ADDR - Batch Buffer Start Head Pointer Register |
| BB_START_ADDR_UDW - Batch Buffer Start Upper Head Pointer Register |
| BB_ADDR_DIFF - Batch Address Difference Register |
| BB_ADDR - Batch Buffer Head Pointer Register |
| SBB_ADDR - Second Level Batch Buffer Head Pointer Register |
| SBB_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Register |
| WAIT_FOR_RC6_EXIT - Control Register for Power Management |
| SBB_STATE - Second Level Batch Buffer State Register |


| Register |
| :--- |
| BB_OFFSET - Batch Offset Register |
| RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG |
| BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register |
| BB_PREEMPT_ADDR_UDW - Batch Buffer Upper Head Pointer Preemption Register |
| SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register |
| SBB_PREEMPT_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register |
| MI_PREDICATE_RESULT_1 - Predicate Rendering Data Result 1 |
| MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2 |
| FORCE_TO_NONPRIV - FORCE_TO_NONPRIV |
| INDIRECT_CTX - Indirect Context Pointer |
| INDIRECT_CTX_OFFSET - Indirect Context Offset Pointer |
| BB_PER_CTX_PTR - Batch Buffer Per Context Pointer |
| SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register |
| SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1 |
| SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2 |

## Mode Registers

The following are Mode Registers:

| Mode Register |
| :--- |
| MI_MODE - Mode Register for Software Interface |
| INSTPM - Instruction Parser Mode Register |
| NOPID - NOP Identification Register |
| IDLEDLY - Idle Switch Delay |
| RESET_CTRL - Reset Control Register |
| PREEMPTION_HINT - Preemption Hint |
| PREEMPTION_HINT_UDW - Preemption Hint Upper DWord |
| SEMA_WAIT_POLL - Semaphore Polling Interval on Wait |


| Misc Register |
| :---: |
| HWS_PGA - Hardware Status Page Address Register |

## Registers in Media Engine

This topic describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the Memory Interface Functions, Memory Interface Instructions, and Programming Environment chapters.

The registers detailed in this chapter are used across multiple projects and are extensions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.

| Register |
| :--- |
| TIMESTAMP - Reported Timestamp Count |
| CTX_TIMESTAMP - Context Timestamp Count |

## Memory Interface Commands for Video Codec Engine

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the Memory Interface Functions Device Programming Environment chapter.

This chapter describes MI Commands for the Video Codec Engine.
The commands detailed in this chapter are used across product families. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the Preface chapter for details.

| MI Commands |
| :--- |
| MI_BATCH_BUFFER_END |
| MI_CONDITIONAL_BATCH_BUFFER_END |
| MI_BATCH_BUFFER_START |
| MI_FLUSH_DW |
| MI_COPY_MEM_MEM |
| MI_LOAD_REGISTER_REG |
| MI_MATH |
| MI_NOOP |
| MI_REPORT_HEAD |
| MI_SEMAPHORE_SIGNAL |
| MI_SEMAPHORE_WAIT |
| MI_STORE_REGISTER_MEM |
| MI_STORE_DATA_IMM |
| MI_SUSPEND_FLUSH |
| MI_USER_INTERRUPT |
| MI_LOAD_REGISTER_MEM |
| MI_ATOMIC |
| MI_FORCE_WAKEUP |

HCP

## HCP HW Codec Pipeline Introduction

The HEVC/VP9 Codec Pipeline (HCP) is a fixed function hardware video codec responsible for decoding and encoding HEVC/VP9 (High Efficiency Video Coding) video streams.

## Scope

The primary scope of the HCP BSpec document is to provide a description of the HCP commands processed by the Video Command Streamer (VCS). The secondary scope is to provide a description of the status registers on the Message Channel Interface to support encoding and decoding of the HEVC and VP9 video formats.

The BSpec sections include:

- Summary of Features
- Architecture Overview
- Commands
- Register Definitions

Acronyms and Applicable Standards

## Summary of Features

The following sections define the general features of the HCP HW Decoder and Encoder pipeline, and the features specific to HEVC and VP9 decoding and encoding, respectively.

## VP9 Decoder Features

- Support full-featured VP9 Profile 1 and part of Profile 2 (444 only), up to 8K.
- All headers (uncompressed and compressed header) are parsed and decoded outside the HCP HW pipeline. They are then fed to the HW through a set of HCP (with VP9 specific) state commands.
- Supports inner-loop decode part of the VP9 encoder implementation.


## VP9 Encoder Features

- Supports ENC-PAK architecture
- Supports multiple pass BRC rate control operation flow
- Supports the VP9 Main Profile standard
- VP9 PAK Only mode is not supported.


## HCP Hardware Pipeline Features

- Supports both decoder and encoder functions, setup on a per picture basis:
- Hardware acceleration provides Ctb/CU level decode and encode.
- No context switch is supported within a frame process.
- Supports Video Command Streamer (VCS):
- Shared with MFX HW pipeline, and at any one time, only one pipeline (MFX or HCP) and one operation (decoding or encoding) can be active.
- Supports Message Channel Interface:

| Feature |
| :--- |
| Supports Tile-YS and Tile-YF. |
| Supports Tile-Y Legacy. |

- Supports NV12 video buffer plane:
- Supports 4:2:0, 8-bit per pixel component (Y, Cb and Cr ) video.
- Supports 8 Kx 8 K frame size.


## HEVC Decoder Features

- Supports full-featured HEVC Main Profile standard, up to Level 6.2.
- Supports the long format HW decoding interface:
- All headers (SPS, PPS, Slice Header) are parsed and decoded outside the HCP HW pipeline. They are then fed to the HW through a set of HCP state commands.
- Supports inner-loop decode with hardware entry points for Encoder.
- Error detection/resiliency down to the Ctb/CU level.

All 41 HEVC profiles:

- Yellow colored profiles have explicit GUID assigned
- Pink colored profiles are subset of Yellow colored profiles, and do not have their own GUID.
- Grey colored profiles are not supported by Intel HW at all.

| No. | Version | HEVC Profiles | Spec. Description | Intel HW Decoder |
| :---: | :--- | :--- | :--- | :--- |
| 1 | Base | Main | $8 b 4: 2: 0$ only |  |
| 2 | Base | Main 10 | $8 / 9 / 10 \mathrm{~b} 4: 2: 0$ only |  |
| 3 | Base | Main Still Picture | $8 b 4: 2: 0,1$ frame only |  |
| 7 | RExt | Main 12 | 8 to 12b 400/420 | -Mono |
| 8 | RExt | Main 4:2:2 10 | $8 / 9 / 10 \mathrm{~b} 400 / 420 / 422$ | -Mono |
| 9 | RExt | Main 4:2:2 12 | $8-12 b 400 / 420 / 422$ | -Mono |
| 10 | RExt | Main 4:4:4 | $8 b 400 / 420 / 422 / 444$ | -Mono |
| 11 | RExt | Main 4:4:4 10 | $8 / 9 / 10 b 400 / 420 / 422 / 444$ | -Mono |


| No. | Version | HEVC Profiles | Spec. Description | Intel HW Decoder |
| :--- | :--- | :--- | :--- | :--- |
| 12 | RExt | Main 4:4:4 12 | $8-12 b 400 / 420 / 422 / 444$ | -Mono |
| 15 | RExt | Main 12 Intra |  | -Mono |
| 16 | RExt | Main 4:2:2 10 Intra |  | -Mono |
| 17 | RExt | Main 4:2:2 12 Intra |  | -Mono |
| 18 | RExt | Main 4:4:4 Intra | -Mono |  |
| 19 | RExt | Main 4:4:4 10 Intra |  | -Mono |
| 20 | RExt | Main 4:4:4 12 Intra | -Mono |  |
| 22 | RExt | Main 4:4:4 Still Pic | -Mono |  |
| 28 | V3 | Screen-Extended Main | $8 b 400 / 420 / 422 / 444$ | -Mono |
| 29 | V3 | Screen-Extended Main 10 | $8 / 9 / 10 b 400 / 420$ | -Mono |
| 30 | V3 | Screen-Extended Main 4:4:4 | $8 b$ <br> $4: 4: 4$ | -Mono |
| 31 | V3 | Screen-Extended Main 4:4:4 <br> 10 | $8 / 9 / 10 b 400 / 420 / 444+$ <br> Main 4:4:4 10 |  |

## HEVC Encoder Features

- Supports ENC-PAK architecture
- Supports multiple pass BRC rate control operation flow
- Supports the HEVC Main Profile standard, with certain restrictions on the feature set and coding parameters, listed in the following table:

HEVC Encoder Features and Restrictions
Note that there is a difference between what PAK supported and what ENC supported. A feature/function that is supported in the PAK, does not necessary being supported by ENC and MediaSDK and the like.

| Coding Tool | Support | Restriction | Comments |
| :---: | :---: | :---: | :---: |
| LCU Size | Yes (spec) |  | Support all 3 sizes: 16x16, 32x32, 64x64. |
| CU Size | Yes (spec) |  | Support $8 \times 8,16 \times 16,32 \times 32,64 \times 64$. <br> Max 64 CU per LCU; min. CU size intel supported is $8 \times 8$ for all LCU size. |
| PU Partition | Yes (spec) |  | Support all inter symmetric (square) and asymmetric (non-square) PU partitioning, according to HEVC spec. PU Size for inter : Smallest allowed is $4 \times 8$ and $8 \times 4$, and they cannot be bidirectional. Inter $4 \times 4$ PU is not allowed in Main Profile. |
| TU QuadTree |  | Partial (intel) max depth is set to 3 | Max depth is 3 ( $64 \times 64 \mathrm{CU}$ with $4 \times 4 \mathrm{TU}$ ). Decoder supports this depth, but probably no need to search this for encode. Better to just split CU. HM common conditions set the max to 2 for both inter and intra. Intel Encoder only supports 2 levels of quad-tree. That is, max_transform_hierarchy_depth_inter/intra < = 2 . Max num of TUs per CU is 16 . |
| AMP | Yes (spec) |  | Asymmetric Motion Partition (rectangular PU partitioning - 2 NxnU , $2 \mathrm{NxnD}, \mathrm{nLx} 2 \mathrm{~N}$ or $\mathrm{nRx} \times 2 \mathrm{~N}$ ). Available only for $64 \times 64$ to $16 \times 16 \mathrm{CU}$. |
| AMVP | Yes (spec) |  | Adaptive/Advanced Motion Vector Prediction : spatial and PU-based temporal co-located MV candidates with scaling. Logic available from decoder. HW PAK is supporting temporal MV candidates. |
| Merge | Yes (spec) |  | Merge Skip and Regular Merge. Max. 5 MV Merge candidates (4 spatial +1 temporal co-located) with scaling. Logic available from decoder. [merge_flag, merge_index, skip_flag] |
| Parallel Motion Merge |  | No (intel) | Tool for parallel decode of MVs. Since this isn't constrained by Main Profile, the decoder has to meet performance targets in the worst case anyway. |
| MC <br> Interpolation <br> Filter | $\begin{aligned} & \hline \begin{array}{l} \text { Yes } \\ \text { (spec) } \end{array} \end{aligned}$ |  | 1/4-pel Luma MV precision, 1/8-pel Chroma MV precision. 8-tap Luma filtering for both $1 / 2$-pel and $1 / 4$-pel locations ( 1 -pass). 4 -tap Chroma filtering. Use separable (first horizontal then vertical 1-D filtering) filter coefficients. Not all filter kernels are symmetrical and can map into simple arithmetic. It is a DCT-IF based filter. All operations are within 16bit data. |
| Weighted Prediction | Yes (spec) |  | Free for PAK since decoder already has it. |
| Combined <br> Reference <br> Frame List |  | No (intel) | Combine List0 and List1 into a single list to remove uni-prediction signaling overhead. |
| Intra modes | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Yes } \\ \text { (spec) } \end{array} \\ \hline \end{array}$ |  | 33 directions and DC/Planar modes, with adaptive pre-filtering on reference pixels and boundary smoothing. |


| Coding Tool | Support | Restriction | Comments |
| :---: | :---: | :---: | :---: |
| IPCM (intra) |  | No (intel) | Can be disabled completely by SPS, or only allowed at certain CU sizes. No bit maximum on CUs in any profile/level (yet), so as of today there's no mandate to support this for encode. |
| Constrained Intra |  | No (intel) | Allow only intra neighboring blocks for current block intra-prediction. Enabling this is a coding loss and does not result in a performance improvement in HW designs. |
| 2D DCT <br> Transform | Yes (spec) |  | Square shape only; $32 \times 32,16 \times 16,8 \times 8$ and $4 \times 4$. |
| Transform Skip Evaluation |  | No (intel) ENC will estimate the use of transform skip | Significant coding gains for screen content (PowerPoint etc.). This tool is disabled in the common conditions but isn't explicitly disallowed by Main Profile. FQ is not bypass. |
| Sign bit hiding |  | No (intel) | Coding gain by removing one bypass bin per TU. Requires some smarts in the PAK. |
| Trellis |  | No (intel) | Trellis Quantization |
| SAO |  | No (intel) | Difficult to implement in single pass, performance impact in 2-pass or with previous frame search. Needs investigation. Decoder will support it. |
| Loop Filter across tiles/slices boundary |  | No (intel) | Can be disabled for tiles and or slices in SPS, so that filter across all tiles and slices boundaries. Main profile doesn't constrain. |
| Scaling List | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Yes } \\ \text { (spec) } \end{array} \\ \hline \end{array}$ |  | This uses the default (or custom) qp adjustment on a per-frequency basis within a TU. Good coding improvement over flat scaling. |
| dQP |  | Partial (intel) Yes for LCU; No for CU | Being able to change QP per LCU or even up to once per $8 \times 8$ CU can lead to significant coding gains. |
| Chroma QP offset |  | No (intel) | No ROI. |
| Dependent slices |  | No (intel) | It is now part of Main Profile, but Intel will not support it. SW can perform the slice repackaging without re-encoding. |
| Tiles |  | No (intel) | Although in Main Profile, it results in coding loss and doesn't improve performance on HW. SW parallel processing (multithreaded) tool |
| Wavefront (aka WPP) |  | No (intel) | Latest Main Profile spec has included Wavefront. We got a feedback that this feature is highly desirable to support high performance multithreading HEVC decoder. |
| Lossless coding |  | No (intel) | Note: this is not the same as IPCM. Also details of this are in flux. |
| Interlaced <br> Video |  | No (intel) | Only progressive video encoding is supported. |
| LM mode | No (spec) |  | Chroma-from-luma intra prediction (Linear Mode) is not allowed in Main Profile (yet). |


| Coding Tool | Support | Restriction | Comments |
| :--- | :--- | :--- | :--- |
| NSQT | No <br> (spec) |  | Non square transform is not allowed in the Main Profile |
| ALF | No <br> (spec) |  | Expensive and not in Main Profile currently. If decoder is going to <br> support it, may consider for encoder as well. |
| Entropy slices | No <br> (spec) |  | Not allowed in Main Profile, it is a SW parallel processing <br> (multithreaded) tool. |
| Slice <br> granularity ! <br> 0 | No <br> (spec) |  | Not allowed by Main Profile, and highly likely to be removed from the <br> standard completely. |

## Architecture Overview

HCP HW pipeline is designed to support two codec standards: HEVC and VP9. It implements the complete decoder process, but does not handle header (sequence header, frame/picture header, slice header and tile header) parsing which is to be done by application/driver at software level. It also implements the bitstream coding, residual generation and frame reconstruction part of the encoding process (namely PAK), whereas the bit rate control, motion estimation and the block coding decision are done either in software and/or in a separate HW modules.

For decoder, both HEVC and VP9 are fully compliant to the standards, while for PAK, only a subset of coding tools are implemented.

The HCP can be programmed to function as either VP9 or HEVC at frame level at a time. The command sequence for each codec is frame based.

## HEVC/VP9 Encoder

The HEVC/VP9 encoder architecture consists of 2 major HW components: VDENC and PAK. In addition, the HEVC architecture also supports a 3 HW components mode: Media ENC (EUs/Kernels+VME), and PAK. Media EUs/Kernels implement the ENC portion of the encoding process. It communicates with the VME to determine the best inter and intra coding modes for each block based on a set of cost functions and algorithms. It also responsible for setting up multiple encoding passes to meet the target coding efficiency. For both modes, the PAK is used to generate the final compressed bitstream on a per LCU basis with coding parameters received from the ENC. It also provides feedback information for BRC rate control purpose. As part of the PAK operation, it invokes the decoder in the reconstruction process.

## HCP Command Summary

The HCP is configured for encoding or decoding through a set of batch commands defined in the following sections. The software driver builds a frame level workload using these commands and stores these workloads in graphics memory where they are fetched by the Video Command Streamer (VCS) and presented to the HCP for processing. The commands are processed by the Workload Parser within the HCP and the hardware is configured by the Workload Parser prior to each frame level encode or decode. A workload is defined as a set of commands necessary to encode or decode one frame.

## intel.

The software driver is required to read the HCP disable fuse to determine if the HCP is enabled. If it is disabled, then the software driver must not enable HCP batch commands to be sent to the HCP or a hang event may occur. Only when the HCP is enabled through the fuse, should the batch commands be sent to the HCP.

## Workload Command Model

DWord0 of each command is defined in HCP DWord0 Command Definition. The HCP is selected with the Media Instruction Opcode "7h" for all HCP Commands.

## HCP DWord0 Command Definition

| DWord | Bits | Description |
| :---: | :---: | :--- |
| 0 | $31: 29$ | Command Type $=$ PARALLEL_VIDEO_PIPE $=3 \mathrm{~h}$ |
|  | $28: 27$ | Pipeline Type $=2 \mathrm{~h}$ |
|  | $26: 23$ | Media Instruction Opcode $=$ Codec/Engine Name $=\mathrm{HCP}=7 \mathrm{~h}$ |
|  | $22: 16$ | Media Instruction Command $=$ <see HCP Media Instruction Commands (Opcode=7h) > |
|  | $15: 12$ | Reserved: MBZ |
|  | $11: 0$ | Dword Length (Excludes Dwords 0,1 ) = <command length> |

Each HCP command has assigned a media instruction command as defined in HCP Media Instruction Commands (Opcode=7h).

HCP Media Instruction Commands (Opcode=7h)

| Media Instruction Command | Command DWord0 [22:16] | Mode | Scope |
| :--- | :---: | :---: | :---: |
| HCP_PIPE_MODE_SELECT | 0 h | Enc/Dec | Picture |
| HCP_SURFACE_STATE | 1 h | Enc/Dec | Picture |
| HCP_PIPE_BUF_ADDR_STATE | 2 h | Enc/Dec | Picture |
| HCP_IND_OBJ_BASE_ADDR_STATE | 3 h | Enc/Dec | Picture |
| HCP_QM_STATE | 4 h | Enc/Dec | Picture |
| HCP_FQM_STATE (encoder only) | 5 h | Enc | Picture |
| Reserved | $8 \mathrm{~h}-\mathrm{Fh}$ |  |  |


| Media Instruction Command | Command DWord0 [22:16] | Mode | Scope |
| :--- | :---: | :---: | :---: |
| HCP_PIC_STATE | 10 h | Enc/Dec | Picture |
| HCP_TILE_STATE | 11 h | Dec | Picture |
| HCP_REF_IDX_STATE | 12 h | Enc/Dec | Slice |
| HCP_WEIGHTOFFSET_STATE | 13 h | Enc/Dec | Slice |
| HCP_SLICE_STATE | 14 h | Enc/Dec | Slice |
| HCP_TILE_CODING | $16 \mathrm{~h}-1 \mathrm{Fh}$ | Enc/Dec | Tile |
| Reserved | 20 h |  |  |
| HCP_BSD_OBJECT_STATE (decoder only) | 21 h | Dec | Slice |
| HCP_PAK_OBJECT (encoder only) | 22 h | Enc | LCU |
| HCP_INSERT_PAK_OBJECT (encoder only) | Bitstream |  |  |
| Reserved | $33 \mathrm{~h}-2 \mathrm{hh}$ |  |  |
| HCP_VP9_PIC_STATE | 32 h | Dec | Picture |
| HCP_VP9_SEGMENT_STATE | 35 h | Dec | Picture |
| HCP_VP9_PAK_STATE | 3 h | Enc | LCU |
| HCP_VP9_RDOQ_STATE | Enc | LCU |  |
| Reserved |  |  |  |

## HCP Command Sequence Examples

## VP9 Encoder Command Sequence

For a single frame encoding process the command sequence is listed below. There are no states saved between frame encoded in the HCP. There should be no other commands or context switch within a group of PAK OBJECT Commands. HCP and MFX share the same VCS, but there is no common encoding and decoding command that can be executed in both pipes, mi_flush and MMIO commands.
------ Per Frame Level Commands
HCP_PIPE_MODE_SELECT
HCP_SURFACE_STATE
HCP_PIPE_BUF_ADDR_STATE
HCP_IND_OBJ_BASE_ADDR_STATE
HCP_VP9_PIC_STATE

HCP_VP9_SEGMENT_STATE
HCP_VP9_QUANT_LOOKUP_TABLES
HCP_PAK_INSERT_OBJECT - if header present at the beginning of frame
------- A group of LCUs
HCP_PAK_OBJECT

HCP_PAK_INSERT_OBJECT - if tail present at frame end
MI_FLUSH - when the frame is done

## Command Sequence in Single Pipe Mode

## Command Sequences with Tile Support

Single Pipe Mode- Following flow chart shows the command sequence when encoding frame using a single pipe(VDbox).


VP9 encode command sequence for Single Pipe mode
Multiple Pipe Mode- When encoding a frame using multiple pipes, each pipe gets a single Tile Column or multiple Tile columns depending upon Number of tile columns to encode. Following flow chart shows commands sequence in a pipe (VDbox) when multiple pipes are used for encoding.


VP9 encode command sequence in Multiple Pipes mode

## HCP Decoder Command Sequence

The long format workload for the HCP is based upon a single frame decode. There are no states saved between frame decodes in the HCP. Once the bit stream DMA is configured with the HCP_BSD_OBJECT command, and the bit stream is presented to the HCP, the frame decode will begin.
intel.

## HCP Long Format Decode Workload Chart

The following programming sequence will be used by single pipe decode (CABAC+BE reconstruction).
This is also used in scalable CABAC only decode mode.


## intel

## HCP Scalabe Backend Only Workload Chart

The scalable decoder workload for the HCP backend pipe is based upon a single frame decode using multiple backend pipes. The frame is split into multple "virtual" vertical (column) tiles and they are processed by multple linked backend pipes. [NOTE: the above command sequence is still used for HCP CABAC decode and the decoded syntax elements are streamed to memory.]


The scalable decoder with CABAC in real tiles allows frame with tiles to be decodes by multiple pipes. Each pipes will decode separate tile columns.

In this mode, the CABAC and BE will link and decode together. The following is the programming sequence.

Also, the number of tiles may be greater than the number of pipes used to decode the frame. In this case, multiple phases will be introduced in the programming. For example, if $N$ number of pipes are used to decode the frame. The first phases will decode 0 to $(\mathrm{N}-1)$ tile column. The next phase will decode N to $(2 \mathrm{~N}-1)$. This will continue till all the tile columns are processed.
[NOTE: The last phases may have fewer than $N$ tile columns. In this case, only the needed pipes will be programmed and used.


This needs to be added between tiles.

## intel.



## HCP Encoder Command Sequence

For a single frame encoding process (w/o multiple slices per frame), the command sequence is listed below. There are no states saved between frame encoded in the HCP. There should be no other commands or context switch within a group of PAK OBJECT Commands, representing a complete slice. HCP and MFX share the same VCS, but there is no common encoding and decoding command that can be executed in both pipes, mi_flush and MMIO commands.
------ Per Frame Level Commands
HCP_PIPE_MODE_SELECT
HCP_SURFACE_STATE
HCP_PIPE_BUF_ADDR_STATE
HCP_IND_OBJ_BASE_ADDR_STATE
HCP_FQM_STATE - issue n number of times
HCP_QM_STATE - issue $n$ number of times

## HCP_PIC_STATE

------- Per Slice Level Commands (2 cases)
------- A Frame with only 1 Slice:
HCP_REF_IDX_STATE - set to provide LO list for a P or B-Slice
HCP_REF_IDX_STATE - set to provide L1 list for a B-Slice
HCP_WEIGHTOFFSET_STATE Command - set to provide for LO of a P or B-Slice
HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice
HCP_SLICE_STATE
HCP_PAK_INSERT_OBJECT - if header present at 1st slice start
------- A group of LCUs Per Slice
HCP_PAK_OBJECT

HCP_PAK_INSERT_OBJECT - if tail present at frame end
MI_FLUSH - when the frame is done
------ A Frame with Multiple Slices:
HCP_REF_IDX_STATE - set to provide LO list for a P or B-Slice
HCP_REF_IDX_STATE - set to provide L1 list for a B-Slice
HCP_WEIGHTOFFSET_STATE Command - set to provide for LO of a P or B-Slice HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice HCP_SLICE_STATE
HCP_PAK_INSERT_OBJECT - if header present at 1st slice start of a frame HCP_PAK_OBJECT - a group of LCUs for a slice or a frame

HCP_PAK_INSERT_OBJECT - if tail present at slice or frame end
HCP_REF_IDX_STATE - set to provide LO list for a P or B-Slice
HCP_REF_IDX_STATE - set to provide L1 list for a B-Slice
HCP_WEIGHTOFFSET_STATE Command - set to provide for LO of a P or B-Slice
HCP_WEIGHTOFFSET_STATE Command - set to provide for L1 of a B-Slice
HCP_SLICE_STATE
HCP_PAK_INSERT_OBJECT - if header present at slice start
HCP_PAK_OBJECT - a group of LCUs for a slice or a frame

HCP_PAK_INSERT_OBJECT - if tail present at last slice end (frame end)
MI_FLUSH - when the frame is done

MFX_STITCH_OBJECT - a generic bitstream stitching command from MFX pipe MI_FLUSH

MI_FLUSH is not allowed between Slices. HEVC CABAC has simplified its operation from AVC. There is no longer a BSP_BUF_BASE_ADDR_STATE Command, as only a small local internal buffer is needed for BSP/BSE row store. THE HCP PAK_INSERT_OBJECT has been designed to support both inline and indirectly payload. Nevertheless, the MFX_STITCH_OBJECT command can still be used to stitch HEVC bitstreams together, and is run in the MFX pipe. No HEVC specific STITCH command is implemented. The SURFACE_STATE command for HEVC is redesigned and much simplified from that of MFX pipe.

## Command Sequences with Tile Support

Single Pipe Mode- Following flow chart shows the command sequence when encoding frame using a single pipe(VDbox).


Multiple Pipe Mode- When encoding a frame using multiple pipes, each pipe gets a single Tile Column or multiple Tile columns depending upon Number of tile columns to encode. Following flow chart shows commands sequence in a pipe (VDbox) when multiple pipes are used for encoding.




## VP9 Decoder Command Sequence

VP9 decode programming is based upon a single frame decode. There are no states saved between frame decodes in the HCP. Once the bit stream DMA is configured with the HCP_IND_OBJ_BSD_OBJECT command, and the bit stream is presented to the HCP, the frame decode will begin.

## VP9 Long Format Workflow Chart

The following is the programming for single pipe decode.
The following programming also for scalable mode CABAC FE decode pass. There will be only one bitstream programming even if there are multiple tiles in the frame.


## VP9 Scalable BE Only Workflow Chart

The following is the programming for scalable mode BE reconstruction pass (with multiple pipes). The following will be programmed on all the pipes.


## Memory Address Attributes

This section defines the memory address attributes for the third DWord of the HCP command buffer address.

NOTE: The first DWord defines the lower address range and the second Dword defines the upper address range in the HCP command buffer address.

## MemoryAddressAttributes

## HCP Pipe Common Commands

The HCP Pipe Common Commands specify the HEVC Decoder pipeline level configuration.

| Commands |
| :--- |
| HCP_PIPE_MODE_SELECT_VideoCS |
| HCP_SURFACE_STATE_VideoCS |
| HCP_PIPE_BUF_ADDR_STATE_VideoCS |
| HCP_IND_OBJ_BASE_ADDR_STATE_VideoCS |
| HCP_QM_STATE_VideoCS |
| HCP_FQM_STATE_VideoCS |
| HCP_TILE_CODING |
| VD_CONTROL_STATE |

## Buffer Size Requirements

## HEVC Buffer Requirement

The following table indicates the buffer size in CLs per LCU. For memory allocation, the size will be the CLs per LCU * the number of LCU horizontally (if it is line) or vertically (if is column)


## intel

| r LCU) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HPR Left <br> Recon <br> Column(per <br> LCU) | LCU16/32 : 1 <br> LCU64: 2 | LCU16:1 <br> LCU32:2 <br> LCU64:3 | LCU16:1 <br> LCU32:2 <br> LCU64:3 | LCU16:1 <br> LCU32:2 <br> LCU64:4 | LCU16:2 <br> LCU32:3 <br> LCU64:6 | LCU16:2 <br> LCU32:3 <br> LCU64:6 |
| HSF |  |  |  |  |  |  |
|  | 8/10 bit |  |  | 12 bit |  |  |
|  | 4:2:0 | 4:2:2 | 4:4:4 | 4:2:0 | 4:2:2 | 4:4:4 |
| Surface |  |  |  |  |  |  |
| SAO Line (per LCU) | LCU16 : 2 <br> LCU32: 3 <br> LCU64: 5 | $\begin{aligned} & \text { LCU16 : } 2 \\ & \text { LCU32 : } 3 \\ & \text { LCU64: } 5 \\ & \hline \end{aligned}$ | LCU16: 3 <br> LCU32: 4 <br> LCU64: 7 | LCU16 : 2 <br> LCU32 : 4 <br> LCU64: 6 | LCU16 : 2 <br> LCU32 : 4 <br> LCU64: 6 | [LCU16 : 3 <br> LCU32 : 5 <br> LCU64: 8 |
| SAO Tile Line (per LCU) | $\begin{aligned} & \text { LCU16 : } \mathbf{4} \\ & \text { LCU32: } \mathbf{6} \\ & \text { LCU64: } \mathbf{1 0} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LCU16 : } \mathbf{4} \\ & \text { LCU32 : } \mathbf{6} \\ & \text { LCU64 : } \mathbf{1 0} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { LCU16 : } \mathbf{6} \\ \text { LCU32 : } \mathbf{8} \\ \text { LCU64: } \mathbf{1 4} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { LCU16 : } \mathbf{4} \\ \text { LCU32 : } \mathbf{8} \\ \text { LCU64 : } \mathbf{1 2} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { LCU16 : } \mathbf{4} \\ \text { LCU32 : } \mathbf{8} \\ \text { LCU64 : } \mathbf{1 2} \\ \hline \end{array}$ | $\begin{aligned} & \text { [LCU16 : } \mathbf{6} \\ & \text { LCU32 : } \mathbf{1 0} \\ & \text { LCU64 : } \mathbf{1 6} \\ & \hline \end{aligned}$ |
| SAO Tile Column (per LCU) | $\begin{array}{\|l} \hline \text { LCU16 : } \mathbf{8} \\ \text { LCU32: } \mathbf{1 0} \\ \text { LCU64: } \mathbf{1 8} \end{array}$ | $\begin{aligned} & \text { LCU16 : } \mathbf{1 0} \\ & \text { LCU32 : } \mathbf{1 4} \\ & \text { LCU64 : } \mathbf{2 4} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { LCU16: } \mathbf{1 0} \\ \text { LCU32: } \mathbf{1 4} \\ \text { LCU64: } \mathbf{2 4} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { LLCU16 : } \mathbf{8} \\ \text { LCU32: } \mathbf{1 0} \\ \text { LCU64: } \mathbf{1 8} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LCU16 : } \mathbf{1 0} \\ \text { LCU32: } \mathbf{1 4} \\ \text { LCU64 : } \mathbf{2 4} \end{array}$ | $\begin{aligned} & \text { LCU16 : } \mathbf{1 0} \\ & \text { LCU32 : } \mathbf{1 4} \\ & \text { LCU64 : } \mathbf{2 4} \end{aligned}$ |

The following table indicates the buffer size in CLs for each row of frame or tile column.

| Mode | HEVC |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  |  | >8 bit |  |  |
|  | 4:2:0 | 4:2:2 | 4:4:4 | 4:2:0 | 4:2:2 | 4:4:4 |
| Surfac <br> e |  |  |  |  |  |  |
| HSSE( <br> per <br> row of <br> frame <br> or tile <br> colum <br> n) | 16*(frame/tile_ column width_in_lcu + 3) | 16*(frame/tile_ column width_in_lcu + 3) | 16*(frame/tile_column width_in_lcu + 3) | 16*(frame/tile_ column width_in_lcu + 3) | 16*(frame/tile_ column width_in_Icu + 3) | 16*(frame/tile_ column width_in_lcu + 3) |
| HSAO( <br> per <br> row of <br> frame <br> or tile <br> colum <br> n) | (frame/tile_col umn width_in_lcu + 3)/4 | (frame/tile <br> column <br> width_in_lcu + <br> 3)/4 | (frame(tile_column)_wi dth_in_Icu + 3)/4 | (frame/tile_col umn width_in_Icu + 3)/4 | (frame/tile_col umn width_in_lcu + 3)/4 | (frame/tile_col umn width_in_lcu + 3)/4 |

VP9 Buffer Size Requirements
The following table indicates the buffer size in CLs per LCU. For memory allocation, the size will be the CLs per LCU * the number of LCU horizontally (if it is line) or vertically (if is column)

| Mode | VP9 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 8 bits |  |  | $>8$ bits |  |  |
|  | $4: 2: 0$ | $4: 2: 2$ | $4: 4: 4$ | $4: 2: 0$ | $4: 2: 2$ | $4: 4: 4$ |
| Deblock Line (per SB64) | 18 | 18 | 27 | 36 | 36 | 54 |
| Deblock Tile Line (per SB64) | 18 | 18 | 27 | 36 | 36 | 54 |
| Deblock Tile Column (per SB64) | 17 | 25 | 25 | 34 | 50 | 50 |
| Top Right Motion Vector Tile Column (per LCU) | NA | NA | NA | NA | NA | NA |
| Right Motion Vector Line | 5 | 5 | 5 | 5 | 5 | 5 |
| Right Motion Vector Tile Line | 5 | 5 | 5 | 5 | 5 | 5 |
| Right Motion Vector Tile Column | NA | NA | NA | NA | NA | NA |
| HPR Left Recon Column(per LCU) | 2 | 3 | 3 | 4 | 6 | 6 |
| Top Right Neighbor | 1 | 1 | 1 | 1 | 1 | 1 |
| HSAO | NA | NA | NA | NA | NA | NA |
| VP9 HVD Line Rowstore (per SB64) | 1 | 1 | 1 | 1 | 1 | 1 |
| VP9 HVD Tile Rowstore (per SB64) | 1 | 1 | 1 | 1 | 1 | 1 |
| VP9 Probability buffer (per frame) | 32 | 32 | 32 | 32 | 32 | 32 |

The following table indicates the buffer size in CLs for the each row of frame or tile column.

| $\begin{gathered} \text { Mo } \\ \text { de } \end{gathered}$ | VP9 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  |  | > 8 bits |  |  |
|  | 4:2:0 | 4:2:2 | 4:4:4 | 4:2:0 | 4:2:2 | 4:4:4 |
| HSS <br> E | 32*(frame_width in_sb64 + 3) | 32*(frame_width in_sb64 + 3) | 32*(frame_width in_sb64 + 3) | 32*(frame_width _in_sb64 + 3) | 32*(frame_width _in_sb64 + 3) | 32*(frame_width in_sb64 + 3) |

The following table indicates the buffer size of each buffer for the whole frame. These data will be used across frames.

| Mode | VP9 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  |  | > 8 bits |  |  |
|  | 4:2:0 | 4:2:2 | 4:4:4 | 4:2:0 | 4:2:2 | 4:4:4 |
| Current <br> Motion <br> Vector <br> Tempor <br> al <br> Buffer | (num _width_in_SB * num_height_in_ $\text { SB) * } 9$ | (num _width_in_SB * num_height_in_ $\text { SB) * } 9$ | (num _width_in_SB * num_height_in_ $\text { SB) * } 9$ | (num _width_in_SB * num_height_in_ $\text { SB) * } 9$ | (num _width_in_SB * num_height_in_ $S B) * 9$ | (num _width_in_SB * num_height_in_ $\text { SB) * } 9$ |
| Collocat ed | (num _width_in_SB * | (num _width_in_SB * | $\begin{aligned} & \text { (num } \\ & \text { _width_in_SB * } \end{aligned}$ | (num _width_in_SB * | (num _width_in_SB * | (num _width_in_SB * |

## intel.

| Mode | VP9 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 bit |  |  | > 8 bits |  |  |
|  | 4:2:0 | 4:2:2 | 4:4:4 | 4:2:0 | 4:2:2 | 4:4:4 |
| Motion <br> Vector <br> Tempor <br> al <br> Buffer | num_height_in_ $\text { SB) * } 9$ | num_height_in_ $\text { SB) * } 9$ | num_height_in_ $\text { SB) * } 9$ | num_height_in_ $\text { SB) * } 9$ | num_height_in_ $\text { SB) * } 9$ | num_height_in_ $\text { SB) * } 9$ |
| VP9 <br> Probabi lity Buffer | 32 | 32 | 32 | 32 | 32 | 32 |
| VP9 <br> Segmen t ID buffer (per frame) | $\begin{aligned} & \text { (frame_width_in } \\ & \text {-sb64* } \\ & \text { frame_height_in } \\ & \text { _sb64 } \end{aligned}$ | $\begin{aligned} & \text { (frame_width_in } \\ & \text { _sb64 }{ }^{\star} \\ & \text { frame_height_in } \\ & \text { _sb64 } \end{aligned}$ | $\begin{array}{\|l} \text { (frame_width_in } \\ \text { _sb64* } \\ \text { frame_height_in } \\ \text { _sb64 } \end{array}$ | $\left\lvert\, \begin{aligned} & \text { (frame_width_in } \\ & \text {-sb64* } \\ & \text { frame_height_in } \\ & \text { _sb64 } \end{aligned}\right.$ | (frame_width_in _sb64 * <br> frame_height_in _sb64 | $\begin{array}{\|l} \text { (frame_width_in } \\ \text { _sb64 }{ }^{\star} \\ \text { frame_height_in } \\ \text { _sb64 } \end{array}$ |

Internal Media Rowstore table - If the internal Media Rowstore exists, driver should use the storage as the following table indicates.

This is for HEVC VMM setting. FrameWidth means frame width in picture width in decode/encode mode.

| HEVC |  |  |  | Enable Setting |  |  |  |  | Addr Setting |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { ArrayTyp } \\ \text { e } \end{gathered}$ | Bitdept h | $\begin{array}{\|l} \hline \text { LCU } \\ \text { Size } \end{array}$ | FrameWidt h | Meta/M $\mathbf{v}$ | Debloc k | $\begin{gathered} \text { SA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { HSA } \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline \text { VDEn } \\ \text { c } \end{array}$ | $\begin{array}{\|c} \hline \text { DA } \\ \text { T } \end{array}$ | DF | SAO | $\begin{gathered} \text { HSA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { VDEn } \\ \text { c } \end{gathered}$ |
| 420/422 | 8/10/12 | 16 | < $=4096$ | Y | Y | Y | Y | N | 0 | 256 | $\begin{array}{\|c\|} \hline 128 \\ 0 \end{array}$ | 2048 | N/A |
|  |  | $\begin{array}{\|c} \hline 32 / 6 \\ 4 \end{array}$ | < $=4096$ | Y | Y | Y | Y | Y | 0 | 256 | $\begin{gathered} 128 \\ 0 \end{gathered}$ | 1792 | 1824 |
|  | 8/10/12 | 16 | 4097-8192 | Y | Y | N | N | N | 0 | 512 | N/A | N/A | N/A |
|  |  | $\begin{array}{\|c} 32 / 6 \\ 4 \end{array}$ | 4097-8192 | Y | Y | N | N | Y | 0 | 256 | N/A | N/A | 2304 |
| 444 | 8 | 16 | <= 4096 | Y | Y | Y | Y | Y | 0 | 256 | $\begin{array}{\|c\|} \hline 102 \\ 4 \end{array}$ | 1792 | N/A |
|  |  |  | 4097-8192 | Y | Y | N | Y | N | 0 | 512 | N/A | 2048 | N/A |
|  | 10 |  | <= 4096 | Y | Y | Y | N | N | 0 | 256 | $\begin{gathered} 179 \\ 2 \\ \hline \end{gathered}$ | N/A | N/A |
|  |  |  | 4097-8192 | Y | $N$ | Y | Y | N | 0 | $\begin{gathered} \mathrm{N} / \\ \mathrm{A} \end{gathered}$ | 512 | 2048 | N/A |
|  | 12 |  | <= 4096 | Y | Y | Y | N | N | 0 | 256 | $\begin{array}{c\|} \hline 179 \\ 2 \end{array}$ | N/A | N/A |
|  |  |  | 4097-8192 | Y | N | Y | Y | N | 0 | $\mathrm{N} /$ | 256 | 1792 | N/A |


|  | 8 | $\begin{array}{\|c\|} \hline 32 / 6 \\ 4 \end{array}$ | < $=4096$ | Y | Y | Y | Y | Y | 0 | 256 | $\begin{gathered} 102 \\ 4 \end{gathered}$ | 1536 | 1568 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 4097-8192 | Y | Y | N | Y | Y | 0 | 512 | N/A | 2048 | 2112 |
|  | 10 |  | < $=4096$ | Y | Y | Y | Y | Y | 0 | 256 | $\begin{gathered} 179 \\ 2 \end{gathered}$ | 2304 | 2336 |
|  |  |  | 4097-8192 | Y | N | Y | Y | Y | 0 | $\begin{array}{\|c} \hline \mathrm{N} / \\ \mathrm{A} \end{array}$ | 512 | 1536 | 1600 |
|  | 12 |  | < $=4096$ | Y | Y | Y | Y | Y | 0 | 128 | $\begin{gathered} 166 \\ 4 \end{gathered}$ | 2304 | 2336 |
|  |  |  | 4097-8192 | Y | N | Y | Y | Y | 0 | $\begin{array}{\|c} \hline \mathrm{N} / \\ \mathrm{A} \end{array}$ | 256 | 1536 | 1600 |

The following table is for VP9 VMM setting. FrameWidth means frame width in picture for decode/encode mode

| VP9 |  |  |  | Enable Setting |  |  |  | Addr Setting |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ArrayType | Bitdepth | $\begin{array}{\|l\|l} \text { LCU } \\ \text { Size } \end{array}$ | FrameWidth | HVD | Meta/MV | Deblock | VDENC | HVD | Meta/MV | Deblock | VDEnc |
| 420 | 8 | 64 | <= 4096 | Y | Y | Y | Y | 0 | 64 | 384 | 1536 |
|  |  | 64 | 4097-8192 | N | N | Y | Y | N/A | N/A | 0 | 2304 |
|  | 10/12 | 64 | <= 4096 | Y | N | Y | Y | 0 | N/A | 64 | 2368 |
|  |  | 64 | 4097-8192 | $Y$ | Y | N | Y | 0 | 128 | N/A | 768 |
| 422 | 8 | 64 | <= 4096 | Y | Y | Y | $Y$ | 0 | 64 | 384 | 1536 |
|  |  | 64 | 4097-8192 | N | N | Y | Y | N/A | N/A | 0 | 2304 |
|  | 10/12 | 64 | <= 4096 | N | N | Y | N | N/A | N/A | 0 | N/A |
|  |  | 64 | 4097-8192 | Y | Y | N | Y | 0 | 128 | N/A | 768 |
| 444 | 8 | 64 | <= 4096 | $Y$ | Y | Y | $Y$ | 0 | 64 | 384 | 2112 |
|  |  | 64 | 4097-8192 | $Y$ | Y | N | Y | 0 | 128 | N/A | 768 |
|  | 10/12 | 64 | <= 2048 | $Y$ | Y | Y | $Y$ | 0 | 32 | 192 | 1920 |
|  |  | 64 | 2049-4096 | $Y$ | Y | N | Y | 0 | 128 | N/A | 768 |
|  |  | 64 | 4097-8192 | Y | Y | N | Y | 0 | 128 | N/A | 768 |

## VP9 Common Commands

| Commands |
| :--- |
| HCP_PIPE_MODE_SELECT |
| HCP_SURFACE_STATE |
| HCP_PIPE_BUF_ADDR_STATE |
| HCP_IND_OBJ_BASE_ADDR_STATE |
| HCP_VP9_SEGMENT_STATE |
| HCP_VP9_PIC_STATE |

HCP Common Commands

| HCP Common Commands |
| :--- |
| HCP_PIC_STATE |
| HCP_TILE_STATE |
| HCP_REF_IDX_STATE |
| HCP_WEIGHTOFFSET_STATE |
| HCP_SLICE_STATE |
| HEVC_VP9_RDOQ_STATE |
| HCP_BSD_OBJECT |
| HCP_PAK_OBJECT |
| HCP_PAK_INSERT_OBJECT |
| HCP_PALETTE_INITIALIZER_STATE |

## HCP and VP9 Commands

HCP_BSD_OBJECT (triggers HW start)

## HCP_VP9_PAK_OBJECT

## Tile Size and CU Stream-out Records

HEVC: Streamout0 cacheline is composed of 4 quarter cachelines, each containing information on CU skip flag, coding block flag for the TUs in a PU, residual/coefficient bit count for a PU, total bit count for CU, SB exceed limit flag. A typical streamout0 cacheline, therefore, has information on statistics for 4 PUs and Super Block exceed limit flag.

Pak pipeline streamout enable bit, set by HCP_PIPE_MODE_SELECT command, enables or disables the streamout.

| Context: |  |  | Programming Note |  |  |
| :--- | :--- | ---: | ---: | :--- | :---: |
| Field |  | Width | Cacheline statistics |  |  |
| Level |  |  | Comment |  |  |
| PU | PU Skip Flag | 1 | qcacheline[0] | Packed in Quarter Cacheline in PU format |  |
| SB | SB exceed limit | 1 | qcacheline[1] | Packed in Quarter Cacheline in PU format <br> (valid on last PU of SB) |  |
|  | Reserved | 14 | qcacheline[15:2 | Reserved |  |
| PU | TU CBF Y/U/V | 48 | qcacheline[63:16] | Packed in Quarter Cacheline in PU format |  |
| PU | PU Coefficient Bit Count <br> (Only residual) | 18 | qcacheline[81:64] | Packed in Quarter Cacheline in PU format |  |
| PU | PU Bit Count (all PU Syntax) | 18 | qcacheline[113:96] | Packed in Quarter Cacheline in PU format |  |
|  | Reserved | 14 | qcacheline[127:114] | Reserved |  |


| Programming Note |  |  |  |  |
| :--- | :--- | ---: | :---: | :---: |
| HEVC Streamout 1: Per Tile Quarter Cacheline |  |  |  |  |
| Level Field Width Cacheline <br> Comment    <br> Tile Tile Bit Count (header + data + tail) 32 cacheline[31:0] |  |  |  |  |
|  | Reserved(MBZ) | 32 | cacheline[63:32] |  |
|  | TilePositionX[15:0] | 16 | cacheline[79:64] |  |
|  | TilePositionY[15:0] | 16 | cacheline[95:80] |  |
|  | Reserved(MBZ) | 32 | cacheline[127:96] |  |

VP9: CU statistics record (individual PUs per record down to $8 \times 8$ only)

| Fields | Bits |  |
| :--- | :--- | :--- |
| Skip | $3: 0$ | Indicates Skip flag <br> Group 4 4x4s -> 4 bits |
| InterMode | $11: 4$ | InterMode: <br> O NEARESTMV, 1 NEARMV, 2 ZEROMV, 3NEWMV <br> Group 4 4x4s total 8 bits |
| Reserved | $15: 12$ |  |
| NZ coeff count | $28: 16$ | Number of non-zero coeffs; sum of YUV, 13bits |
| Reserved | $31: 29$ |  |
| NumBitsforCoeffs | $47: 32$ | Number of Bits for coefficients per block, 16bits |
| NumBitsforBlock | $63: 48$ | Number of Bits in block |

## intel

## Stream-in Probability Table

In Encoder mode, two sets of this table will be streamed out: one for the current frame probability update and one for future frame.

| Align ment | Ne w Off set |  | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT |  | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 \mathrm{x} \\ 4 \\ \text { (K } \\ \mathrm{F}) \end{gathered}$ | $4 \times 4$ <br> (INT <br> ER) |  | $\begin{gathered} 8 \mathrm{x} \\ 8 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{array}{\|c} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
| aligne d | 0 | 1 | $\begin{aligned} & \text { tx_probs_8x8 } \\ & {[0][0 . .0]} \end{aligned}$ | 100 | $\begin{aligned} & 10 \\ & 0 \end{aligned}$ | 0 | 0 | 0 |  |  | 0 | MODE COUNTERS (counts tx) | 0-17 |  |  |  |  |  |  |  |  |
|  | 1 | 1 | tx_probs_8x8 <br> [1] [0..0] | 66 | 66 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 | 2 | $\begin{aligned} & \text { tx_probs_16x1 } \\ & 6 \\ & {[0][0 . .1]} \end{aligned}$ | $\begin{array}{\|l} 20 \\ 152 \end{array}$ | $\begin{aligned} & \hline 20 \\ & 15 \\ & 15 \\ & 2 \end{aligned}$ | 0 | 2 | 2 |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 | 2 | ```tx_probs_16x1 6 [1] [0..1]``` | $\begin{aligned} & 15 \\ & 101 \end{aligned}$ | $\begin{aligned} & 15 \\ & \prime \\ & 10 \\ & 1 \end{aligned}$ | 0 | 4 | 4 |  |  |  |  |  |  |  |  |  |  |  |
|  | 6 | 3 | $\begin{aligned} & \text { tx_probs_32x3 } \\ & 2 \\ & {[0][0 . .2]} \end{aligned}$ | $\begin{aligned} & 3, \\ & 136, \\ & 37 \end{aligned}$ | $\begin{aligned} & 3, \\ & 13 \\ & 6, \\ & 37 \end{aligned}$ | 0 | 6 | 6 |  |  |  |  |  |  |  |  |  |  |  |
|  | 9 | 3 | $\begin{aligned} & \text { tx_probs_32x3 } \\ & 2 \\ & {[1][0 . .2]} \end{aligned}$ | $\begin{aligned} & 5,52, \\ & 13 \end{aligned}$ | $\begin{aligned} & 5 \\ & 52 \\ & \prime \\ & 13 \end{aligned}$ | 0 | 9 | 9 |  |  |  |  |  |  |  |  |  |  |  |
|  | 12 | 52 | DUMMY | $\begin{aligned} & 0,0, \\ & 0,0 \end{aligned}$ | $\begin{aligned} & 0, \\ & 0, \\ & 0, \\ & 0 \end{aligned}$ | 5 | 12 |  |  |  |  |  |  |  |  |  |  |  |  |
| CL aligne d | 64 | 3 | $\begin{array}{\|l} \text { coef_probs_4x } \\ 4 \\ {[0][0][0][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 195, \\ & 29, \\ & 183 \end{aligned}$ | $\begin{aligned} & \hline 19 \\ & 5, \\ & 29 \\ & 18 \\ & 18 \\ & \hline \end{aligned}$ | 0 | 12 |  | 8 | COEFF COUNTERS (coeff_count_m odel_coeff) |  | $\begin{array}{\|l\|} \hline 0- \\ 28 \\ 7 \end{array}$ |  |  |  |  |  |  |  |
|  | 67 | 3 | $\begin{array}{\|l} \text { coef_probs_4x } \\ 4 \\ {[0][0][0][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 84, \\ & 49, \\ & 136 \end{aligned}$ | $\begin{aligned} & \hline 84 \\ & \prime \\ & 49 \\ & 19 \\ & 13 \\ & 6 \end{aligned}$ | 0 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w Off set | $\begin{gathered} \text { \# } \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\left.\begin{array}{c} 4 x \\ 4 \\ (K \\ F \end{array}\right)$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{array}{c} 8 x \\ 8 \\ (K \\ F \end{array}\right)$ | $\begin{gathered} 8 x 8 \\ (I N T \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ |
|  |  |  | [0..2] |  | 4, 18 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 97 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][2][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 13, \\ & 91, \\ & 157 \end{aligned}$ | $\begin{aligned} & 13 \\ & \prime \\ & 91 \\ & 1 \\ & 15 \\ & 7 \end{aligned}$ | 0 | 45 |  |  |  |  |  |  |  |  |  |  |  |
|  | 100 | 3 | $\begin{array}{\|l} \text { coef_probs_4x } \\ 4 \\ {[0][0][2][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 7,75, \\ & 127 \end{aligned}$ | $\begin{aligned} & 7 \\ & 75 \\ & 7 \\ & 12 \\ & 7 \end{aligned}$ | 0 | 48 |  |  |  |  |  |  |  |  |  |  |  |
|  | 103 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][2][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 3,58, \\ & 95 \end{aligned}$ | $\begin{aligned} & 3, \\ & 58 \\ & 1 \\ & 95 \end{aligned}$ | 0 | 51 |  |  |  |  |  |  |  |  |  |  |  |
|  | 106 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][2][5]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,28, \\ & 47 \end{aligned}$ | 1, $28$ $47$ | 0 | 54 |  |  |  |  |  |  |  |  |  |  |  |
|  | 109 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][3][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 69, \\ & 142, \\ & 221 \end{aligned}$ | $\begin{aligned} & 69 \\ & 1 \\ & 14 \\ & 2, \\ & 22 \\ & 1 \end{aligned}$ | 0 | 57 |  |  |  |  |  |  |  |  |  |  |  |
|  | 112 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][3][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 42 \\ & 122, \\ & 201 \end{aligned}$ | $\begin{aligned} & 42 \\ & 1 \\ & 12 \\ & 2, \\ & 20 \\ & 1 \end{aligned}$ | 0 | 60 |  |  |  |  |  |  |  |  |  |  |  |
|  | 115 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][3][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 15, \\ & 91, \\ & 159 \end{aligned}$ | $\begin{aligned} & 15 \\ & \prime \\ & 91 \\ & \prime \\ & 15 \\ & 9 \end{aligned}$ | 0 | 63 |  |  |  |  |  |  |  |  |  |  |  |
|  | 118 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][3][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 6,67, \\ & 121 \end{aligned}$ | $\begin{aligned} & 6, \\ & 67 \\ & 12 \end{aligned}$ | 0 | 66 |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | By tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | 4×4 <br> (INT <br> ER) | $\left\|\begin{array}{c} 8 x \\ 8 \\ (K \\ F \end{array}\right\|$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  | [0..2] |  | $\begin{array}{\|l} 23 \\ 3 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 148 | 3 |  | $\begin{aligned} & 119, \\ & 57, \\ & 212 \end{aligned}$ | $\begin{aligned} & 11 \\ & 9, \\ & 57 \\ & 1 \\ & 21 \\ & 2 \end{aligned}$ | 0 | 96 |  |  |  |  |  |  |  |  |  |  |  |
|  | 151 | 3 |  | $\begin{aligned} & 58, \\ & 48, \\ & 163 \end{aligned}$ | $\begin{aligned} & 58 \\ & 1 \\ & 48 \\ & 18 \\ & 16 \\ & 3 \end{aligned}$ | 0 | 99 |  |  |  |  |  |  |  |  |  |  |  |
|  | 154 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][5][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 29, \\ & 40, \\ & 124 \end{aligned}$ | $\begin{aligned} & 29 \\ & 1 \\ & 40 \\ & 10 \\ & 12 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 157 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][5][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 12, \\ & 30,81 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 30 \\ & 81 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 160 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][0][5][5]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 3,12, \\ & 31 \end{aligned}$ | $\begin{aligned} & 3 \\ & 12 \\ & 12 \\ & 31 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 163 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[0][1][0][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 191, \\ & 107, \\ & 226 \end{aligned}$ | $\begin{aligned} & 19 \\ & 1, \\ & 10 \\ & 7, \\ & 22 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 11 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 166 | 3 |  | $\begin{aligned} & 124, \\ & 117, \\ & 204 \end{aligned}$ | $\begin{aligned} & 12 \\ & 4, \\ & 11 \\ & 7, \\ & 20 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 11 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 169 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \end{aligned}$ | $\begin{aligned} & 25, \\ & 99, \end{aligned}$ | 25 | 0 | 11 7 |  |  |  |  |  |  |  |  |  |  |  |






| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered} \right\rvert\,$ | $\begin{array}{\|c\|} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  |  |  |  |  | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 271 | 3 | ```coef_probs_4x 4 [1] [0] [1] [0] [0..2]``` | $\begin{aligned} & 85, \\ & 137, \\ & 221 \end{aligned}$ | $\begin{aligned} & 85 \\ & 1 \\ & 13 \\ & 7, \\ & 22 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 21 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 274 | 3 |  | $\begin{aligned} & 104, \\ & 131, \\ & 216 \end{aligned}$ | $\begin{aligned} & 10 \\ & 4, \\ & 13 \\ & 1, \\ & 21 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 22 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 277 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][1][2]} \\ & {[0 . .2]} \end{aligned}$ | 49, <br> 111, <br> 192 | $\begin{aligned} & 49 \\ & 19 \\ & 11 \\ & 1, \\ & 19 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 22 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 280 | 3 | ```loc_probs_4x``` | $\begin{aligned} & 21, \\ & 87, \\ & 155 \end{aligned}$ | $\begin{aligned} & 21 \\ & 1 \\ & 87 \\ & 1 \\ & 15 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 22 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 283 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][1][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 2,49 \\ & 87 \end{aligned}$ | $\begin{aligned} & 2, \\ & 49 \\ & 1 \\ & 87 \end{aligned}$ | 0 | $\begin{aligned} & 23 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 286 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][1][5]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,16, \\ & 28 \end{aligned}$ | $\begin{aligned} & 1, \\ & 16 \\ & \prime \\ & 28 \end{aligned}$ | 0 | $\begin{aligned} & 23 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 289 | 3 |  | $\begin{aligned} & 89, \\ & 163, \\ & 230 \end{aligned}$ | $\begin{aligned} & 89 \\ & 1 \\ & 16 \\ & 3, \\ & 23 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 23 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 292 | 3 |  | $\begin{aligned} & 90, \\ & 137, \\ & 220 \end{aligned}$ | $\begin{aligned} & 90 \\ & 1 \\ & 13 \\ & 7 \\ & 22 \end{aligned}$ | 0 | $\begin{aligned} & 24 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\left.\begin{gathered} 4 x \\ 4 \\ (K \\ F \end{gathered} \right\rvert\,$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left\|\begin{array}{c} 8 x \\ 8 \\ (K \\ F \end{array}\right\|$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 295 | 3 |  | $\begin{aligned} & 29, \\ & 100, \\ & 183 \end{aligned}$ | $\begin{aligned} & 29 \\ & 1 \\ & 10 \\ & 0, \\ & 18 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 24 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 298 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_4x}}\\{4}\\{[1][0][2] [3] }\\{[0..2]}``` | $\begin{aligned} & 10, \\ & 70, \\ & 135 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 70 \\ & 1 \\ & 13 \\ & 5 \end{aligned}$ | 0 | $\begin{array}{\|l} 24 \\ 6 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 301 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_4x}}\\{4}\\{[1][0][2] [4] }\\{[0..2]}``` | $\begin{aligned} & 2,42, \\ & 81 \end{aligned}$ | $\begin{aligned} & 2, \\ & 42 \\ & 1 \\ & 81 \end{aligned}$ | 0 | $\begin{aligned} & 24 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 304 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_4x}}\\{4}\\{[1][0][2][5]}\\{[0..2]}``` | $\begin{aligned} & 1,17 \\ & 33 \end{aligned}$ | $\begin{aligned} & 1, \\ & 17 \\ & \prime \\ & 33 \end{aligned}$ | 0 | $\begin{aligned} & 25 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 307 | 3 | $\begin{array}{\|l} \text { coef_probs_4x } \\ 4 \\ {[1][0][3][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 108, \\ & 167, \\ & 237 \end{aligned}$ | $\begin{aligned} & 10 \\ & 8, \\ & 16 \\ & 7, \\ & 23 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 25 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 310 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][3][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 55, \\ & 133, \\ & 222 \end{aligned}$ | $\begin{aligned} & 55 \\ & 1 \\ & 13 \\ & 3, \\ & 22 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 25 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 313 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][3][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 15, \\ & 97, \\ & 179 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \\ & 97 \\ & 17 \\ & 17 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 26 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 316 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][3][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 4,72, \\ & 135 \end{aligned}$ | $\begin{aligned} & 4 \\ & 72 \\ & 1 \\ & 13 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 26 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w Off set | By tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\left.\begin{array}{c} 4 x \\ 4 \\ (K \\ F \end{array}\right)$ |  | $\begin{array}{\|c\|} \hline 4 \times 4 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\left.\begin{array}{c} 8 x \\ 8 \\ (K \\ F \end{array}\right)$ | $\begin{gathered} 8 x 8 \\ (I N T \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ |
|  |  |  |  |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 346 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][5][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 126, \\ & 70, \\ & 227 \end{aligned}$ | $\begin{aligned} & 12 \\ & 6, \\ & 70 \\ & 1 \\ & 22 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 29 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 349 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][5][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 66 \\ & 58, \\ & 182 \end{aligned}$ | $\begin{aligned} & 66 \\ & 1 \\ & 58 \\ & 1 \\ & 18 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 29 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 352 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][5][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 30 \\ & 44, \\ & 136 \end{aligned}$ | $\begin{aligned} & 30 \\ & 1 \\ & 44 \\ & 1 \\ & 13 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 30 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 355 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][5][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 12, \\ & 34,96 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 34 \\ & 96 \end{aligned}$ | 0 | $\begin{aligned} & 30 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 358 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][0][5][5]} \\ & {[0 . .2]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2,20 \\ & 47 \end{aligned}$ | $\begin{aligned} & 2, \\ & 20 \\ & 17 \end{aligned}$ | 0 | $\begin{aligned} & 30 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 361 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][0][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 229, \\ & 99, \\ & 249 \end{aligned}$ | $\begin{aligned} & 22 \\ & 9, \\ & 99 \\ & 1 \\ & 24 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 30 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 364 | 3 |  | $\begin{aligned} & 143, \\ & 111, \\ & 235 \end{aligned}$ | $\begin{aligned} & 14 \\ & 3, \\ & 11 \\ & 1, \\ & 23 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 31 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 367 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][0][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 46, \\ & 109, \\ & 192 \end{aligned}$ | $\begin{aligned} & 46 \\ & \prime \\ & 10 \\ & 9, \end{aligned}$ | 0 | $\begin{aligned} & 31 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT |  | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left\|\begin{array}{c} 8 x \\ 8 \\ (K \\ F \end{array}\right\|$ | $\begin{array}{\|c\|} \hline 8 x 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 394 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][2][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 10, \\ & 103, \\ & 177 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 3, \\ & 17 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 34 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 397 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][2][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 2,72 \\ & 131 \end{aligned}$ | $\begin{aligned} & 2, \\ & 72 \\ & 1 \\ & 13 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 34 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 400 | 3 | coef_probs_4x 4 $[1][1][2][4]$ $[0 . .2]$ | $\begin{aligned} & 1,41, \\ & 79 \end{aligned}$ | 1, <br> 41 <br> 79 | 0 | $\begin{aligned} & 34 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 403 | 3 | $\begin{array}{\|l} \text { coef_probs_4x } \\ 4 \\ {[1][1][2][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,20 \\ & 39 \end{aligned}$ | $\begin{aligned} & 1, \\ & 20 \\ & 1 \\ & 39 \end{aligned}$ | 0 | $\begin{aligned} & 35 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 406 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][3][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 99, \\ & 167, \\ & 239 \end{aligned}$ | $\begin{aligned} & 99 \\ & 1 \\ & 16 \\ & 7, \\ & 23 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 35 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 409 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][3][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 47, \\ & 141, \\ & 224 \end{aligned}$ | $\begin{aligned} & 47 \\ & 1 \\ & 14 \\ & 1, \\ & 22 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 35 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 412 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][3][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 10, \\ & 104, \\ & 178 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 4, \\ & 17 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 36 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 415 | 3 | $\begin{aligned} & \text { coef_probs_4x } \\ & 4 \\ & {[1][1][3][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 2,73 \\ & 133 \end{aligned}$ | $\begin{aligned} & 2, \\ & 73 \\ & 1 \\ & 13 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 36 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |




| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \text { \# } \\ \text { By } \end{gathered}$ | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered} \right\rvert\,$ | $\begin{array}{\|c\|} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  |  |  | [0..2] |  | 56 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 469 | 3 |  | $\begin{aligned} & 37, \\ & 109, \\ & 153 \end{aligned}$ | $\begin{aligned} & 37 \\ & 1 \\ & 10 \\ & 9 \\ & 15 \\ & 15 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 41 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 472 | 3 |  | $\begin{aligned} & 51, \\ & 102, \\ & 147 \end{aligned}$ | $\begin{aligned} & 51 \\ & 1 \\ & 10 \\ & 2, \\ & 14 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 42 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 475 | 3 | ```coef_probs_8x 8 [0] [0] [1] [2] [0..2]``` | $\begin{aligned} & 23, \\ & 87, \\ & 128 \end{aligned}$ | $\begin{aligned} & 23 \\ & 1 \\ & 87 \\ & 12 \\ & 12 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 42 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 478 | 3 | coef_probs_8x 8 $[0][0][1][3]$ $[0 . .2]$ | $\begin{aligned} & 8,67 \\ & 101 \end{aligned}$ | $\begin{aligned} & 8, \\ & 67 \\ & 1 \\ & 10 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 42 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 481 | 3 |  | $\begin{aligned} & 1,41, \\ & 63 \end{aligned}$ | 1, 41 63 | 0 | $\begin{aligned} & 42 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 484 | 3 | $\qquad$ | $\begin{aligned} & 1,19, \\ & 29 \end{aligned}$ | $\begin{aligned} & 1 \\ & 19 \\ & 19 \\ & 29 \end{aligned}$ | 0 | $\begin{aligned} & 43 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 487 | 3 |  | $\begin{aligned} & 31, \\ & 154, \\ & 185 \end{aligned}$ | $\begin{aligned} & 31 \\ & 1 \\ & 15 \\ & 4, \\ & 18 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 43 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 490 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][0][2][1]} \\ {[0.2]} \end{array}$ | $\begin{aligned} & 17, \\ & 127, \\ & 175 \end{aligned}$ | $\begin{aligned} & 17 \\ & 17 \\ & 12 \\ & 7, \\ & 17 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & \hline 43 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \text { \# } \\ \text { By } \end{gathered}$ | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered} \right\rvert\,$ | $\begin{array}{\|c\|} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  | 520 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][0][3] [5] }\\{[0..2]}``` | $\begin{aligned} & 1,14, \\ & 24 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 14 \\ \prime \\ 24 \end{array}$ | 0 | $\begin{aligned} & 46 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 523 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][0][4][0]}\\{[0..2]}``` | $\begin{aligned} & 29, \\ & 176, \\ & 217 \end{aligned}$ | 29 1 17 6, 21 7 | 0 | $\begin{aligned} & 47 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 526 | 3 | ```coef_probs_8x 8 [0] [0] [4] [1] [0..2]``` | $\begin{aligned} & 12, \\ & 145, \\ & 201 \end{aligned}$ | $\begin{array}{\|l} \hline 12 \\ 12 \\ 14 \\ 5 \\ 20 \\ 1 \end{array}$ | 0 | $\begin{aligned} & 47 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 529 | 3 |  | $\begin{aligned} & 3, \\ & 101, \\ & 156 \end{aligned}$ | 3, 10 1, 15 6 | 0 | $\begin{aligned} & 47 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 532 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][0][4][3]}\\{[0..2]}``` | $\begin{aligned} & \hline 1,69, \\ & 111 \end{aligned}$ | $\begin{aligned} & \hline 1, \\ & 69 \\ & 1 \\ & 11 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 48 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 535 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][0][4] [4] }\\{[0..2]}``` | $\begin{aligned} & 1,39, \\ & 63 \end{aligned}$ | $\begin{aligned} & 1, \\ & 39 \\ & 1 \\ & 63 \end{aligned}$ | 0 | $\begin{aligned} & 48 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 538 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][0][4][5]}\\{[0..2]}``` | $\begin{aligned} & 1,14, \\ & 23 \end{aligned}$ | $\begin{aligned} & 1, \\ & 14 \\ & 1 \\ & 23 \end{aligned}$ | 0 | $\begin{aligned} & 48 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 541 | 3 | ```coef_probs_8x 8 [0] [0] [5] [0] [0..2]``` | $\begin{array}{\|l\|} \hline 57, \\ 192, \\ 233 \end{array}$ | $\begin{aligned} & 57 \\ & 1 \\ & 19 \\ & 2, \\ & 23 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 48 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 544 | 3 | ```coef_probs_8x 8 [0] [0] [5] [1] [0..2]``` | $\begin{aligned} & 25, \\ & 154, \\ & 215 \end{aligned}$ | $\begin{aligned} & 25 \\ & 1 \\ & 15 \\ & 4 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 49 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \hline \text { F) } \\ \hline \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered} \right\rvert\,$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | 32 <br> x3 <br> 2 <br> (KF <br> ) | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  | 571 | 3 | ```loc_probs_8x ``` | $\begin{aligned} & 64, \\ & 149, \\ & 206 \end{aligned}$ | $\begin{aligned} & 64 \\ & 1 \\ & 14 \\ & 9 \\ & 20 \\ & 6 \end{aligned}$ | 0 | 51 9 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 574 | 3 | ```loc_probs_8x ``` | $\begin{aligned} & 14, \\ & 117, \\ & 177 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \\ & 11 \\ & 7, \\ & 17 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 52 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 577 | 3 | ```loc_probs_8x``` | $\begin{aligned} & 5,90 \\ & 141 \end{aligned}$ | $\begin{aligned} & 5 \\ & 90 \\ & 1 \\ & 14 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 52 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 580 | 3 | ```loc_probs_8x ``` | $\begin{aligned} & 2,61, \\ & 95 \end{aligned}$ | $\begin{aligned} & 2, \\ & 61 \\ & 1 \\ & 95 \end{aligned}$ | 0 | $\begin{aligned} & 52 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 583 | 3 | ```loc_probs_8x ``` | $\begin{aligned} & 1,37, \\ & 57 \end{aligned}$ | $\begin{aligned} & 1, \\ & 37 \\ & 1 \\ & 57 \end{aligned}$ | 0 | $\begin{aligned} & 53 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 586 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][1][2][0]}\\{[0..2]}``` | $\begin{aligned} & 33, \\ & 179, \\ & 220 \end{aligned}$ | $\begin{aligned} & 33 \\ & 1 \\ & 17 \\ & 9, \\ & 22 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 53 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 589 | 3 | ```loc_probs_8x ``` | $\begin{aligned} & 11, \\ & 140, \\ & 198 \end{aligned}$ | $\begin{aligned} & 11 \\ & 1 \\ & 14 \\ & 0, \\ & 19 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 53 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 592 | 3 | ```l}\begin{array}{l}{\mathrm{ coef_probs_8x }}\\{8}\\{[0][1][2] [2]}\\{[0..2]}``` | $\begin{aligned} & 1,89 \\ & 148 \end{aligned}$ | $\begin{aligned} & 1 \\ & 89 \\ & 1 \\ & 14 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 54 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 595 | 3 | $\begin{array}{\|l} \text { coef_probs_8x } \\ 8 \end{array}$ | $\begin{aligned} & 1,60 \\ & 104 \end{aligned}$ | $\begin{aligned} & 1, \\ & 60 \end{aligned}$ | 0 | 54 3 |  |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ B y \end{gathered}$tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 x \\ 8 \\ (K \\ \text { F) } \\ \hline \end{array}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  | $\begin{aligned} & {[0][1][2][3]} \\ & {[0 . .2]} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 10 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 598 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][2][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,33, \\ & 57 \end{aligned}$ | $\begin{aligned} & 1, \\ & 33 \\ & 1 \\ & 57 \end{aligned}$ | 0 | $\begin{array}{\|l} 54 \\ 6 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 601 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][2][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,12, \\ & 21 \end{aligned}$ | $\begin{aligned} & 1, \\ & 12 \\ & 12 \\ & 21 \end{aligned}$ | 0 | $\begin{array}{\|l} 54 \\ 9 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 604 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][3][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 30, \\ & 181, \\ & 221 \end{aligned}$ | $\begin{aligned} & 30 \\ & 1 \\ & 18 \\ & 1, \\ & 22 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 55 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 607 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][3][1]} \\ {[0.2]} \end{array}$ | $\begin{aligned} & 8, \\ & 141, \\ & 198 \end{aligned}$ | $\begin{array}{\|l} 8, \\ 14 \\ 1, \\ 19 \\ 8 \end{array}$ | 0 | $\begin{aligned} & 55 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 610 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][3][2]} \\ {[0.2]} \end{array}$ | $\begin{aligned} & 1,87 \\ & 145 \end{aligned}$ | $\begin{aligned} & 1, \\ & 87 \\ & 1 \\ & 14 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 55 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 613 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][3][3]} \\ {[0.2]} \end{array}$ | $\begin{aligned} & 1,58 \\ & 100 \end{aligned}$ | $\begin{aligned} & 1, \\ & 58 \\ & 1 \\ & 10 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 56 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 616 | 3 | coef_probs_8x 8 $[0][1][3][4]$ $[0 . .2]$ | $\begin{aligned} & 1,31, \\ & 55 \end{aligned}$ | $\begin{aligned} & 1, \\ & 31 \\ & \prime \\ & 55 \end{aligned}$ | 0 | $\begin{aligned} & 56 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 619 | 3 | $\begin{array}{\|l\|} \hline \text { coef_probs_8x } \\ 8 \\ {[0][1][3][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,12 \\ & 20 \end{aligned}$ | $\begin{aligned} & 1, \\ & 12 \\ & 12 \\ & 20 \end{aligned}$ | 0 | $\begin{aligned} & 56 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 622 | 3 | ```\|coef_probs_8x ``` | $\begin{aligned} & 32, \\ & 186, \\ & 224 \end{aligned}$ | $\begin{aligned} & 32 \\ & 1 \\ & 18 \end{aligned}$ | 0 | $\begin{array}{\|l} 57 \\ 0 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |











| Align ment | Ne <br> w <br> Off <br> set | \# By tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 x \\ 8 \\ (K \\ \mathrm{F}) \\ \hline \end{array}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{f} \end{array}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  | $\begin{aligned} & {[1][1][5][4]} \\ & {[0 . .2]} \end{aligned}$ |  | $80$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 853 | 3 | coef_probs_8x 8 $[1][1][5][5]$ $[0 . .2]$ | $\begin{aligned} & 1,23, \\ & 41 \end{aligned}$ | $\begin{aligned} & 1, \\ & 23 \\ & 41 \end{aligned}$ | 0 | $\begin{aligned} & 80 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 856 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][0][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 7,27 \\ & 153 \end{aligned}$ | $\begin{array}{\|l} 7 \\ 27 \\ 19 \\ 15 \\ 3 \end{array}$ | 0 | $\begin{aligned} & 80 \\ & 4 \end{aligned}$ | $\begin{aligned} & 10 \\ & 7 \end{aligned}$ |  |  |  |  |  |  | $\begin{array}{\|l} \hline 0- \\ 287 \end{array}$ |  |  |  |
|  | 859 | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][0][1]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 5,30, \\ & 95 \end{aligned}$ | $\begin{aligned} & 5, \\ & 30 \\ & 9 \\ & 95 \end{aligned}$ | 0 | $\begin{aligned} & 80 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 862 | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][0][2]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,16, \\ & 30 \end{aligned}$ | $\begin{aligned} & 1 \\ & 16 \\ & 16 \\ & 30 \end{aligned}$ | 0 | $\begin{aligned} & 81 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 865 | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][1][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 50, \\ & 75, \\ & 127 \end{aligned}$ | $\begin{aligned} & 50 \\ & 1 \\ & 75 \\ & 1 \\ & 12 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 81 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 868 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][1][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 57, \\ & 75, \\ & 124 \end{aligned}$ | $\begin{aligned} & 57 \\ & 1 \\ & 75 \\ & 1 \\ & 12 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 81 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 871 | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][1][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 27, \\ & 67, \\ & 108 \end{aligned}$ | $\begin{aligned} & 27 \\ & 1 \\ & 67 \\ & 1 \\ & 10 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 81 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 874 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][1][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 10, \\ & 54,86 \end{aligned}$ | $\begin{aligned} & 10 \\ & \prime \\ & 54 \\ & \prime \\ & 86 \end{aligned}$ | 0 | $\begin{aligned} & 82 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 877 | 3 | coef_probs_1 | 1, 33, | 1, | 0 | 82 |  |  |  |  |  |  |  |  |  |  |  |


|  <br>  <br>  <br> Align <br> ment | Ne <br> w <br> Off <br> set |  |  |  | Inter frame defaults |  |  | Capture At DV_CNT | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Description | Keyfr <br> ame <br> defa <br> ults |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | 4x4 <br> (INT <br> ER) | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  | $\begin{array}{\|l\|} \hline 6 \times 16 \\ {[0][0][1][4]} \\ {[0.2]} \\ \hline \end{array}$ | 52 | $\begin{aligned} & \hline 33 \\ & 1 \\ & 52 \end{aligned}$ |  | 5 |  |  |  |  |  |  |  |  |  |  |  |
|  | 880 | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][1][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,12 \\ & 18 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 12 \\ 12 \\ 18 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 82 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 883 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][2][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{array}{\|l\|} \hline 43, \\ 125, \\ 151 \\ \hline \end{array}$ | 43 <br> 1 <br> 12 <br> 5, <br> 15 <br> 1 | 0 | $\begin{aligned} & 83 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 886 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][2][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 26 \\ & 108, \\ & 148 \end{aligned}$ | 26 <br> 1 <br> 10 <br> 8, <br> 14 <br> 8 | 0 | $\begin{aligned} & 83 \\ & 4 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 889 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][2][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 7,83 \\ & 122 \end{aligned}$ | $\begin{aligned} & \hline 7, \\ & 83 \\ & 1 \\ & 12 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 83 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 892 | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][2][3]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 2,59, \\ & 89 \end{aligned}$ | $\begin{aligned} & 2, \\ & 59 \\ & 1 \\ & 89 \end{aligned}$ | 0 | $\begin{aligned} & 84 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 895 | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][2][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,38, \\ & 60 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 38 \\ \prime \\ 60 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 84 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 898 | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[0][0][2][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,17, \\ & 27 \end{aligned}$ | $\begin{aligned} & 1, \\ & 17 \\ & \prime \\ & 27 \end{aligned}$ | 0 | $\begin{aligned} & \hline 84 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 901 | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[0][0][3][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 23, \\ & 144, \\ & 163 \end{aligned}$ | $\begin{array}{\|l\|} \hline 23 \\ 14 \\ 14 \\ 4 \\ 16 \\ 3 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l\|} \hline 84 \\ 9 \end{array}$ |  |  |  |  |  |  |  |  |  |  |
|  | 904 | 3 | coef_probs_1 | 13, | 13 | 0 | 85 |  |  |  |  |  |  |  |  |  |  |








| Align ment | Ne w Off set | $\begin{array}{\|c\|} \hline \# \\ \text { By } \\ \text { tes } \end{array}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ F) \\ \hline \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 x \\ 8 \\ \text { (K } \\ \text { F) } \\ \hline \end{array}$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ \text { (KF } \\ \text { ( } \\ \hline \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  | 3 |  | $\begin{aligned} & 6 \times 16 \\ & {[1][0][1][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 120, \\ & 193 \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \\ & 0 \\ & 19 \\ & 3 \end{aligned}$ |  | 11 |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 106 \\ & 6 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][1][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 111, \\ & 116, \\ & 186 \end{aligned}$ | $\begin{aligned} & 11 \\ & 1, \\ & 11 \\ & 6, \\ & 18 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 14 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 106 \\ & 9 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][1][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 46, \\ & 102, \\ & 164 \end{aligned}$ | $\begin{aligned} & 46 \\ & 1 \\ & 10 \\ & 2, \\ & 16 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 17 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 107 \\ & 2 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][1][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 15, \\ & 80, \\ & 128 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \\ & 80 \\ & 1 \\ & 12 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 107 \\ & 5 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][1][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 2,49 \\ & 76 \end{aligned}$ | $\begin{aligned} & 2 \\ & 49 \\ & 76 \end{aligned}$ | 0 | $\begin{aligned} & \hline 10 \\ & 23 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 107 \\ & 8 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][1][5]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,18, \\ & 28 \end{aligned}$ | $\begin{aligned} & 1, \\ & 18 \\ & 1 \\ & 28 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 26 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 108 \\ & 1 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][2][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 71, \\ & 161, \\ & 203 \end{aligned}$ | $\begin{aligned} & 71 \\ & 1 \\ & 16 \\ & 1, \\ & 20 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 29 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 108 \\ & 4 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][2][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 42 \\ & 132, \\ & 192 \end{aligned}$ | $\begin{aligned} & 42 \\ & 1 \\ & 13 \\ & 2, \\ & 19 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 32 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 108 | 3 | coef_probs_1 | 10, | 10 | 0 | 10 |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | \# By tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 \mathrm{x} \\ 4 \\ \text { (K } \\ \mathrm{F}) \\ \hline \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 x \\ 8 \\ (K \\ \mathrm{F}) \\ \hline \end{array}$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  | $111$ $4$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][3][5]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,16, \\ & 27 \end{aligned}$ | $\begin{aligned} & 1, \\ & 16 \\ & 1 \\ & 27 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 62 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 111 \\ & 7 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 47, \\ & 199, \\ & 217 \end{aligned}$ | $\begin{aligned} & \hline 47 \\ & 19 \\ & 19 \\ & 9, \\ & 21 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 65 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 112 \\ & 0 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 14, \\ & 145, \\ & 196 \end{aligned}$ | $\begin{aligned} & 14 \\ & 1 \\ & 14 \\ & 5 \\ & 19 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 68 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 112 \\ & 3 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,88, \\ & 142 \end{aligned}$ | $\begin{array}{\|l} \hline 1, \\ 88 \\ 1 \\ 14 \\ 2 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 10 \\ & 71 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 112 \\ & 6 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,57 \\ & 98 \end{aligned}$ | $\begin{aligned} & 1, \\ & 57 \\ & 1 \\ & 98 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 74 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 112 \\ & 9 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,36 \\ & 62 \end{aligned}$ | $\begin{aligned} & 1, \\ & 36 \\ & 1 \\ & 62 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 77 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 113 \\ & 2 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][4][5]} \\ & {[0 . .2]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1,15, \\ & 26 \end{aligned}$ | $\begin{aligned} & 1, \\ & 15 \\ & 1 \\ & 26 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 80 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 113 \\ & 5 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][5][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 26, \\ & 219, \\ & 229 \end{aligned}$ | $\begin{aligned} & 26 \\ & 1 \\ & 21 \\ & 9, \\ & 22 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 83 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 113 \\ & 8 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][0][5][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 5, \\ & 155, \\ & 207 \end{aligned}$ | $\begin{aligned} & 5, \\ & 15 \\ & 5, \\ & 20 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 10 \\ & 86 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |




| Align ment | Ne w Off set |  | Description |  | Inter frame defaults |  |  |  | Capture At DV_CNT | StatecounterEBBAddress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Keyfr <br> ame <br> defa <br> ults |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ \hline \end{gathered}$ |  | $4 \times 4$ <br> (INT <br> ER) | $\begin{gathered} 8 x \\ 8 \\ (K \\ \text { F } \end{gathered}$ | 8x8 <br> (INT <br> ER) | $\begin{array}{\|c\|} \hline 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{array}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{array}{\|c} 32 \\ \text { x3 } \\ 2 \\ \text { (KF } \\ \text { ( } \\ \hline \end{array}$ | $\begin{gathered} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  | $\begin{aligned} & \hline 118 \\ & 9 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][2][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & \hline 3,71, \\ & 121 \end{aligned}$ | $\begin{aligned} & 3, \\ & 71 \\ & \prime \\ & 12 \\ & 1 \end{aligned}$ | 0 | $\begin{array}{\|l} 11 \\ 37 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 119 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][2][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,45, \\ & 77 \end{aligned}$ | $\begin{aligned} & 1, \\ & 45 \\ & \prime \\ & 77 \end{aligned}$ | 0 | $\begin{array}{\|l} 11 \\ 40 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 119 \\ & 5 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][2][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,18, \\ & 30 \end{aligned}$ | $\begin{aligned} & 1, \\ & 18 \\ & \prime \\ & 30 \end{aligned}$ | 0 | $\begin{aligned} & 11 \\ & 43 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 119 \\ & 8 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][3][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 65, \\ & 187, \\ & 230 \end{aligned}$ | $\begin{array}{\|l} 65 \\ 1 \\ 18 \\ 7, \\ 23 \\ 0 \end{array}$ | 0 | $\begin{aligned} & 11 \\ & 46 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 120 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][3][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 20, \\ & 148, \\ & 207 \end{aligned}$ | $\begin{array}{\|l\|} \hline 20 \\ 1 \\ 14 \\ 8, \\ 20 \\ 7 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 11 \\ & 49 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 120 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][3][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 2,97 \\ & 159 \end{aligned}$ | $\begin{array}{\|l\|} \hline 2, \\ 97 \\ 1 \\ 15 \\ 9 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 11 \\ & 52 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 120 \\ & 7 \end{aligned}$ | 3 | $\begin{aligned} & \hline \text { coef_probs_1 } \\ & 6 \times 16 \\ & {[1][1][3][3]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,68 \\ & 116 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 68 \\ 1 \\ 11 \\ 6 \end{array}$ | 0 | $\begin{aligned} & 11 \\ & 55 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{l\|l} 121 \\ 0 \end{array}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][3][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,40, \\ & 70 \end{aligned}$ | $\begin{aligned} & 1, \\ & 40 \\ & \prime \\ & 70 \end{aligned}$ | 0 | $\begin{aligned} & 11 \\ & 58 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 121 \\ & 3 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_1 } \\ 6 \times 16 \\ {[1][1][3][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{array}{\|l} 1,14, \\ 29 \end{array}$ | $\begin{aligned} & 1, \\ & 14 \\ & \prime \\ & 29 \end{aligned}$ | 0 | $\begin{array}{\|l\|} 11 \\ 61 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |





| Align ment | Ne <br> w <br> Off <br> set |  | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{aligned} & 4 \mathrm{x} \\ & 4 \\ & (K \\ & \mathrm{F} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{array}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | 8x8 (INT <br> ER) | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \mathrm{f} \end{gathered}$ | $\begin{array}{\|c} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ |
|  | 4 |  | $\begin{aligned} & 2 \times 32 \\ & {[0][0][2][5]} \\ & {[0 . .2]} \end{aligned}$ | 20 | $\begin{aligned} & 13 \\ & 13 \\ & 20 \\ & \hline \end{aligned}$ |  | 42 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 129 \\ & 7 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][0][3][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 40, \\ & 142, \\ & 167 \end{aligned}$ | $\begin{array}{\|l\|} \hline 40 \\ 1 \\ 14 \\ 2, \\ 16 \\ \hline 7 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 12 \\ & 45 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 130 \\ & 0 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][3][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 17, \\ & 110, \\ & 157 \end{aligned}$ | $\begin{array}{\|l\|} \hline 17 \\ 17 \\ 11 \\ 0, \\ 15 \\ 7 \end{array}$ | 0 | $\begin{aligned} & 12 \\ & 48 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 130 \\ & 3 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][0][3][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & \hline 2,71, \\ & 112 \end{aligned}$ | 2 <br> 71 <br> 1 <br> 11 <br> 2 | 0 | $\begin{aligned} & 12 \\ & 51 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 130 \\ & 6 \end{aligned}$ | 3 | $\begin{aligned} & \hline \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][0][3][3]} \\ & {[0 . .2]} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1,44, \\ & 72 \end{aligned}$ | $\begin{array}{\|l} \hline 1, \\ 44 \\ \prime \\ 72 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 12 \\ & 54 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l} 130 \\ 9 \end{array}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][3][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,27, \\ & 45 \end{aligned}$ | $\begin{array}{\|l} \hline 1, \\ 27 \\ \prime \\ 45 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 12 \\ & 57 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 131 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][3][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & \hline 1,11, \\ & 17 \end{aligned}$ | $\begin{aligned} & 1, \\ & 11 \\ & \prime \\ & 17 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 60 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 131 \\ & 5 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][0][4][0]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{array}{\|l} 30, \\ 175, \\ 188 \end{array}$ | $\begin{array}{\|l} \hline 30 \\ \prime \\ 17 \\ 5, \\ 18 \\ 8 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 12 \\ & 63 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 131 \\ & 8 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][0][4][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{array}{\|l\|} 9, \\ 124, \\ 169 \end{array}$ | $\begin{aligned} & \hline 9, \\ & 12 \\ & 4, \\ & 16 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 66 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 x \\ 8 \\ (K \\ \mathrm{F}) \\ \hline \end{array}$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  | $\begin{aligned} & 132 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][4][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,74 \\ & 116 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 74 \\ & 1 \\ & 11 \\ & 6 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 69 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 132 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][4][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,48, \\ & 78 \end{aligned}$ | $\begin{aligned} & 1, \\ & 48 \\ & 1 \\ & 78 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 72 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 132 \\ & 7 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][4][4]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,30 \\ & 49 \end{aligned}$ | 1, <br> 30 $49$ | 0 | $\begin{aligned} & 12 \\ & 75 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $133$ $0$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][4][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,11, \\ & 18 \end{aligned}$ | $\begin{aligned} & 1, \\ & 11 \\ & 18 \\ & 18 \end{aligned}$ | 0 | $\begin{aligned} & \hline 12 \\ & 78 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 133 \\ & 3 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][5][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 10, \\ & 222, \\ & 223 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 22 \\ & 2, \\ & 22 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 81 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 133 \\ & 6 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][5][1]} \\ {[0 . .2]} \end{array}$ | $\begin{array}{\|l\|} \hline 2, \\ 150, \\ 194 \end{array}$ | $\begin{aligned} & 2, \\ & 15 \\ & 0, \\ & 19 \\ & 4 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 84 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 133 \\ & 9 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][5][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,83 \\ & 128 \end{aligned}$ | $\begin{aligned} & 1, \\ & 83 \\ & 12 \\ & 12 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 87 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 134 2 | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][5][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,48, \\ & 79 \end{aligned}$ | $\begin{aligned} & 1, \\ & 48 \\ & \prime \\ & 79 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 90 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 134 \\ & 5 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][0][5][4]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,27 \\ & 45 \end{aligned}$ | $\begin{aligned} & 1, \\ & 27 \\ & \prime \\ & 45 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 93 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | 134 8 | 3 | coef_probs_3 2x32 | $\begin{aligned} & 1,11, \\ & 17 \end{aligned}$ | $\begin{aligned} & 1, \\ & 11 \end{aligned}$ | 0 | $\begin{aligned} & 12 \\ & 96 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w Off set | $\begin{array}{\|c} \# \\ \text { By } \\ \text { tes } \end{array}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ F) \\ \hline \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c} 8 x \\ 8 \\ (K \\ F) \end{array}$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{y} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | 32 <br> x3 <br> 2 <br> (KF <br> ) | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  | $\begin{aligned} & 137 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][1][4]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 23, \\ & 83, \\ & 120 \end{aligned}$ | $\begin{aligned} & 23 \\ & 1 \\ & 83 \\ & 12 \\ & 12 \\ & 0 \end{aligned}$ | 0 | 13 20 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 137 \\ & 5 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][1][5]} \\ {[0 . .2]} \end{array}$ | $\begin{array}{\|l\|} 10, \\ 49,61 \end{array}$ | $\begin{aligned} & 10 \\ & 10 \\ & 49 \\ & 61 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 23 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 137 \\ & 8 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 85, \\ & 190, \\ & 223 \end{aligned}$ | $\begin{aligned} & 85 \\ & 1 \\ & 19 \\ & 0, \\ & 22 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 26 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 138 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 36, \\ & 139, \\ & 200 \end{aligned}$ | $\begin{aligned} & 36 \\ & 1 \\ & 13 \\ & 9, \\ & 20 \\ & 0 \end{aligned}$ | 0 | $\begin{array}{\|l} 13 \\ 29 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 138 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 5,90 \\ & 146 \end{aligned}$ | $\begin{aligned} & 5 \\ & 90 \\ & 14 \\ & 14 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 32 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 138 \\ & 7 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,60 \\ & 103 \end{aligned}$ | $\begin{aligned} & 1, \\ & 60 \\ & 1 \\ & 10 \\ & 3 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 35 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 139 \\ & 0 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,38, \\ & 65 \end{aligned}$ | $\begin{aligned} & 1, \\ & 38 \\ & 1 \\ & 65 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 38 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 139 \\ & 3 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][2][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,18 \\ & 30 \end{aligned}$ | $\begin{aligned} & 1, \\ & 18 \\ & 1 \\ & 30 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 41 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 139 \\ & 6 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][3][0]} \end{aligned}$ | $\begin{aligned} & 72, \\ & 202, \\ & 223 \end{aligned}$ | $\begin{aligned} & 72 \\ & 12 \\ & 20 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 44 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |


|  | Ne <br> w <br> Off <br> set | \# <br> By <br> tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | StatecounterEBBAddress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | $\begin{array}{\|c\|} \hline 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{array}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | 8x8 (INT <br> ER) | $\begin{array}{\|c} \hline 16 \\ \mathrm{x} 1 \\ 6 \\ \mathrm{KF} \\ \mathrm{~K} \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \mathrm{f} \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  | [0..2] |  | $\begin{aligned} & 2, \\ & 22 \\ & 3 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 139 \\ & 9 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][3][1]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 23, \\ & 141, \\ & 199 \end{aligned}$ | $\begin{array}{\|l} \hline 23 \\ 1 \\ 14 \\ 1, \\ 19 \\ 9 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l\|} \hline 13 \\ 47 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 140 \\ & 2 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][3][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{array}{\|l} 2,86 \\ 140 \end{array}$ | $\begin{array}{\|l\|} \hline 2, \\ 86 \\ 1 \\ 14 \\ 0 \end{array}$ | 0 | $\begin{aligned} & 13 \\ & 50 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 140 \\ & 5 \end{aligned}$ | 3 | $\begin{aligned} & \hline \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][3][3]} \\ & {[0 . .2]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1,56, \\ & 97 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1, \\ 56 \\ 1 \\ 97 \end{array}$ | 0 | $\begin{aligned} & 13 \\ & 53 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 140 \\ 8 \end{array}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][3][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,36, \\ & 61 \end{aligned}$ | $\begin{aligned} & 1, \\ & 36 \\ & \prime \\ & 61 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 56 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 141 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][3][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,16, \\ & 27 \end{aligned}$ | $\begin{aligned} & 1, \\ & 16 \\ & \prime \\ & 27 \end{aligned}$ | 0 | $\begin{aligned} & \hline 13 \\ & 59 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 141 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][4][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 55, \\ & 218, \\ & 225 \end{aligned}$ | $\begin{array}{\|l\|} \hline 55 \\ 1 \\ 21 \\ 8, \\ 22 \\ 5 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l\|} \hline 13 \\ 62 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 141 \\ & 7 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][4][1]} \\ & {[0.2]} \end{aligned}$ | $\begin{aligned} & 13, \\ & 145, \\ & 200 \end{aligned}$ | $\begin{array}{\|l\|} \hline 13 \\ 1 \\ 14 \\ 5 \\ 20 \\ 0 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l\|} \hline 13 \\ 65 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 142 \\ & 0 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[0][1][4][2]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1,86 \\ 141 \end{array}$ | $\begin{aligned} & 1, \\ & 86 \\ & \prime \\ & 14 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 68 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w Off set | $\begin{gathered} \# \\ B y \end{gathered}$tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c} \hline 4 x \\ 4 \\ (K \\ F) \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \\ \hline \end{gathered}$ | $\begin{gathered} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  | $\begin{aligned} & 142 \\ & 3 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][4][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,57, \\ & 99 \end{aligned}$ | $\begin{aligned} & 1, \\ & 57 \\ & 1 \\ & 99 \end{aligned}$ | 0 | 13 71 |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 142 \\ & 6 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][4][4]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,35, \\ & 61 \end{aligned}$ | $\begin{aligned} & 1, \\ & 35 \\ & 1 \\ & 61 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 74 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l} 142 \\ 9 \end{array}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][4][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,13 \\ & 22 \end{aligned}$ | $\begin{aligned} & 1 \\ & 13 \\ & 1 \\ & 22 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 77 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 143 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 15, \\ & 235, \\ & 212 \end{aligned}$ | $\begin{aligned} & 15 \\ & 1 \\ & 23 \\ & 5 \\ & 21 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 80 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 143 \\ & 5 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1, \\ & 132, \\ & 184 \end{aligned}$ | $\begin{aligned} & 1, \\ & 13 \\ & 2, \\ & 18 \\ & 4 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 83 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 143 \\ & 8 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,84, \\ & 139 \end{aligned}$ | $\begin{aligned} & 1, \\ & 84 \\ & 1 \\ & 13 \\ & 9 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 86 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 144 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,57, \\ & 97 \end{aligned}$ | $\begin{aligned} & 1, \\ & 57 \\ & 1 \\ & 97 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 89 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 144 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][4]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,34, \\ & 56 \end{aligned}$ | $\begin{aligned} & 1 \\ & 34 \\ & \prime \\ & 56 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 92 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 144 \\ & 7 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[0][1][5][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,14, \\ & 23 \end{aligned}$ | $\begin{aligned} & 1, \\ & 14 \\ & \prime \\ & 23 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 95 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 145 \\ & 0 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[1][0][0][0]} \end{aligned}$ | $\begin{aligned} & 181, \\ & 21, \\ & 201 \end{aligned}$ | $\begin{aligned} & 18 \\ & 1, \\ & 21 \end{aligned}$ | 0 | $\begin{aligned} & 13 \\ & 98 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0- \\ & 287 \end{aligned}$ |





| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 \mathrm{x} \\ 4 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c} 8 x \\ 8 \\ (K \\ F) \end{array}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  | [0..2] |  | 44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 152 \\ & 8 \end{aligned}$ | 3 | $\begin{array}{\|l} \hline \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][4][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,11, \\ & 17 \end{aligned}$ | $\begin{aligned} & 1, \\ & 11 \\ & 17 \\ & 17 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 76 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 153 \\ & 1 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][5][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 13, \\ & 217, \\ & 212 \end{aligned}$ | $\begin{aligned} & 13 \\ & \prime \\ & 21 \\ & 7, \\ & 21 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 79 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 153 \\ & 4 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][5][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 2, \\ & 136, \\ & 180 \end{aligned}$ | $\begin{aligned} & 2, \\ & 13 \\ & 6 \\ & 18 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 82 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 153 \\ & 7 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][5][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,78 \\ & 124 \end{aligned}$ | $\begin{aligned} & 1 \\ & 78 \\ & 1 \\ & 12 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 85 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 154 \\ & 0 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][5][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,50, \\ & 83 \end{aligned}$ | $\begin{aligned} & 1, \\ & 50 \\ & 1 \\ & 83 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 88 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 154 \\ & 3 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[1][0][5][4]} \\ & {[0 . .2]} \end{aligned}$ | $\begin{aligned} & 1,29, \\ & 49 \end{aligned}$ | $\begin{aligned} & 1, \\ & 29 \\ & 49 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 91 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 154 \\ & 6 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][0][5][5]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,14, \\ & 23 \end{aligned}$ | $\begin{array}{\|l} 1, \\ 14 \\ 1 \\ 23 \end{array}$ | 0 | $\begin{aligned} & 14 \\ & 94 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 154 \\ & 9 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][0][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 197, \\ & 13, \\ & 247 \end{aligned}$ | $\begin{aligned} & 19 \\ & 7, \\ & 13 \\ & 1 \\ & 24 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 14 \\ & 97 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 155 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][0][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 82, \\ & 17, \\ & 222 \end{aligned}$ | $\begin{aligned} & 82 \\ & 1 \\ & 17 \\ & 1 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 00 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |





| Align ment | Ne <br> w Off <br> set | $\begin{gathered} \# \\ \text { By } \end{gathered}$tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ F \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\left.\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered} \right\rvert\,$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \mathrm{r} \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  | $\begin{aligned} & 162 \\ & 7 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][4][5]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,60, \\ & 79 \end{aligned}$ | $\begin{aligned} & 1, \\ & 60 \\ & \prime \\ & 79 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 75 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 163 \\ & 0 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][5][0]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 43, \\ & 243, \\ & 240 \end{aligned}$ | $\begin{aligned} & 43 \\ & 1 \\ & 24 \\ & 3, \\ & 24 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 78 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 163 \\ & 3 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][5][1]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 8, \\ & 180, \\ & 217 \end{aligned}$ | $\begin{aligned} & 8, \\ & 18 \\ & 0, \\ & 21 \\ & 7 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 81 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 163 \\ & 6 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][5][2]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1, \\ & 115, \\ & 166 \end{aligned}$ | $\begin{aligned} & 1, \\ & 11 \\ & 5, \\ & 16 \\ & 6 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 84 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 163 \\ & 9 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][5][3]} \\ {[0 . .2]} \end{array}$ | $\begin{aligned} & 1,84, \\ & 121 \end{aligned}$ | $\begin{aligned} & 1, \\ & 84 \\ & 1 \\ & 12 \\ & 1 \\ & \hline \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 87 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 164 \\ & 2 \end{aligned}$ | 3 | $\begin{array}{\|l} \text { coef_probs_3 } \\ 2 \times 32 \\ {[1][1][5][4]} \\ {[0 . .2]} \\ \hline \end{array}$ | $\begin{aligned} & 1,51, \\ & 67 \end{aligned}$ | $\begin{aligned} & 1, \\ & 51 \\ & \prime \\ & 67 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 90 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 164 \\ & 5 \end{aligned}$ | 3 | $\begin{aligned} & \text { coef_probs_3 } \\ & 2 \times 32 \\ & {[1][1][5][5]} \\ & {[0 . .2]} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1,16, \\ & 6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 16 \\ & , 6 \end{aligned}$ | 0 | $\begin{aligned} & 15 \\ & 93 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 164 \\ & 8 \end{aligned}$ | 16 | DUMMY | $\begin{aligned} & 0,0, \\ & 0,0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \end{aligned}$ | $\begin{aligned} & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \end{aligned}$ | $\begin{aligned} & 1 \\ & 6 \end{aligned}$ | $\begin{aligned} & 15 \\ & 96 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \\ \hline \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT |  | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ \hline \end{array}$ | $4 \times 4$ <br> (INT <br> ER) |  | $\begin{gathered} 8 \mathrm{x} \\ 8 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  |  |  | $\begin{array}{\|l\|} \hline 0, \\ 0, \\ 0, \\ 0, \\ 0 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CL aligne d | $\begin{aligned} & 166 \\ & 4 \end{aligned}$ | 3 | mbskip_probs [0..2] | $\begin{array}{\|l} 192, \\ 128, \\ 64 \end{array}$ | $\begin{array}{\|l\|} \hline 19 \\ 2, \\ 12 \\ 8, \\ 64 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 15 \\ & 96 \end{aligned}$ | 2 | $\begin{aligned} & \hline 20 \\ & 8 \end{aligned}$ | MODE COUNTERS (Others) | $\begin{array}{\|l\|} \hline 18- \\ 23 \end{array}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 166 \\ & 7 \end{aligned}$ | 3 | ```inter_mode_p robs [0] [0..2]``` | 0, 0, 0 | $\begin{array}{\|l\|} \hline 2, \\ 17 \\ 3, \\ 34 \end{array}$ | 0 | $\begin{aligned} & 15 \\ & 99 \end{aligned}$ |  |  |  | $\begin{array}{\|l\|} \hline 24- \\ 51 \end{array}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 167 \\ & 0 \end{aligned}$ | 3 | inter_mode_p <br> robs <br> [1] [0..2] | 0, 0, 0 | $\begin{array}{\|l\|} \hline 7, \\ 14 \\ 5, \\ 85 \end{array}$ | 0 | $\begin{aligned} & 16 \\ & 02 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 167 \\ & 3 \end{aligned}$ | 3 | inter_mode_p robs <br> [2] [0..2] | 0, 0, 0 | $\begin{aligned} & \hline 7, \\ & 16 \\ & 6, \\ & 63 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 05 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 167 \\ & 6 \end{aligned}$ | 3 | ```inter_mode_p robs [3] [0..2]``` | 0, 0, 0 | $\begin{aligned} & \hline 7, \\ & 94 \\ & 1 \\ & 66 \end{aligned}$ | 0 | $\begin{array}{\|l\|} \hline 16 \\ 08 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 167 \\ & 9 \end{aligned}$ | 3 | inter_mode_p robs <br> [4] [0..2] | 0, 0, 0 | $\begin{aligned} & 8, \\ & 64 \\ & 1 \\ & 46 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 11 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 168 \\ & 2 \end{aligned}$ | 3 | ```inter_mode_p robs [5] [0..2]``` | 0, 0, 0 | $\begin{array}{\|l\|} \hline 17 \\ 17 \\ 81 \\ 1 \\ 31 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l\|} \hline 16 \\ 14 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 168 \\ & 5 \end{aligned}$ | 3 | inter_mode_p <br> robs <br> [6] [0..2] | 0, 0, 0 | $\begin{aligned} & 25 \\ & 1 \\ & 29 \\ & 1 \\ & 30 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 17 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 168 \\ 8 \end{array}$ | 2 | switchable_int erp_probs [0] [0..1] | 0, 0 | $\begin{array}{\|l\|} \hline 23 \\ 5, \\ 16 \\ \hline \end{array}$ | 0 | $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | 6 |  |  | $\begin{array}{\|l\|l} 52- \\ 63 \end{array}$ |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ B y \end{gathered}$tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ \hline \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ \text { F) } \end{gathered}$ | $\begin{gathered} 8 x 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{r} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ |
|  |  |  |  |  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 169 \\ & 0 \end{aligned}$ | 2 | switchable_int erp_probs [1] [0..1] | 0,0 | $\begin{aligned} & 36 \\ & 1 \\ & 25 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 22 \end{aligned}$ | 3 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 169 \\ & 2 \end{aligned}$ | 2 | switchable_int erp_probs <br> [2] [0..1] | 0,0 | $\begin{array}{r} 34 \\ , 3 \end{array}$ | 0 | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | 4 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 169 \\ & 4 \end{aligned}$ | 2 | switchable_int erp_probs <br> [3] [0..1] | 0,0 | $\begin{aligned} & 14 \\ & 9, \\ & 14 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & \hline 16 \\ & 26 \end{aligned}$ | 4 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 169 \\ & 6 \end{aligned}$ | 4 | intra_inter_pr obs [0..3] | $\begin{aligned} & 0,0, \\ & 0,0 \end{aligned}$ | $\begin{aligned} & \hline 9, \\ & 10 \\ & 2, \\ & 18 \\ & 7, \\ & 22 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 28 \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 64- \\ & 71 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 170 \\ & 0 \end{aligned}$ | 5 | ```comp_inter_p robs [0..4]``` | $\begin{aligned} & 0,0, \\ & 0,0,0 \end{aligned}$ | $\begin{aligned} & 23 \\ & 9, \\ & 18 \\ & 3, \\ & 11 \\ & 9, \\ & 96 \\ & 1 \\ & 41 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 32 \end{aligned}$ | $\begin{array}{\|l} 4 \\ 8 \end{array}$ |  | $\begin{aligned} & 72- \\ & 81 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 170 \\ & 5 \end{aligned}$ | 2 | ```single_ref_pro bs [0] [0..1]``` | 0,0 | $\begin{aligned} & 33 \\ & 16 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 37 \end{aligned}$ | 5 3 |  | $\begin{aligned} & 82- \\ & 101 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 170 \\ & 7 \end{aligned}$ | 2 | ```single_ref_pro bs [1] [0..1]``` | 0, 0 | $77$ $74$ | 0 | $\begin{aligned} & 16 \\ & 39 \end{aligned}$ | 5 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 170 \\ & 9 \end{aligned}$ | 2 | ```single_ref_pro bs [2] [0..1]``` | 0,0 | $\begin{aligned} & 14 \\ & 2, \\ & 14 \\ & 2 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 41 \end{aligned}$ | 5 7 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 171 \\ & 1 \end{aligned}$ | 2 | single_ref_pro bs [3] [0..1] | 0,0 | $\begin{aligned} & 17 \\ & 2, \\ & 17 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 43 \end{aligned}$ | 5 |  |  |  |  |  |  |  |  |  |  |
|  | 171 | 2 | single_ref_pro | 0,0 | 23 | 0 | 16 | 6 |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set |  | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At <br> DV_CNT | $\begin{array}{\|c} \text { Stat } \\ \text { e } \\ \text { cou } \\ \text { nter } \\ \text { EBB } \\ \text { Add } \\ \text { ress } \end{array}$ | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c} 4 \mathrm{x} \\ 4 \\ \text { (K } \\ \mathrm{F}) \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered}$ | $\begin{gathered} 8 x 8 \\ (\text { INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{array}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \\ \hline \end{array}$ | $\begin{gathered} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  | 3 |  | bs [4] [0..1] |  | $\begin{array}{\|l} \hline 8, \\ 24 \\ 7 \\ \hline \end{array}$ |  | 45 | 1 |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline 171 \\ & 5 \end{aligned}$ | 5 | ```comp_ref_pro bs [0..4]``` | $\begin{aligned} & \hline 0,0, \\ & 0,0,0 \end{aligned}$ | 50 1 12 6, 12 3, 22 1, 22 6 | 0 | $\begin{aligned} & 16 \\ & 47 \end{aligned}$ | $\begin{array}{\|l\|l} 6 \\ 3 \end{array}$ |  | $\begin{array}{\|l\|} \hline 102- \\ 111 \end{array}$ |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 172 \\ 0 \end{array}$ | 9 | $\begin{aligned} & \text { y_mode_prob } \\ & \text { s } \\ & {[0][0 . .8]} \end{aligned}$ | $\begin{aligned} & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0,0 \end{aligned}$ | $\begin{aligned} & \hline 65 \\ & \prime \\ & 32 \\ & \prime \\ & 18 \\ & \prime \\ & 14 \\ & 4, \\ & 16 \\ & 2, \\ & 19 \\ & 4, \\ & 41 \\ & \prime \\ & 51 \\ & 19 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 52 \end{aligned}$ | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | $\begin{aligned} & 112- \\ & 151 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 172 \\ 9 \end{array}$ | 9 | $\begin{aligned} & \text { y_mode_prob } \\ & \text { s } \\ & {[1][0 . .8]} \end{aligned}$ | $\begin{aligned} & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0,0 \end{aligned}$ | $\begin{aligned} & \hline 13 \\ & 2, \\ & 68 \\ & \prime \\ & 18 \\ & \prime \\ & 16 \\ & 16 \\ & 5, \\ & 21 \\ & 7, \\ & 19 \\ & 6, \\ & 45 \\ & 4 \\ & 40 \end{aligned}$ | 0 | $\begin{array}{\|l\|} 16 \\ 61 \end{array}$ | $\begin{aligned} & 7 \\ & 7 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w Off set | $\begin{gathered} \# \\ \text { By } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | 16 <br> x1 <br> 6 <br> (KF <br> ) | $\begin{array}{\|c\|} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  |  |  | $78$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 173 \\ & 8 \end{aligned}$ | 9 | y_mode_prob s <br> [2] [0..8] | $\begin{aligned} & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0,0 \end{aligned}$ | $\begin{aligned} & 17 \\ & 3, \\ & 80 \\ & 1 \\ & 19 \\ & 19 \\ & 17 \\ & 6, \\ & 24 \\ & 0, \\ & 19 \\ & 3, \\ & 64 \\ & 1 \\ & 35 \\ & 16 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 70 \end{aligned}$ | $\begin{aligned} & 8 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 174 \\ & 7 \end{aligned}$ | 9 | y_mode_prob s <br> [3] [0..8] | $\begin{aligned} & 0,0, \\ & 0,0 \\ & 0,0, \\ & 0,0,0 \end{aligned}$ | $\begin{aligned} & 22 \\ & 1, \\ & 13 \\ & 5, \\ & 38 \\ & \prime \\ & 19 \\ & 4, \\ & 24 \\ & 8, \\ & 12 \\ & 1, \\ & 96 \\ & 1 \\ & 85 \\ & 1 \\ & 29 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 70 \end{aligned}$ | $\begin{aligned} & 9 \\ & 5 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 175 \\ & 6 \end{aligned}$ | 3 | partition_pro bs [0] [0..2] | $\begin{aligned} & 158, \\ & 97,94 \end{aligned}$ | $\begin{aligned} & 19 \\ & 9, \\ & 12 \\ & 2, \\ & 14 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 88 \end{aligned}$ | 1 0 4 |  | $\begin{aligned} & 152- \\ & 215 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | 175 9 | 3 | partition_pro bs [1] [0..2] | $\begin{aligned} & 93, \\ & 24,99 \end{aligned}$ | $\begin{aligned} & 14 \\ & 7, \\ & 63 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 91 \end{aligned}$ | 1 0 7 |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set |  | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  |  |  | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | cou nter EBB <br> Add ress | $\begin{array}{\|c} 4 \mathrm{x} \\ 4 \\ (\mathrm{~K} \\ \mathrm{F}) \end{array}$ | $\begin{array}{\|c\|} \hline 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{array}$ | $\begin{gathered} 8 \mathrm{x} \\ 8 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (K F \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  |  |  |  |  | 1 15 9 |  |  | Capture At DV_CNT |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 176 \\ & 2 \end{aligned}$ | 3 | partition_pro bs [2] [0..2] | $\begin{aligned} & 85, \\ & 119, \\ & 44 \end{aligned}$ | $\begin{array}{\|l\|} \hline 14 \\ 8, \\ 13 \\ 3, \\ 11 \\ 8 \end{array}$ | 0 | $\begin{aligned} & 16 \\ & 94 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 176 \\ & 5 \end{aligned}$ | 3 | partition_pro bs [3] [0..2] | $\begin{array}{\|l\|} \hline 62, \\ 59,67 \end{array}$ | $\begin{aligned} & 12 \\ & 12 \\ & 10 \\ & 4, \\ & 11 \\ & 4 \end{aligned}$ | 0 | $\begin{aligned} & 16 \\ & 97 \end{aligned}$ | $\begin{array}{\|l} 1 \\ 1 \\ 3 \end{array}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|} 176 \\ 8 \end{array}$ | 3 | partition_pro bs [4] [0..2] | $\begin{array}{\|l\|} \hline 149, \\ 53,53 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 17 \\ 4, \\ 73 \\ 1 \\ 87 \end{array}$ | 0 | $\begin{aligned} & 17 \\ & 00 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 177 \\ & 1 \end{aligned}$ | 3 | partition_pro bs [5] [0..2] | $\begin{array}{\|l\|} \hline 94, \\ 20,48 \end{array}$ | $\begin{aligned} & 92 \\ & 12 \\ & 41 \\ & 1 \\ & 83 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 03 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 9 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 177 \\ & 4 \end{aligned}$ | 3 | partition_pro bs [6] [0..2] | $\begin{array}{\|l\|} \hline 83, \\ 53,24 \end{array}$ | $\begin{aligned} & 82 \\ & 1 \\ & 99 \\ & 1 \\ & 50 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 06 \end{aligned}$ | $\begin{array}{\|l} 1 \\ 2 \\ 2 \end{array}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 177 \\ 7 \end{array}$ | 3 | ```partition_pro bs [7] [0..2]``` | $\begin{array}{\|l\|} \hline 52, \\ 18,18 \end{array}$ | $\begin{aligned} & 53 \\ & 1 \\ & 39 \\ & 19 \\ & 39 \end{aligned}$ | 0 | $\begin{array}{\|l\|} \hline 17 \\ 09 \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 2 \\ 5 \end{array}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 178 \\ & 0 \end{aligned}$ | 3 | partition_pro bs [8] [0..2] | $\begin{array}{\|l\|} \hline 150, \\ 40,39 \end{array}$ | $\left\lvert\, \begin{aligned} & 17 \\ & 7 \\ & 58 \\ & 17 \\ & 59 \end{aligned}\right.$ | 0 | $\begin{aligned} & 17 \\ & 12 \end{aligned}$ | 1 2 8 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 178 \\ & 3 \end{aligned}$ | 3 | partition_pro bs [9] [0..2] | $\begin{array}{\|l\|} \hline 78, \\ 12,26 \end{array}$ | $\begin{aligned} & 68 \\ & 1 \\ & 26 \end{aligned}$ | 0 | $\begin{aligned} & \hline 17 \\ & 15 \end{aligned}$ | \|l 1 |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ B y \end{gathered}$tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ \text { (K } \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ (\mathrm{KF} \\ \mathrm{e} \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  |  |  | 63 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 178 \\ & 6 \end{aligned}$ | 3 | partition_pro bs [10] [0..2] | $\begin{aligned} & \hline 67, \\ & 33,11 \end{aligned}$ | $\begin{aligned} & 52 \\ & 1 \\ & 79 \\ & 19 \\ & 25 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | 1 3 4 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 178 \\ & 9 \end{aligned}$ | 3 | partition_pro bs [11] [0..2] | $\begin{aligned} & 24,7 \\ & 5 \end{aligned}$ | $\begin{aligned} & 17 \\ & 17 \\ & 14 \\ & 12 \\ & 12 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 21 \end{aligned}$ | 1 3 7 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 179 \\ & 2 \end{aligned}$ | 3 | partition_pro bs [12] [0..2] | $\begin{aligned} & 174, \\ & 35,49 \end{aligned}$ | $\begin{aligned} & 22 \\ & 2, \\ & 34 \\ & 1 \\ & 30 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 24 \end{aligned}$ | 1 4 0 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 179 \\ & 5 \end{aligned}$ | 3 | partition_pro bs [13] [0..2] | $\begin{aligned} & 68, \\ & 11,27 \end{aligned}$ | $\begin{aligned} & 72 \\ & 12 \\ & 16 \\ & 16 \\ & 44 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 27 \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 179 \\ & 8 \end{aligned}$ | 3 | partition_pro bs [14] [0..2] | $\begin{aligned} & 57, \\ & 15,9 \end{aligned}$ | $\begin{aligned} & 58 \\ & 1 \\ & 32 \\ & 12 \\ & 12 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 30 \end{aligned}$ | 1 4 6 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 180 \\ & 1 \end{aligned}$ | 3 | partition_pro bs [15] [0..2] | $\begin{aligned} & 12,3 \\ & 3 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 7 \\ & 6 \end{aligned}$ | 0 | $\left\lvert\, \begin{aligned} & 17 \\ & 33 \end{aligned}\right.$ | 1 4 9 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 180 \\ & 4 \end{aligned}$ | 3 | mvc_joints [3] | ?,?,? | $?$ $?$ $?$ $?$ | 0 | $\begin{aligned} & 17 \\ & 36 \end{aligned}$ | 1 5 2 | MV COUNTERS | $\begin{aligned} & 216- \\ & 219 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 180 \\ & 7 \end{aligned}$ | 1 | $\begin{aligned} & \text { mv_sign } \\ & {[0]} \end{aligned}$ | 0 | 12 8 | 0 | $\begin{aligned} & 17 \\ & 39 \end{aligned}$ | 1 5 5 |  | $\begin{aligned} & 220- \\ & 221 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 180 \\ & 8 \end{aligned}$ | 10 | $\begin{aligned} & \text { mv_classes } \\ & {[0][0 . .9]} \end{aligned}$ | $\begin{aligned} & 0,0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0,0 \end{aligned}$ | $\begin{aligned} & 22 \\ & 4, \\ & 14 \\ & 4, \\ & 19 \\ & 2, \\ & 16 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 40 \end{aligned}$ | 1 5 6 |  | $\begin{aligned} & 222- \\ & 232 \end{aligned}$ |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w Off set | \# <br> By <br> tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 \mathrm{x} \\ 4 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline 16 \\ \mathrm{x} 1 \\ 6 \\ \mathrm{CKF} \\ \mathrm{C} \end{array}$ | $\begin{array}{\|c} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (K F \\ ) \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  |  |  | $\begin{array}{\|l\|} \hline 8, \\ 19 \\ 2, \\ 17 \\ 6, \\ 19 \\ 19 \\ 2, \\ 19 \\ 8, \\ 19 \\ 8, \\ 24 \\ 24 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 181 \\ & 8 \end{aligned}$ | 1 | $\begin{gathered} \text { mv_class0 } \\ {[0][0 . .0]} \end{gathered}$ | 0 | $\begin{array}{\|l\|} \hline 21 \\ 6 \end{array}$ | 0 | $\begin{array}{\|l} 17 \\ 50 \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ 6 \\ 6 \\ \hline \end{array}$ |  | $\begin{aligned} & 233- \\ & 234 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 181 \\ & 9 \end{aligned}$ | 10 | mv_bits [0] [0..9] | $\begin{array}{ll} 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0 \end{array}$ | 13 <br> 6, <br> 14 <br> 0, <br> 14 <br> 8, <br> 16 <br> 0, <br> 17 <br> 6, <br> 19 <br> 2, <br> 22 <br> 4, <br> 23 <br> 4, <br> 23 <br> 4, <br> 24 <br> 0 | 0 | $\begin{array}{\|l} 17 \\ 51 \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 6 \\ 7 \end{array}$ |  | $\begin{array}{\|l\|} 235- \\ 254 \end{array}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 182 \\ & 9 \end{aligned}$ | 1 | mv_sign <br> [1] | 0 | $\begin{aligned} & \hline 12 \\ & 8 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 61 \end{aligned}$ | 1 <br> 7 <br> 7 |  | $\begin{aligned} & 255- \\ & 256 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 183 \\ & 0 \end{aligned}$ | 10 | mv_classes <br> [1] [0..9] | $\left\lvert\, \begin{array}{ll} 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0 \end{array}\right.$ | $\begin{array}{\|l\|} \hline 21 \\ 6, \\ 12 \\ 8, \\ 17 \\ 6, \end{array}$ | 0 | $\begin{aligned} & 17 \\ & 62 \end{aligned}$ | 1 7 8 |  | $\begin{array}{\|l\|} 257- \\ 267 \end{array}$ |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \# \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \hline \text { F) } \\ \hline \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | 16 <br> x1 <br> 6 <br> (KF <br> ) | $\begin{array}{\|c} \hline 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | 32 <br> x3 <br> 2 <br> (KF <br> ) | $\begin{array}{\|c} 32 \mathrm{x} \\ 32 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ |
|  |  |  |  |  | $\begin{aligned} & 16 \\ & 0, \\ & 17 \\ & 17 \\ & 6, \\ & 17 \\ & 6, \\ & 19 \\ & 2, \\ & 2, \\ & 19 \\ & 8, \\ & 19 \\ & 8, \\ & 20 \\ & 8 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 184 \\ & 0 \end{aligned}$ | 1 | $\begin{gathered} \text { mv_class0 } \\ {[1][0 . .0]} \end{gathered}$ | 0 | 20 8 | 0 | $\begin{aligned} & 17 \\ & 72 \end{aligned}$ | 1 |  | $\begin{aligned} & 268- \\ & 269 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 184 \\ & 1 \end{aligned}$ | 10 | mv_bits <br> [1] [0..9] | $\begin{array}{ll} 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0 \end{array}$ | 13 <br> 6, <br> 14 <br> 14 <br> 0, <br> 14 <br> 8, <br> 16 <br> 0, <br> 17 <br> 6, <br> 19 <br> 2, <br> 22 <br> 4, <br> 23 <br> 4, <br> 23 <br> 4, <br> 24 <br> 0 | 0 | $\begin{aligned} & 17 \\ & 73 \end{aligned}$ | $\begin{aligned} & 1 \\ & 8 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & 270- \\ & 289 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 185 \\ & 1 \end{aligned}$ | 3 | mv_class0_fp [0] [0] [0..2] | 0, 0, 0 | $\begin{aligned} & 12 \\ & 8, \\ & 12 \\ & 8, \\ & 64 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 83 \end{aligned}$ | 1 9 9 |  | $\begin{aligned} & 290- \\ & 297 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 185 \\ & 4 \end{aligned}$ | 3 | mv_class0_fp [0] [1] [0..2] | 0, 0, 0 | 96 11 11 | 0 | $\begin{aligned} & 17 \\ & 86 \end{aligned}$ | 2 0 2 |  |  |  |  |  |  |  |  |  |  |


| Align <br> ment | Ne w Off set | $\begin{array}{\|c\|} \hline \# \\ \text { By } \\ \text { tes } \\ \hline \end{array}$ | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | StatecounterEBBAddress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c} 4 \mathrm{x} \\ 4 \\ (K \\ \mathrm{F} \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 8 \mathrm{x} \\ 8 \\ (\mathrm{~K} \\ \mathrm{F}) \end{gathered}$ | $\begin{array}{\|c} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{array}{\|c} 16 \\ \mathrm{x} 1 \\ 6 \\ \mathrm{CKF} \\ \mathrm{f} \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\text { KF } \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ |
|  |  |  |  |  | $\begin{aligned} & 2, \\ & 64 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 186 \\ & 3 \end{aligned}$ | 3 | mv_fp [0] [0..2] | 0, 0, 0 | $\begin{aligned} & 64 \\ & \prime \\ & 96 \\ & \prime \\ & 64 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 89 \end{aligned}$ | $\begin{aligned} & 2 \\ & 0 \\ & 5 \end{aligned}$ |  | $\left\lvert\, \begin{array}{l\|} 298- \\ 301 \end{array}\right.$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 185 \\ & 7 \end{aligned}$ | 3 | mv_class0_fp <br> [1] [0] [0..2] | 0, 0, 0 | $\begin{aligned} & 12 \\ & 8, \\ & 12 \\ & 8, \\ & 64 \end{aligned}$ | 0 | $\begin{aligned} & \hline 17 \\ & 92 \end{aligned}$ | $\begin{array}{\|l} \hline 2 \\ 0 \\ 8 \end{array}$ |  | $\left\lvert\, \begin{aligned} & 302- \\ & 309 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 186 \\ & 0 \end{aligned}$ | 3 | mv_classO_fp [1] [1] [0..2] | 0, 0, 0 | $\begin{aligned} & 96 \\ & 1 \\ & 11 \\ & 2, \\ & 64 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 95 \end{aligned}$ | $\begin{aligned} & 2 \\ & 1 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 186 \\ & 6 \end{aligned}$ | 3 | mv_fp <br> [1] [0..2] | 0, 0, 0 | $\begin{aligned} & 64 \\ & 1 \\ & 96 \\ & 1 \\ & 64 \end{aligned}$ | 0 | $\begin{aligned} & 17 \\ & 98 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 2 \\ & 1 \\ & 4 \end{aligned}\right.$ |  | $\left\lvert\, \begin{aligned} & 310- \\ & 313 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 186 \\ 9 \end{array}$ | 2 | $\begin{aligned} & \text { mv_class0_hp } \\ & {[0 . .1]} \end{aligned}$ | 0, 0 | $\begin{array}{\|l} \hline 16 \\ 0, \\ 16 \\ 0 \\ \hline \end{array}$ | 0 | $\begin{array}{\|l} 18 \\ 01 \end{array}$ | $\begin{aligned} & 2 \\ & 1 \\ & 7 \end{aligned}$ |  | $\begin{aligned} & 314- \\ & 315 \end{aligned}$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 187 \\ & 1 \end{aligned}$ | 2 | $\begin{aligned} & \text { mv_hp } \\ & {[0 . .1]} \end{aligned}$ | 0, 0 | $\begin{aligned} & 12 \\ & 8, \\ & 12 \\ & 8 \end{aligned}$ | 0 | $\begin{array}{l\|l} 18 \\ 03 \end{array}$ | $\begin{array}{\|l} 2 \\ 1 \\ 1 \\ 9 \end{array}$ |  | $\left\lvert\, \begin{aligned} & 316- \\ & 317 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |
|  | $\left\lvert\, \begin{aligned} & 187 \\ & 3 \end{aligned}\right.$ | 47 | DUMMY | $\begin{array}{ll} \hline 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0 \\ 0, & 0 \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \\ 0, & 0, \end{array}$ | $\begin{aligned} & \hline 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0_{1} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 4 | $\begin{array}{\|l\|} \hline 18 \\ 05 \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ 1 \end{array}$ |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | \# <br> By <br> tes | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV CNT |  | Stat <br> e <br> cou <br> nter <br> EBB <br> Add <br> ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ F \end{array} \right\rvert\,$ | $4 \times 4$ <br> (INT <br> ER) |  | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | 8x8 (INT ER) | $\begin{gathered} 16 \\ \text { x1 } \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{array}{\|c} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ \text { ) } \end{gathered}$ | $\begin{gathered} 32 x \\ 32 \\ (\text { INT } \\ \text { ER) } \\ \hline \end{gathered}$ |
|  |  |  |  | $\begin{aligned} & \hline 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0 \\ & 0,0 \\ & 0,0, \\ & 0,0,0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l\|l} 192 \\ 0 \end{array}$ | 9 | uv_mode_pro bs <br> [0] [0..8] | 144, 11, 54, 157, 195, 130, 46, 58, 108 | $\begin{aligned} & 12 \\ & 0, \\ & 7, \\ & 76 \\ & 1 \\ & 17 \\ & 6, \\ & 20 \\ & 20 \\ & 8, \\ & 12 \\ & 6, \\ & 28 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & 18 \\ & 05 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{array}{\|l} 24 \\ 0 \end{array}$ | MODE COUNTERS (Others) | $\left\lvert\, \begin{aligned} & 318- \\ & 417 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |


| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \text { \# } \\ \text { By } \\ \text { tes } \end{gathered}$ | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} 4 x \\ 4 \\ (K \\ F) \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{array}{\|c} 16 \\ \text { x1 } \\ 6 \\ (\mathrm{KF} \\ ) \end{array}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ (\mathrm{KF} \\ ) \end{gathered}$ | $\begin{array}{\|c} 32 x \\ 32 \\ \text { (INT } \\ \text { ER) } \end{array}$ |
|  |  |  |  |  | $\begin{aligned} & \hline 54 \\ & 10 \\ & 10 \\ & 3 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 192 \\ & 9 \end{aligned}$ | 9 | uv_mode_pro bs [1] [0..8] | $\begin{aligned} & 118, \\ & 15, \\ & 123, \\ & 148, \\ & 131, \\ & 101, \\ & 44, \\ & 93, \\ & 131 \end{aligned}$ | 48 $\prime$ 12 $\prime$ 12 15 4, 15 5, 13 9, 90 1 34 $\prime$ 11 7, 11 9 | 0 | $\begin{aligned} & 18 \\ & 14 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 2 \\ & 3 \\ & 0 \end{aligned}\right.$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 193 \\ & 8 \end{aligned}$ | 9 | uv_mode_pro bs [2] [0..8] | $\begin{aligned} & 113, \\ & 12, \\ & 23, \\ & 188, \\ & 226, \\ & 142, \\ & 26, \\ & 32, \\ & 125 \end{aligned}$ | $67$ <br> 6, <br> 25 <br> 20 <br> 4, <br> 24 <br> 3, <br> 15 <br> 8, <br> 13 <br> 21 <br> 96 | 0 | $\begin{aligned} & 18 \\ & 23 \end{aligned}$ | 2 3 9 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 194 \\ & 7 \end{aligned}$ | 9 | uv_mode_pro bs [3] [0..8] | $\begin{aligned} & 120, \\ & 11, \\ & 50, \\ & 123, \\ & 163, \\ & 135, \\ & 64, \end{aligned}$ | $\begin{aligned} & 97 \\ & \prime \\ & 5 \\ & 44 \\ & \prime \\ & 13 \\ & 1, \end{aligned}$ | 0 | $\begin{aligned} & 18 \\ & 32 \end{aligned}$ | 2 4 8 |  |  |  |  |  |  |  |  |  |  |


| Align ment | Ne w Off set | $\begin{gathered} \# \\ B y \end{gathered}$tes | Description | Keyfr ame defa ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 4 x \\ 4 \\ (K \\ \hline \end{array}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ \text { F) } \end{gathered}$ | $\begin{gathered} 8 \times 8 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 16 \\ \mathrm{x} 1 \\ 6 \\ \text { (KF } \\ \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{gathered}$ | $\begin{gathered} 32 \\ \text { x3 } \\ 2 \\ \text { (KF } \\ \text { ( } \\ \hline \end{gathered}$ | 32x 32 (INT ER) |
|  |  |  |  | $\begin{aligned} & 77 \\ & 103 \end{aligned}$ | $\begin{array}{\|l\|} \hline 17 \\ 6, \\ 13 \\ 9 \\ 48 \\ 13 \\ 68 \\ 1 \\ 97 \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 195 \\ & 6 \end{aligned}$ | 9 | uv_mode_pro bs [4] [0..8] | $\begin{aligned} & 113, \\ & 9,36, \\ & 155, \\ & 111, \\ & 157, \\ & 32, \\ & 44, \\ & 161 \end{aligned}$ | 83 $\prime$ 5, 42 $\prime$ 15 15 6, 11 1, 15 2, 26 $\prime$ 49 $\prime$ 15 | 0 | $\begin{aligned} & 18 \\ & 41 \end{aligned}$ | 2 5 7 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 196 \\ & 5 \end{aligned}$ | 9 | uv_mode_pro bs [5] [0..8] | 116, <br> 9, 55, <br> 176, <br> 76, <br> 96, <br> 37, <br> 61, <br> 149 | $\begin{aligned} & 80 \\ & \prime \\ & 5, \\ & 58 \\ & 1 \\ & 17 \\ & 8, \\ & 74 \\ & 1 \\ & 83 \\ & 1 \\ & 33 \\ & 1 \\ & 62 \\ & 1 \\ & 14 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 18 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & 6 \\ & 6 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | 197 4 | 9 | uv_mode_pro bs | $\begin{aligned} & 115, \\ & 9,28, \end{aligned}$ | ,86 | 0 | $\begin{aligned} & 18 \\ & 59 \end{aligned}$ | 2 7 |  |  |  |  |  |  |  |  |  |  |



| Align ment | Ne <br> w <br> Off <br> set | $\begin{gathered} \text { \# } \\ \text { By } \end{gathered}$ | Description | Keyfr <br> ame <br> defa <br> ults | Inter frame defaults |  |  |  | Capture At DV_CNT | Stat e cou nter EBB Add ress | Coefficient counter EBB Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline 4 x \\ 4 \\ \text { (K } \\ \text { F) } \end{gathered}$ |  | $\begin{gathered} 4 \times 4 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | $\begin{gathered} 8 x \\ 8 \\ (K \\ F) \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 \times 8 \\ \text { (INT } \\ \text { ER) } \\ \hline \end{array}$ | 16 <br> x1 <br> 6 <br> (KF <br> ) | $\begin{gathered} 16 x \\ 16 \\ \text { (INT } \\ \text { ER) } \end{gathered}$ | 32 <br> x3 <br> 2 <br> (KF <br> ) | 32x <br> 32 <br> (INT <br> ER) |
|  |  |  |  |  | $\begin{aligned} & 12 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 200 \\ & 1 \end{aligned}$ | 9 | uv_mode_pro bs [9] [0..8] | 102, 19, 66, 162, 182, 122, 35, 59, 128 | $\begin{aligned} & 10 \\ & 1, \\ & 21 \\ & 1 \\ & 10 \\ & 7, \\ & 18 \\ & 1, \\ & 19 \\ & 2, \\ & 10 \\ & 3, \\ & 19 \\ & 19 \\ & 67 \\ & 12 \\ & 12 \end{aligned}$ | $0$ | $\begin{aligned} & 18 \\ & 86 \end{aligned}$ | $\begin{aligned} & 3 \\ & 0 \\ & 2 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 201 \\ & 0 \end{aligned}$ | 7 | ```lseg_tree_prob ``` | 255, 255, 255, 255, 255, 255, 255 | 25 5, 25 5, 25 5, 25 5, 25 5, 25 5, 25 5 | 0 | $\begin{aligned} & 18 \\ & 95 \end{aligned}$ | 3 1 1 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 201 \\ & 7 \end{aligned}$ | 3 | ```seg_pred_pro bs [0..2]``` | $\begin{aligned} & 255, \\ & 255, \\ & 255 \end{aligned}$ | $\begin{aligned} & 25 \\ & 5, \\ & 25 \\ & 5, \\ & 25 \\ & 5 \end{aligned}$ | 0 | $\begin{aligned} & 19 \\ & 02 \end{aligned}$ | 3 1 8 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 202 \\ & 0 \end{aligned}$ | 28 | DUMMY | $\begin{aligned} & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0, \\ & 0,0, \\ & \hline \end{aligned}$ | $\begin{aligned} & 0, \\ & 0, \\ & 0, \\ & 0, \\ & 0, \\ & \hline \end{aligned}$ | 1 1 5 | $\begin{aligned} & 19 \\ & 05 \end{aligned}$ | $\begin{aligned} & 3 \\ & 2 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |



## Stream-in formats for creating compressed header

The following memory surfaces are input to PAK for Compressed Header coding
i. Prob Diff Surface

In Probability Diff Surface, there are 1805 8-bit Probability Diffs. Each of them corresponding to a Probability Diff in Compressed Header syntax. Although, for a given compressed header, not all the Probability Diff would be coded (depends on update flag), Probability Diff Surface is fully populated with 1805 entries (1805*8 / 512 = 29 cachelines). The 1805 8-bit Probability Diffs are expected to follow Compressed Header syntax order and fully packed.
ii. Compressed Header Syntax Surface

## intel

Each of the Compressed header Coding element (described in (2)) is represented by a 4-bit field. These 4-bit fields follows Compressed Header Syntax. Each of the field has a valid, Bin_probDiff_select, Prob_select, Bin as described in the table below.

|  | Description |
| :--- | :--- |
| Valid | Set to 1 if this is a valid Bin OR ProbabilityDiff field to code; Set to 0 to skip coding this field |
| Bin_ProbDiff_select | Set to 1 if Current field is a Bin (corresponding Prob, Bin are indicated by next 2 bits); Set to 0 if <br> Current field is Probability Diff (probability diff to be coded is located in probability surface - <br> ReMap) |
| Prob_Select | If current field is Bin, set to 1 if prob is $252 ;$ set to 0 if prob is 128 |
| Bin | if current field is Bin, this is Bin value to be encoded |

Compressed Header Syntax Surface is a fixed length surface. For syntax that should not be coded, valid bit should be set to 0 . Total length of Compressed Header syntax Surface has 4033 Coding elements (16132 bits in 32 cachelines):

1805 Prob Diff and Prob Update flag
4 is_coeff_updated flag (per $4 \times 4,8 \times 8,16 \times 16,32 \times 32$ )
5 control fields (MIN (tx_mode, ALLOW_32x32), tx_mode == TX_MODE_SELECT, use_compound_pred, use_hybrid_pred)

## VP9 PAK Quant Lookup Tables

| Qinde <br> x | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 0 | 4 | 4 | 4 | 4 | 4 | 4 | 1 | 1 | 1 | 1 | 1 | 1 | 3276 8 | 3276 8 | 3276 8 | 3276 8 | 3276 8 | 3276 8 |
| 1 | 8 | 8 | 9 | 9 | 12 | 13 | 2 | 2 | 2 | 2 | 2 | 2 | $\begin{array}{r}3276 \\ 8 \\ \hline\end{array}$ | 3276 8 | 2912 7 | 2912 7 | 2184 5 | $\begin{array}{r}2016 \\ 4 \\ \hline\end{array}$ |
| 2 | 8 | 9 | 10 | 11 | 18 | 19 | 2 | 2 | 2 | 2 | 3 | 3 | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ |
| 3 | 9 | 10 | 13 | 13 | 25 | 27 | 2 | 2 | 2 | 2 | 3 | 3 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | 1941 8 |
| 4 | 10 | 11 | 15 | 16 | 33 | 35 | 2 | 2 | 2 | 3 | 4 | 4 | 2621 4 | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | 3276 8 | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ |
| 5 | 11 | 12 | 17 | 18 | 41 | 44 | 2 | 2 | 3 | 3 | 4 | 4 | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ |
| 6 | 12 | 13 | 20 | 21 | 50 | 54 | 2 | 2 | 3 | 3 | 4 | 4 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1941 \\ 8 \end{array}$ |

## intel.

| Qinde x | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | D | A | D | A $C$ | D | A | DC | AC | DC | AC | DC | AC |
| 7 | 12 | 14 | 22 | 24 | 60 | 64 | 2 | 2 | 3 | 3 | 4 | 5 | 2184 5 | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | 2184 <br> 5 | 1747 6 | 3276 <br> 8 |
| 8 | 13 | 15 | 25 | 27 | 70 | 75 | 2 | 2 | 3 | 3 | 5 | 5 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | 2097 1 | 1941 <br> 8 | 2995 9 | $\begin{array}{r}2796 \\ 2 \\ \hline\end{array}$ |
| 9 | 14 | 16 | 28 | 30 | 80 | 87 | 2 | 3 | 3 | 3 | 5 | 5 | $1872$ $4$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | 2621 4 | 2410 <br> 5 |
| 10 | 15 | 17 | 31 | 33 | 91 | 99 | 2 | 3 | 3 | 4 | 5 | 5 | 1747 6 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | 1691 2 | 3177 5 | 2304 <br> 5 | 2118 <br> 3 |
| 11 | 16 | 18 | 34 | 37 | 103 | 112 | 3 | 3 | 4 | 4 | 5 | 5 | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | 3084 0 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2036 \\ 0 \end{array}$ | 1872 <br> 4 |
| 12 | 17 | 19 | 37 | 40 | 115 | 126 | 3 | 3 | 4 | 4 | 5 | 5 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ | 2833 9 | $\begin{array}{r}2621 \\ 4 \\ \hline\end{array}$ | $\begin{array}{r} 1823 \\ 6 \end{array}$ | 1664 <br> 4 |
| 13 | 18 | 20 | 40 | 44 | 127 | 139 | 3 | 3 | 4 | 4 | 5 | 6 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 1651 \\ 3 \end{array}$ | $\begin{array}{r} 3017 \\ 4 \end{array}$ |
| 14 | 19 | 21 | 43 | 48 | 140 | 154 | 3 | 3 | 4 | 4 | 6 | 6 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2723 \\ 5 \end{array}$ |
| 15 | 19 | 22 | 47 | 51 | 153 | 168 | 3 | 3 | 4 | 4 | 6 | 6 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2231 \\ 0 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2741 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 2496 \\ 6 \\ \hline \end{array}$ |
| 16 | 20 | 23 | 50 | 55 | 166 | 183 | 3 | 3 | 4 | 4 | 6 | 6 | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 2291 \\ 9 \end{array}$ |
| 17 | 21 | 24 | 53 | 59 | 180 | 199 | 3 | 3 | 4 | 4 | 6 | 6 | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2330 \\ 1 \end{array}$ | $\begin{array}{r} 2107 \\ 6 \end{array}$ |
| 18 | 22 | 25 | 57 | 63 | 194 | 214 | 3 | 3 | 4 | 4 | 6 | 6 | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $1664$ $4$ | $\begin{array}{r} 2162 \\ 0 \end{array}$ | $\begin{array}{r} 1959 \\ 9 \end{array}$ |
| 19 | 23 | 26 | 60 | 67 | 208 | 230 | 3 | 3 | 4 | 5 | 6 | 6 | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | 1747 6 | $\begin{array}{r} 3130 \\ 0 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | 1823 <br> 6 |
| 20 | 24 | 27 | 64 | 71 | 222 | 247 | 3 | 3 | 5 | 5 | 6 | 6 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 1889 \\ 3 \end{array}$ | $\begin{array}{r}1698 \\ 0 \\ \hline\end{array}$ |
| 21 | 25 | 28 | 68 | 75 | 237 | 263 | 3 | 3 | 5 | 5 | 6 | 7 | $\begin{array}{r} 2097 \\ \hline \end{array}$ | $\begin{array}{r} 1872 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 3084 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2796 \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 1769 \\ 7 \\ \hline \end{array}$ | $\begin{array}{r} 3189 \\ 5 \\ \hline \end{array}$ |
| 22 | 26 | 29 | 71 | 79 | 251 | 280 | 3 | 3 | 5 | 5 | 6 | 7 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 2654 \\ 6 \end{array}$ | $\begin{array}{r} 1671 \\ 0 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ |
| 23 | 26 | 30 | 75 | 83 | 266 | 297 | 3 | 3 | 5 | 5 | 7 | 7 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 3153 \\ 6 \end{array}$ | $\begin{array}{r} 2824 \\ 4 \end{array}$ |
| 24 | 27 | 31 | 78 | 88 | 281 | 314 | 3 | 3 | 5 | 5 | 7 | 7 | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2985 \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 2671 \\ 5 \\ \hline \end{array}$ |
| 25 | 28 | 32 | 82 | 92 | 296 | 331 | 3 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2534 \\ 3 \end{array}$ |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A | D | A $C$ | DC | AC | DC | AC | DC | AC |
| 26 | 29 | 33 | 86 | 96 | 312 | 349 | 3 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2403 \\ 6 \end{array}$ |
| 27 | 30 | 34 | 90 | 100 | 327 | 366 | 3 | 4 | 5 | 5 | 7 | 7 | 1747 6 | 3084 0 | 2330 1 | 2097 1 | 2565 3 | 2291 9 |
| 28 | 31 | 35 | 93 | 105 | 343 | 384 | 3 | 4 | 5 | 5 | 7 | 7 | 1691 2 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2255 \\ 0 \end{array}$ | $\begin{array}{r} 1997 \\ 2 \end{array}$ | $\begin{array}{r} 2445 \\ 6 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ |
| 29 | 32 | 36 | 97 | 109 | 358 | 402 | 4 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2162 \\ 0 \end{array}$ | $\begin{array}{r} 1923 \\ 9 \end{array}$ | $\begin{array}{r} 2343 \\ 1 \end{array}$ | $\begin{array}{r} 2086 \\ 7 \end{array}$ |
| 30 | 32 | 37 | 101 | 114 | 374 | 420 | 4 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2076 \\ 3 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 2242 \\ 9 \end{array}$ | $\begin{array}{r} 1997 \\ 2 \end{array}$ |
| 31 | 33 | 38 | 105 | 118 | 390 | 438 | 4 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 1997 \\ 2 \end{array}$ | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2150 \\ 9 \end{array}$ | $\begin{array}{r} 1915 \\ 2 \end{array}$ |
| 32 | 34 | 39 | 109 | 122 | 405 | 456 | 4 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 1923 \\ 9 \end{array}$ | $\begin{array}{r} 1718 \\ 9 \end{array}$ | 2071 2 | $\begin{array}{r} 1839 \\ 6 \end{array}$ |
| 33 | 35 | 40 | 113 | 127 | 421 | 475 | 4 | 4 | 5 | 5 | 7 | 7 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | 2621 4 | $\begin{array}{r} 1855 \\ 8 \end{array}$ | $\begin{array}{r} 1651 \\ 3 \end{array}$ | 1992 5 | $\begin{array}{r} 1766 \\ 0 \end{array}$ |
| 34 | 36 | 41 | 116 | 131 | 437 | 493 | 4 | 4 | 5 | 6 | 7 | 7 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | 2557 | $\begin{array}{r} 1807 \\ 8 \end{array}$ | 3201 7 | 1919 | 1701 <br> 5 |
| 35 | 37 | 42 | 120 | 136 | 453 | 511 | 4 | 4 | 5 | 6 | 7 | 7 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 3084 \\ 0 \end{array}$ | 1851 7 | 1641 6 |
| 36 | 38 | 43 | 124 | 140 | 469 | 530 | 4 | 4 | 5 | 6 | 7 | 8 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | 1788 6 | 3165 <br> 5 |
| 37 | 38 | 44 | 128 | 145 | 484 | 548 | 4 | 4 | 6 | 6 | 7 | 8 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \\ \hline \end{array}$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2892 \\ 6 \end{array}$ | $\begin{array}{r} 1733 \\ 1 \end{array}$ | $\begin{array}{r} 3061 \\ 5 \end{array}$ |
| 38 | 39 | 45 | 132 | 149 | 500 | 567 | 4 | 4 | 6 | 6 | 7 | 8 | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2330 \\ 1 \end{array}$ | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2814 \\ 9 \end{array}$ | $\begin{array}{r} 1677 \\ 7 \end{array}$ | $\begin{array}{r} 2958 \\ 9 \end{array}$ |
| 39 | 40 | 46 | 136 | 154 | 516 | 586 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2723 \\ 5 \end{array}$ | $\begin{array}{r} 3251 \\ 3 \end{array}$ | $\begin{array}{r} 2863 \\ 0 \end{array}$ |
| 40 | 41 | 47 | 140 | 158 | 532 | 604 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 2231 \\ 0 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2654 \\ 6 \end{array}$ | $\begin{array}{r} 3153 \\ 6 \end{array}$ | $\begin{array}{r} 2777 \\ 6 \end{array}$ |
| 41 | 42 | 48 | 143 | 163 | 548 | 623 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2933 \\ 0 \end{array}$ | $\begin{array}{r} 2573 \\ 1 \end{array}$ | $\begin{array}{r} 3061 \\ 5 \end{array}$ | $\begin{array}{r} 2692 \\ 9 \end{array}$ |
| 42 | 43 | 49 | 147 | 168 | 564 | 642 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2139 \\ 9 \end{array}$ | $\begin{array}{r} 2853 \\ 2 \end{array}$ | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 2974 \\ 6 \end{array}$ | $\begin{array}{r} 2613 \\ 2 \end{array}$ |
| 43 | 43 | 50 | 151 | 172 | 580 | 660 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 2777 \\ 6 \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2892 \\ 6 \end{array}$ | $\begin{array}{r} 2542 \\ 0 \end{array}$ |
| 44 | 44 | 51 | 155 | 177 | 596 | 679 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 2706 \\ 0 \end{array}$ | $\begin{array}{r} 2369 \\ 6 \end{array}$ | 2814 9 | 2470 8 |

## intel.

| Qinde x | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A $C$ | D | A | DC | AC | DC | AC | DC | AC |
| 45 | 45 | 52 | 159 | 181 | 611 | 698 | 4 | 4 | 6 | 6 | 8 | 8 | 2330 1 | 2016 4 | 2637 <br> 9 | 2317 | 2745 8 | 2403 6 |
| 46 | 46 | 53 | 163 | 186 | 627 | 716 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 2573 \\ 1 \end{array}$ | $\begin{array}{r} 2255 \\ 0 \end{array}$ | $\begin{array}{r} 2675 \\ 7 \end{array}$ | $\begin{array}{r} 2343 \\ 1 \end{array}$ |
| 47 | 47 | 54 | 166 | 190 | 643 | 735 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2231 \\ 0 \end{array}$ | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 2207 \\ 5 \end{array}$ | $\begin{array}{r} 2609 \\ 2 \end{array}$ | 2282 6 |
| 48 | 48 | 55 | 170 | 195 | 659 | 753 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 2150 \\ 9 \end{array}$ | $\begin{array}{r} 2545 \\ 8 \end{array}$ | 2228 0 |
| 49 | 48 | 56 | 174 | 199 | 674 | 772 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r}2410 \\ 5 \\ \hline\end{array}$ | $\begin{array}{r} 2107 \\ 6 \end{array}$ | $\begin{array}{r}2489 \\ 2 \\ \hline\end{array}$ | $\begin{array}{r}2173 \\ 2 \\ \hline\end{array}$ |
| 50 | 49 | 57 | 178 | 204 | 690 | 791 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2139 \\ 9 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ | 2356 3 | $\begin{array}{r} 2056 \\ 0 \end{array}$ | 2431 4 | $\begin{array}{r}2121 \\ 0 \\ \hline\end{array}$ |
| 51 | 50 | 58 | 182 | 208 | 706 | 809 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 2304 \\ 5 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2376 \\ 3 \end{array}$ | $\begin{array}{r} 2073 \\ 8 \end{array}$ |
| 52 | 51 | 59 | 185 | 213 | 721 | 828 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2267 \\ 1 \end{array}$ | $\begin{array}{r} 1969 \\ 1 \end{array}$ | $\begin{array}{r} 2326 \\ 9 \end{array}$ | $\begin{array}{r} 2026 \\ 2 \end{array}$ |
| 53 | 52 | 60 | 189 | 217 | 737 | 846 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2219 \\ 2 \end{array}$ | $\begin{array}{r} 1932 \\ 8 \end{array}$ | $\begin{array}{r} 2276 \\ 4 \end{array}$ | $\begin{array}{r} 1983 \\ 1 \end{array}$ |
| 54 | 53 | 61 | 193 | 222 | 752 | 865 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1978 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 1718 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 2173 \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 1889 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 2231 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 1939 \\ 5 \\ \hline \end{array}$ |
| 55 | 53 | 62 | 197 | 226 | 768 | 884 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2129 \\ 0 \end{array}$ | $\begin{array}{r} 1855 \\ 8 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1897 \\ 8 \end{array}$ |
| 56 | 54 | 63 | 200 | 231 | 783 | 902 | 4 | 4 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 1664 \\ 4 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1815 \\ 7 \end{array}$ | $\begin{array}{r} 2142 \\ 6 \end{array}$ | $\begin{array}{r}1860 \\ 0 \\ \hline\end{array}$ |
| 57 | 55 | 64 | 204 | 235 | 798 | 920 | 4 | 5 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 1784 \\ 8 \end{array}$ | $\begin{array}{r} 2102 \\ 4 \end{array}$ | $\begin{array}{r} 1823 \\ 6 \end{array}$ |
| 58 | 56 | 65 | 208 | 240 | 814 | 939 | 4 | 5 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 3226 \\ 3 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2061 \\ 0 \end{array}$ | 1786 <br> 7 <br> 1753 |
| 59 | 57 | 66 | 212 | 244 | 829 | 957 | 4 | 5 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 1718 \\ 9 \end{array}$ | $\begin{array}{r} 2023 \\ 7 \end{array}$ | $\begin{array}{r} 1753 \\ 1 \end{array}$ |
| 60 | 57 | 67 | 215 | 249 | 844 | 976 | 4 | 5 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 3130 \\ 0 \end{array}$ | $\begin{array}{r} 1950 \\ 8 \end{array}$ | $1684$ $4$ | $\begin{array}{r} 1987 \\ 8 \end{array}$ | $\begin{array}{r}1718 \\ 9 \\ \hline\end{array}$ |
| 61 | 58 | 68 | 219 | 253 | 859 | 994 | 4 | 5 | 6 | 6 | 8 | 8 | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 1915 \\ 2 \end{array}$ | $\begin{array}{r} 1657 \\ 8 \end{array}$ | $\begin{array}{r} 1953 \\ 1 \end{array}$ | $\begin{array}{r} 1687 \\ 8 \end{array}$ |
| 62 | 59 | 69 | 223 | 258 | 874 | 1012 | 4 | 5 | 6 | 7 | 8 | 8 | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $\begin{array}{r} 1880 \\ 8 \end{array}$ | $\begin{array}{r} 3251 \\ 3 \end{array}$ | $\begin{array}{r} 1919 \\ 5 \end{array}$ | $\begin{array}{r} 1657 \\ 8 \end{array}$ |
| 63 | 60 | 70 | 226 | 262 | 889 | 1030 | 4 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 1855 \\ 8 \end{array}$ | $\begin{array}{r} 3201 \\ 7 \end{array}$ | $\begin{array}{r} 1887 \\ 2 \end{array}$ | $\begin{array}{r} 3257 \\ 7 \end{array}$ |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \end{aligned}$ | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 64 | 61 | 71 | 230 | 267 | 904 | 1049 | 4 | 5 | 6 | 7 | 8 | 9 | 1718 9 | 2953 <br> 7 |  <br> 623 | 3141 8 | 1855 8 | 3198 <br> 7 |
| 65 | 62 | 72 | 233 | 271 | 919 | 1067 | 4 | 5 | 6 | 7 | 8 | 9 | 1691 2 | 2912 7 | 1800 1 | 3095 4 | 1825 5 | 3144 <br> 7 |
| 66 | 62 | 73 | 237 | 275 | 934 | 1085 | 4 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 1769 \\ 7 \end{array}$ | $\begin{array}{r} 3050 \\ 4 \end{array}$ | $\begin{array}{r} 1796 \\ 2 \end{array}$ | $\begin{array}{r} 3092 \\ 5 \end{array}$ |
| 67 | 63 | 74 | 241 | 280 | 949 | 1103 | 4 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 1664 \\ 4 \end{array}$ | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 1740 \\ 3 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 1767 \\ 8 \end{array}$ | $\begin{array}{r} 3042 \\ 1 \end{array}$ |
| 68 | 64 | 75 | 244 | 284 | 964 | 1121 | 5 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 1718 \\ 9 \end{array}$ | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 1740 \\ 3 \end{array}$ | $\begin{array}{r} 2993 \\ 2 \end{array}$ |
| 69 | 65 | 76 | 248 | 289 | 978 | 1139 | 5 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 3226 \\ 3 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2902 \\ 6 \end{array}$ | $\begin{array}{r} 1715 \\ 4 \end{array}$ | $\begin{array}{r} 2945 \\ 9 \end{array}$ |
| 70 | 66 | 77 | 251 | 293 | 993 | 1157 | 5 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2723 \\ 5 \end{array}$ | $\begin{array}{r} 1671 \\ 0 \end{array}$ | $\begin{array}{r} 2863 \\ 0 \end{array}$ | $\begin{array}{r} 1689 \\ 5 \end{array}$ | $\begin{array}{r} 2900 \\ 1 \end{array}$ |
| 71 | 66 | 78 | 255 | 297 | 1008 | 1175 | 5 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 1644 \\ 8 \end{array}$ | $\begin{array}{r} 2824 \\ 4 \end{array}$ | $\begin{array}{r} 1664 \\ 4 \end{array}$ | $\begin{array}{r} 2855 \\ 6 \end{array}$ |
| 72 | 67 | 79 | 259 | 302 | 1022 | 1193 | 5 | 5 | 7 | 7 | 8 | 9 | $\begin{array}{r} 3130 \\ 0 \end{array}$ | $\begin{array}{r} 2654 \\ 6 \end{array}$ | $\begin{array}{r} 3238 \\ 8 \end{array}$ | $\begin{array}{r} 2777 \\ 6 \end{array}$ | 1641 6 | $\begin{array}{r}2812 \\ 6 \\ \hline\end{array}$ |
| 73 | 68 | 80 | 262 | 306 | 1037 | 1211 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 3201 \\ 7 \end{array}$ | $\begin{array}{r} 2741 \\ 3 \end{array}$ | 3235 7 | 2770 <br> 8 |
| 74 | 69 | 81 | 266 | 311 | 1051 | 1229 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $\begin{array}{r} 2589 \\ 0 \end{array}$ | $\begin{array}{r} 3153 \\ 6 \end{array}$ | $\begin{array}{r} 2697 \\ 3 \end{array}$ | $\begin{array}{r} 3192 \\ 6 \end{array}$ | $\begin{array}{r}2730 \\ 2 \\ \hline\end{array}$ |
| 75 | 70 | 82 | 269 | 315 | 1065 | 1246 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r}3118 \\ 4 \\ \hline\end{array}$ | $\begin{array}{r} 2663 \\ 0 \end{array}$ | 3150 6 | $\begin{array}{r} 2692 \\ 9 \end{array}$ |
| 76 | 70 | 83 | 273 | 319 | 1080 | 1264 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 3072 \\ 7 \end{array}$ | $\begin{array}{r} 2629 \\ 6 \end{array}$ | $\begin{array}{r} 3106 \\ 8 \end{array}$ | $\begin{array}{r} 2654 \\ 6 \end{array}$ |
| 77 | 71 | 84 | 276 | 324 | 1094 | 1282 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 2496 \\ 6 \end{array}$ | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $\begin{array}{r} 2589 \\ 0 \end{array}$ | $\begin{array}{r} 3067 \\ 1 \end{array}$ | $\begin{array}{r} 2617 \\ 3 \end{array}$ |
| 78 | 72 | 85 | 280 | 328 | 1108 | 1299 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 3028 \\ 3 \end{array}$ | $\begin{array}{r} 2583 \\ 0 \end{array}$ |
| 79 | 73 | 86 | 283 | 332 | 1122 | 1317 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 2964 \\ 1 \end{array}$ | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 2990 \\ 5 \end{array}$ | $\begin{array}{r} 2547 \\ 7 \end{array}$ |
| 80 | 74 | 87 | 287 | 337 | 1136 | 1335 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2410 \\ 5 \end{array}$ | $\begin{array}{r} 2922 \\ 8 \end{array}$ | $\begin{array}{r} 2489 \\ 2 \end{array}$ | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 2513 \\ 4 \end{array}$ |
| 81 | 74 | 88 | 290 | 341 | 1151 | 1352 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 2892 \\ 6 \end{array}$ | $\begin{array}{r} 2460 \\ 0 \end{array}$ | $\begin{array}{r} 2915 \\ 2 \end{array}$ | $\begin{array}{r} 2481 \\ 8 \\ \hline \end{array}$ |
| 82 | 75 | 89 | 293 | 345 | 1165 | 1370 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 2356 \\ 3 \end{array}$ | $\begin{array}{r} 2863 \\ 0 \end{array}$ | $\begin{array}{r} 2431 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 2880 \\ 2 \end{array}$ | $\begin{array}{r} 2449 \\ 2 \end{array}$ |

## intel.

| Qinde $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | D | A | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 83 | 76 | 90 | 297 | 349 | 1179 | 1387 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2330 \\ 1 \end{array}$ | $\begin{array}{r} 2824 \\ 4 \end{array}$ | $\begin{array}{r} 2403 \\ 6 \end{array}$ | $\begin{array}{r} 2846 \\ 0 \end{array}$ | $\begin{array}{r} 2419 \\ 2 \end{array}$ |
| 84 | 77 | 91 | 300 | 354 | 1192 | 1405 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2723 \\ 5 \end{array}$ | $\begin{array}{r} 2304 \\ 5 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 2369 \\ 6 \end{array}$ | $\begin{array}{r} 2814 \\ 9 \end{array}$ | 2388 2 |
| 85 | 78 | 92 | 304 | 358 | 1206 | 1422 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2343 \\ 1 \end{array}$ | $\begin{array}{r} 2782 \\ 2 \end{array}$ | $\begin{array}{r} 2359 \\ 6 \end{array}$ |
| 86 | 78 | 93 | 307 | 362 | 1220 | 1440 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2255 \\ 0 \end{array}$ | $\begin{array}{r} 2732 \\ 4 \end{array}$ | $\begin{array}{r} 2317 \\ 2 \end{array}$ | $\begin{array}{r} 2750 \\ 3 \end{array}$ | $\begin{array}{r} 2330 \\ 1 \end{array}$ |
| 87 | 79 | 94 | 310 | 367 | 1234 | 1457 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2654 \\ 6 \end{array}$ | $\begin{array}{r} 2231 \\ 0 \end{array}$ | $\begin{array}{r} 2706 \\ 0 \end{array}$ | $\begin{array}{r} 2285 \\ 7 \end{array}$ | $\begin{array}{r} 2719 \\ 1 \end{array}$ | $\begin{array}{r} 2302 \\ 9 \end{array}$ |
| 88 | 80 | 95 | 314 | 371 | 1248 | 1474 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2207 \\ 5 \end{array}$ | 2671 <br> 5 | 2261 <br> 0 | 2688 6 | 2276 <br> 4 |
| 89 | 81 | 96 | 317 | 375 | 1261 | 1491 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2589 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2646 \\ 2 \end{array}$ | $\begin{array}{r} 2236 \\ 9 \end{array}$ | $\begin{array}{r} 2660 \\ 9 \end{array}$ | $\begin{array}{r}2250 \\ 4 \\ \hline\end{array}$ |
| 90 | 81 | 97 | 321 | 379 | 1275 | 1509 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2589 \\ 0 \end{array}$ | $\begin{array}{r} 2162 \\ 0 \end{array}$ | $\begin{array}{r}2613 \\ 2 \\ \hline\end{array}$ | $\begin{array}{r} 2213 \\ 3 \end{array}$ | $\begin{array}{r} 2631 \\ 7 \end{array}$ | $\begin{array}{r} 2223 \\ 6 \end{array}$ |
| 91 | 82 | 98 | 324 | 384 | 1288 | 1526 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 2139 \\ 9 \end{array}$ | $\begin{array}{r} 2589 \\ 0 \end{array}$ | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 2198 \\ 8 \end{array}$ |
| 92 | 83 | 99 | 327 | 388 | 1302 | 1543 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 2118 \\ 3 \end{array}$ | $\begin{array}{r} 2565 \\ 3 \end{array}$ | $\begin{array}{r} 2162 \\ 0 \end{array}$ | $\begin{array}{r} 2577 \\ 1 \end{array}$ | $\begin{array}{r} 2174 \\ 6 \end{array}$ |
| 93 | 84 | 100 | 331 | 392 | 1315 | 1560 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2496 \\ 6 \\ \hline \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 2534 \\ 3 \end{array}$ | $\begin{array}{r} 2139 \\ 9 \end{array}$ | $\begin{array}{r} 2551 \\ 6 \end{array}$ | $\begin{array}{r} 2150 \\ 9 \end{array}$ |
| 94 | 85 | 101 | 334 | 396 | 1329 | 1577 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 2076 \\ 3 \end{array}$ | $\begin{array}{r} 2511 \\ 5 \end{array}$ | $\begin{array}{r} 2118 \\ 3 \end{array}$ | $\begin{array}{r} 2524 \\ 7 \end{array}$ | $\begin{array}{r} 2127 \\ 7 \end{array}$ |
| 95 | 85 | 102 | 337 | 401 | 1342 | 1595 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 2489 \\ 2 \end{array}$ | $\begin{array}{r} 2091 \\ 9 \end{array}$ | $\begin{array}{r} 2500 \\ 3 \end{array}$ | $\begin{array}{r} 2103 \\ 7 \end{array}$ |
| 96 | 87 | 104 | 343 | 409 | 1368 | 1627 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2410 \\ 5 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2445 \\ 6 \end{array}$ | $\begin{array}{r} 2051 \\ 0 \end{array}$ | $\begin{array}{r} 2452 \\ 8 \end{array}$ | $\begin{array}{r} 2062 \\ 3 \end{array}$ |
| 97 | 88 | 106 | 350 | 417 | 1393 | 1660 | 5 | 5 | 7 | 7 | 9 | 9 | $2383$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 2396 \\ 7 \end{array}$ | $\begin{array}{r} 2011 \\ 6 \end{array}$ | $2408$ $7$ | $\begin{array}{r}2021 \\ 3 \\ \hline 1981\end{array}$ |
| 98 | 90 | 108 | 356 | 425 | 1419 | 1693 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2330 \\ 1 \end{array}$ | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 2356 \\ 3 \end{array}$ | $\begin{array}{r} 1973 \\ 7 \end{array}$ | 2364 6 | 1981 <br> 9 |
| 99 | 92 | 110 | 362 | 433 | 1444 | 1725 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 2317 \\ 2 \end{array}$ | $\begin{array}{r} 1937 \\ 3 \end{array}$ | $\begin{array}{r} 2323 \\ 7 \end{array}$ | 1945 <br> 1 |
| 100 | 93 | 112 | 369 | 441 | 1469 | 1758 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2255 \\ 0 \end{array}$ | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 2273 \\ 3 \end{array}$ | $\begin{array}{r} 1902 \\ 1 \end{array}$ | $\begin{array}{r} 2284 \\ 1 \end{array}$ | 1908 <br> 6 |
| 101 | 95 | 114 | 375 | 449 | 1494 | 1791 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2207 \\ 5 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 2236 \\ 9 \end{array}$ | $\begin{array}{r} 1868 \\ 2 \end{array}$ | 2245 9 | $\begin{array}{r}1873 \\ 5 \\ \hline\end{array}$ |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A C | D | A | D | A C | DC | AC | DC | AC | DC | AC |
| 102 | 96 | 116 | 381 | 458 | 1519 | 1824 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 2201 \\ 7 \end{array}$ | $\begin{array}{r} 1831 \\ 5 \end{array}$ | $\begin{array}{r} 2208 \\ 9 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ |
| 103 | 98 | 118 | 387 | 466 | 1544 | 1856 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2139 \\ 9 \end{array}$ | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2167 \\ 5 \end{array}$ | $\begin{array}{r} 1800 \\ 1 \end{array}$ | $\begin{array}{r} 2173 \\ 2 \end{array}$ | $\begin{array}{r} 1807 \\ 8 \end{array}$ |
| 104 | 99 | 120 | 394 | 474 | 1569 | 1889 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2118 \\ 3 \end{array}$ | 1747 <br> 6 | 2129 <br> 0 | $\begin{array}{r} 1769 \\ 7 \end{array}$ | $\begin{array}{r} 2138 \\ 5 \end{array}$ | $\begin{array}{r} 1776 \\ 3 \end{array}$ |
| 105 | 101 | 122 | 400 | 482 | 1594 | 1922 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2076 \\ 3 \end{array}$ | $\begin{array}{r} 1718 \\ 9 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 1740 \\ 3 \end{array}$ | $\begin{array}{r} 2105 \\ 0 \end{array}$ | $\begin{array}{r} 1745 \\ 8 \end{array}$ |
| 106 | 102 | 124 | 406 | 490 | 1618 | 1954 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 1691 \\ 2 \end{array}$ | $\begin{array}{r} 2066 \\ 1 \end{array}$ | $\begin{array}{r} 1711 \\ 9 \end{array}$ | $\begin{array}{r} 2073 \\ 8 \end{array}$ | $\begin{array}{r} 1717 \\ 2 \end{array}$ |
| 107 | 104 | 126 | 412 | 498 | 1643 | 1987 | 5 | 5 | 7 | 7 | 9 | 9 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1664 \\ 4 \end{array}$ | 2036 <br> 0 | $\begin{array}{r} 1684 \\ 4 \end{array}$ | $\begin{array}{r} 2042 \\ 2 \end{array}$ | $\begin{array}{r} 1688 \\ 6 \end{array}$ |
| 108 | 105 | 128 | 418 | 506 | 1668 | 2020 | 5 | 6 | 7 | 7 | 9 | 9 | $\begin{array}{r} 1997 \\ 2 \end{array}$ | $\begin{array}{r} 3276 \\ 8 \end{array}$ | $\begin{array}{r} 2006 \\ 8 \end{array}$ | $\begin{array}{r} 1657 \\ 8 \end{array}$ | $\begin{array}{r} 2011 \\ 6 \end{array}$ | 1661 <br> 1 |
| 109 | 107 | 130 | 424 | 514 | 1692 | 2052 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1959 \\ 9 \end{array}$ | $\begin{array}{r} 3226 \\ 3 \end{array}$ | 1978 <br> 4 | 3264 0 | $\begin{array}{r} 1983 \\ 1 \end{array}$ | $\begin{array}{r}3270 \\ 4 \\ \hline\end{array}$ |
| 110 | 108 | 132 | 430 | 523 | 1717 | 2085 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 3177 \\ 5 \end{array}$ | $\begin{array}{r} 1950 \\ 8 \end{array}$ | $\begin{array}{r} 3207 \\ 8 \end{array}$ | $\begin{array}{r} 1954 \\ 2 \end{array}$ | 3218 <br> 6 |
| 111 | 110 | 134 | 436 | 531 | 1741 | 2118 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 3130 \\ 0 \end{array}$ | $\begin{array}{r} 1923 \\ 9 \end{array}$ | $\begin{array}{r} 3159 \\ 5 \end{array}$ | $\begin{array}{r} 1927 \\ 3 \end{array}$ | $\begin{array}{r}3168 \\ 5 \\ \hline 3121\end{array}$ |
| 112 | 111 | 136 | 442 | 539 | 1765 | 2150 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1889 \\ 3 \end{array}$ | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r}1897 \\ 8 \\ \hline\end{array}$ | $\begin{array}{r} 3112 \\ 6 \end{array}$ | $\begin{array}{r} 1901 \\ 1 \end{array}$ | 3121 <br> 3 |
| 113 | 113 | 138 | 448 | 547 | 1789 | 2183 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1855 \\ 8 \end{array}$ | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $1872$ $4$ | $3067$ $1$ | $\begin{array}{r} 1875 \\ 5 \end{array}$ | $3074$ $1$ |
| 114 | 114 | 140 | 454 | 555 | 1814 | 2216 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 1847 \\ 7 \end{array}$ | $\begin{array}{r} 3022 \\ 9 \end{array}$ | $\begin{array}{r} 1849 \\ 7 \end{array}$ | $\begin{array}{r} 3028 \\ 3 \end{array}$ |
| 115 | 116 | 142 | 460 | 563 | 1838 | 2248 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1807 \\ 8 \end{array}$ | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 1823 \\ 6 \end{array}$ | $\begin{array}{r} 2979 \\ 9 \end{array}$ | $\begin{array}{r} 1825 \\ 5 \end{array}$ | $\begin{array}{r} 2985 \\ 2 \end{array}$ |
| 116 | 117 | 144 | 466 | 571 | 1862 | 2281 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1792 \\ 4 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 1800 \\ 1 \end{array}$ | $\begin{array}{r} 2938 \\ 2 \end{array}$ | $\begin{array}{r} 1802 \\ 0 \end{array}$ | $\begin{array}{r} 2942 \\ 0 \end{array}$ |
| 117 | 118 | 146 | 472 | 579 | 1885 | 2313 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 1777 \\ 2 \end{array}$ | $\begin{array}{r} 2897 \\ 6 \end{array}$ | $\begin{array}{r} 1780 \\ 0 \end{array}$ | $\begin{array}{r}2901 \\ 3 \\ \hline\end{array}$ |
| 118 | 120 | 148 | 478 | 588 | 1909 | 2346 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 1754 \\ 9 \end{array}$ | $\begin{array}{r} 2853 \\ 2 \end{array}$ | $\begin{array}{r} 1757 \\ 6 \end{array}$ | $\begin{array}{r} 2860 \\ 5 \end{array}$ |
| 119 | 121 | 150 | 484 | 596 | 1933 | 2378 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1733 \\ 1 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 1733 \\ 1 \end{array}$ | $\begin{array}{r} 2814 \\ 9 \end{array}$ | $\begin{array}{r} 1735 \\ 8 \end{array}$ | $\begin{array}{r} 2822 \\ 0 \end{array}$ |
| 120 | 123 | 152 | 490 | 604 | 1957 | 2411 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1705 \\ 0 \end{array}$ | $\begin{array}{r} 2759 \\ 4 \end{array}$ | 1711 9 | 2777 6 | $\begin{array}{r}1714 \\ 5 \\ \hline\end{array}$ | $\begin{array}{r}2783 \\ 4 \\ \hline\end{array}$ |

## intel.

| Qinde $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | D | A | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 121 | 125 | 155 | 499 | 616 | 1992 | 2459 | 5 | 6 | 7 | 8 | 9 | 10 | $\begin{array}{r} 1677 \\ 7 \end{array}$ | $\begin{array}{r} 2706 \\ 0 \end{array}$ | $\begin{array}{r} 1681 \\ 0 \end{array}$ | $\begin{array}{r} 2723 \\ 5 \end{array}$ | $\begin{array}{r} 1684 \\ 4 \end{array}$ | $\begin{array}{r} 2729 \\ 1 \end{array}$ |
| 122 | 127 | 158 | 507 | 628 | 2027 | 2508 | 5 | 6 | 7 | 8 | 9 | 10 | 1651 3 | $\begin{array}{r} 2654 \\ 6 \end{array}$ | 1654 5 | 2671 5 | $\begin{array}{r} 1655 \\ 3 \end{array}$ | 2675 7 |
| 123 | 129 | 161 | 516 | 640 | 2061 | 2556 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 3251 \\ 3 \end{array}$ | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 3251 \\ 3 \end{array}$ | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 3256 \\ 1 \end{array}$ | $\begin{array}{r} 2625 \\ 5 \end{array}$ |
| 124 | 131 | 164 | 525 | 652 | 2096 | 2605 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 3201 \\ 7 \end{array}$ | $\begin{array}{r} 2557 \\ 5 \end{array}$ | 3195 6 | $\begin{array}{r} 2573 \\ 1 \end{array}$ | $\begin{array}{r} 3201 \\ 7 \end{array}$ | 2576 1 |
| 125 | 134 | 167 | 533 | 664 | 2130 | 2653 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 3130 \\ 0 \end{array}$ | $\begin{array}{r} 2511 \\ 5 \end{array}$ | 3147 6 | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 3150 \\ 6 \end{array}$ | $\begin{array}{r}2529 \\ 5 \\ \hline\end{array}$ |
| 126 | 136 | 170 | 542 | 676 | 2165 | 2701 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 3095 \\ 4 \end{array}$ | $\begin{array}{r} 2481 \\ 8 \end{array}$ | $\begin{array}{r} 3099 \\ 7 \end{array}$ | $\begin{array}{r} 2484 \\ 5 \\ \hline \end{array}$ |
| 127 | 138 | 173 | 550 | 688 | 2199 | 2750 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $\begin{array}{r} 2424 \\ 4 \end{array}$ | $\begin{array}{r} 3050 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 3051 \\ 7 \end{array}$ | $\begin{array}{r} 2440 \\ 3 \end{array}$ |
| 128 | 140 | 176 | 559 | 700 | 2233 | 2798 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2383 \\ 1 \end{array}$ | $\begin{array}{r} 3001 \\ 2 \end{array}$ | $\begin{array}{r} 2396 \\ 7 \end{array}$ | $\begin{array}{r} 3005 \\ 3 \end{array}$ | $\begin{array}{r} 2398 \\ 4 \end{array}$ |
| 129 | 142 | 179 | 567 | 713 | 2267 | 2847 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $2343$ $1$ | $\begin{array}{r} 2958 \\ 9 \end{array}$ | $\begin{array}{r} 2353 \\ 0 \end{array}$ | $\begin{array}{r} 2960 \\ 2 \end{array}$ | $\begin{array}{r} 2357 \\ 1 \end{array}$ |
| 130 | 144 | 182 | 576 | 725 | 2300 | 2895 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2304 \\ 5 \end{array}$ | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 2314 \\ 0 \end{array}$ | $\begin{array}{r} 2917 \\ 7 \end{array}$ | $\begin{array}{r} 2318 \\ 0 \end{array}$ |
| 131 | 146 | 185 | 584 | 737 | 2334 | 2943 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 2267 \\ 1 \end{array}$ | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 2276 \\ 4 \end{array}$ | $\begin{array}{r} 2875 \\ 2 \end{array}$ | $\begin{array}{r} 2280 \\ 2 \end{array}$ |
| 132 | 148 | 188 | 592 | 749 | 2367 | 2992 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2833 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 2231 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 2239 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 2835 \\ 1 \\ \hline \end{array}$ | $\begin{array}{r} 2242 \\ 9 \end{array}$ |
| 133 | 150 | 191 | 601 | 761 | 2400 | 3040 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 2195 \\ 9 \end{array}$ | $\begin{array}{r} 2791 \\ 5 \end{array}$ | $\begin{array}{r} 2204 \\ 6 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 2207 \\ 5 \end{array}$ |
| 134 | 152 | 194 | 609 | 773 | 2434 | 3088 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 2162 \\ 0 \end{array}$ | 2754 8 | $\begin{array}{r} 2170 \\ 4 \end{array}$ | $\begin{array}{r} 2757 \\ 1 \end{array}$ | $\begin{array}{r}2173 \\ 2 \\ \hline\end{array}$ |
| 135 | 154 | 197 | 617 | 785 | 2467 | 3137 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2723 \\ 5 \\ \hline \end{array}$ | $\begin{array}{r} 2129 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2719 \\ 1 \\ \hline \end{array}$ | $\begin{array}{r} 2137 \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 2720 \\ 2 \\ \hline \end{array}$ | $\begin{array}{r} 2139 \\ 2 \\ \hline \end{array}$ |
| 136 | 156 | 200 | 625 | 797 | 2499 | 3185 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2688 \\ 6 \end{array}$ | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 2684 \\ 3 \end{array}$ | $\begin{array}{r} 2105 \\ 0 \end{array}$ | $\begin{array}{r} 2685 \\ 4 \end{array}$ | $\begin{array}{r}2107 \\ 0 \\ \hline\end{array}$ |
| 137 | 158 | 203 | 634 | 809 | 2532 | 3234 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2654 \\ 6 \end{array}$ | $\begin{array}{r} 2066 \\ 1 \end{array}$ | $\begin{array}{r} 2646 \\ 2 \end{array}$ | $\begin{array}{r} 2073 \\ 8 \end{array}$ | $\begin{array}{r} 2650 \\ 4 \end{array}$ | $\begin{array}{r} 2075 \\ 1 \end{array}$ |
| 138 | 161 | 207 | 644 | 825 | 2575 | 3298 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 2026 \\ 2 \end{array}$ | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 2033 \\ 6 \end{array}$ | $\begin{array}{r} 2606 \\ 1 \end{array}$ | $\begin{array}{r} 2034 \\ 8 \end{array}$ |
| 139 | 164 | 211 | 655 | 841 | 2618 | 3362 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2557 \\ 5 \end{array}$ | $\begin{array}{r} 1987 \\ 8 \end{array}$ | $\begin{array}{r} 2561 \\ 4 \end{array}$ | $\begin{array}{r} 1994 \\ 9 \end{array}$ | $\begin{array}{r} 2563 \\ 3 \end{array}$ | 1996 0 |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \end{aligned}$ | D | A | D | A C | DC | AC | DC | AC | DC | AC |
| 140 | 166 | 215 | 666 | 857 | 2661 | 3426 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2526 \\ 6 \end{array}$ | $\begin{array}{r} 1950 \\ 8 \end{array}$ | \| 2519 | $\begin{array}{r} 1957 \\ 6 \end{array}$ | 2521 9 | 1958 <br> 8 |
| 141 | 169 | 219 | 676 | 873 | 2704 | 3491 | 6 | 6 | 8 | 8 | 10 | 10 | 2481 8 | 1915 <br> 2 | 2481 8 | $\begin{array}{r} 1921 \\ 7 \end{array}$ | 2481 | 1922 <br> 3 |
| 142 | 172 | 223 | 687 | 889 | 2746 | 3555 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 1880 \\ 8 \end{array}$ | $\begin{array}{r} 2442 \\ 0 \end{array}$ | $\begin{array}{r} 1887 \\ 2 \end{array}$ | $\begin{array}{r} 2443 \\ 8 \end{array}$ | $\begin{array}{r} 1887 \\ 7 \end{array}$ |
| 143 | 174 | 227 | 698 | 905 | 2788 | 3619 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2410 \\ 5 \end{array}$ | $\begin{array}{r} 1847 \\ 7 \end{array}$ | $\begin{array}{r} 2403 \\ 6 \end{array}$ | $\begin{array}{r} 1853 \\ 8 \end{array}$ | $\begin{array}{r} 2407 \\ 0 \end{array}$ | $\begin{array}{r} 1854 \\ 3 \end{array}$ |
| 144 | 177 | 231 | 708 | 922 | 2830 | 3684 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2369 \\ 6 \end{array}$ | $\begin{array}{r} 1815 \\ 7 \end{array}$ | $\begin{array}{r} 2369 \\ 6 \end{array}$ | $\begin{array}{r} 1819 \\ 6 \end{array}$ | $\begin{array}{r} 2371 \\ 3 \end{array}$ | $\begin{array}{r} 1821 \\ 6 \end{array}$ |
| 145 | 180 | 235 | 718 | 938 | 2872 | 3748 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2330 \\ 1 \end{array}$ | $\begin{array}{r} 1784 \\ 8 \end{array}$ | $\begin{array}{r} 2336 \\ 6 \end{array}$ | $\begin{array}{r} 1788 \\ 6 \end{array}$ | $\begin{array}{r} 2336 \\ 6 \end{array}$ | $\begin{array}{r} 1790 \\ 5 \end{array}$ |
| 146 | 182 | 239 | 729 | 954 | 2913 | 3812 | 6 | 6 | 8 | 8 | 10 | 10 | 2304 5 | $\begin{array}{r} 1754 \\ 9 \end{array}$ | 2301 4 | $\begin{array}{r} 1758 \\ 6 \end{array}$ | $\begin{array}{r} 2303 \\ 7 \end{array}$ | 1760 <br> 4 |
| 147 | 185 | 243 | 739 | 970 | 2954 | 3876 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2267 \\ 1 \end{array}$ | $\begin{array}{r} 1726 \\ 0 \end{array}$ | 2270 2 | 1729 | 2271 7 | 1731 <br> 3 |
| 148 | 187 | 247 | 749 | 986 | 2995 | 3941 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2242 \\ 9 \end{array}$ | $\begin{array}{r} 1698 \\ 0 \end{array}$ | 2239 9 | 1701 5 | $\begin{array}{r} 2240 \\ 6 \end{array}$ | 1702 <br> 8 |
| 149 | 190 | 251 | 759 | $\begin{array}{r} 100 \\ 2 \end{array}$ | 3036 | 4005 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2207 \\ 5 \end{array}$ | $\begin{array}{r} 1671 \\ 0 \end{array}$ | $\begin{array}{r}2210 \\ 4 \\ \hline\end{array}$ | $\begin{array}{r} 1674 \\ 3 \end{array}$ | $\begin{array}{r} 2210 \\ 4 \end{array}$ | 1675 <br> 6 |
| 150 | 192 | 255 | 770 | $\begin{array}{r} 101 \\ 8 \end{array}$ | 3076 | 4069 | 6 | 6 | 8 | 8 | 10 | 10 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 1644 \\ 8 \end{array}$ | $\begin{array}{r} 2178 \\ 8 \end{array}$ | $\begin{array}{r} 1648 \\ 0 \end{array}$ | $\begin{array}{r} 2181 \\ 6 \end{array}$ | $\begin{array}{r} 1649 \\ 2 \end{array}$ |
| 151 | 195 | 260 | 782 | $\begin{array}{r} 103 \\ 8 \end{array}$ | 3127 | 4149 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 2150 \\ 9 \end{array}$ | $\begin{array}{r} 3226 \\ 3 \end{array}$ | 2145 <br> 4 | $\begin{array}{r} 3232 \\ 6 \end{array}$ | $\begin{array}{r} 2146 \\ 1 \end{array}$ | $\begin{array}{r} 3234 \\ 9 \end{array}$ |
| 152 | 199 | 265 | 795 | $\begin{array}{r} 105 \\ 8 \end{array}$ | 3177 | 4230 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 2107 \\ 6 \end{array}$ | $\begin{array}{r} 3165 \\ 5 \end{array}$ | $\begin{array}{r} 2110 \\ 3 \end{array}$ | $\begin{array}{r} 3171 \\ 4 \end{array}$ | $\begin{array}{r} 2112 \\ 3 \end{array}$ | $\begin{array}{r} 3172 \\ 9 \end{array}$ |
| 153 | 202 | 270 | 807 | $\begin{array}{r} 107 \\ 8 \end{array}$ | 3226 | 4310 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 2076 \\ 3 \end{array}$ | $\begin{array}{r} 3106 \\ 8 \end{array}$ | $\begin{array}{r} 2078 \\ 9 \end{array}$ | $\begin{array}{r} 3112 \\ 6 \end{array}$ | $\begin{array}{r} 2080 \\ 2 \end{array}$ | $\begin{array}{r} 3114 \\ 1 \end{array}$ |
| 154 | 205 | 275 | 819 | $\begin{array}{r} 109 \\ 8 \end{array}$ | 3275 | 4390 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 2046 \\ 0 \end{array}$ | $\begin{array}{r} 3050 \\ 4 \end{array}$ | $\begin{array}{r} 2048 \\ 5 \end{array}$ | $\begin{array}{r} 3055 \\ 9 \end{array}$ | $\begin{array}{r} 2049 \\ 1 \end{array}$ | $\begin{array}{r} 3057 \\ 3 \end{array}$ |
| 155 | 208 | 280 | 831 | $\begin{array}{r} 111 \\ 8 \end{array}$ | 3324 | 4470 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2018 \\ 9 \end{array}$ | $\begin{array}{r} 3001 \\ 2 \end{array}$ | $\begin{array}{r} 2018 \\ 9 \end{array}$ | $\begin{array}{r} 3002 \\ 6 \end{array}$ |
| 156 | 211 | 285 | 844 | $\begin{array}{r} 113 \\ 8 \end{array}$ | 3373 | 4550 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1987 \\ 8 \end{array}$ | $\begin{array}{r} 2943 \\ 3 \end{array}$ | $\begin{array}{r} 1987 \\ 8 \end{array}$ | $\begin{array}{r} 2948 \\ 5 \end{array}$ | $\begin{array}{r} 1989 \\ 5 \end{array}$ | $\begin{array}{r} 2949 \\ 8 \end{array}$ |
| 157 | 214 | 290 | 856 | $\begin{array}{r} 115 \\ 8 \\ \hline \end{array}$ | 3421 | 4631 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1959 \\ 9 \end{array}$ | $\begin{array}{r} 2892 \\ 6 \end{array}$ | $\begin{array}{r} 1959 \\ 9 \end{array}$ | $\begin{array}{r} 2897 \\ 6 \end{array}$ | $\begin{array}{r} 1961 \\ 6 \end{array}$ | $\begin{array}{r}2898 \\ 2 \\ \hline\end{array}$ |
| 158 | 217 | 295 | 868 | $\begin{array}{r} 117 \\ 8 \end{array}$ | 3469 | 4711 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1932 \\ 8 \end{array}$ | $\begin{array}{r} 2843 \\ 5 \end{array}$ | $\begin{array}{r}1932 \\ 8 \\ \hline\end{array}$ | 2848 4 | 1934 5 | $\begin{array}{r}2849 \\ 0 \\ \hline\end{array}$ |

## intel.

| Qinde x | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | A | D | A | D | A C | DC | AC | DC | AC | DC | AC |
| 159 | 220 | 300 | 880 | $\begin{array}{r} 119 \\ 8 \end{array}$ | 3517 | 4791 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 2796 \\ 2 \end{array}$ | 1906 | 2800 <br> 8 | 1908 <br> 1 | 2801 <br> 4 |
| 160 | 223 | 305 | 891 | $\begin{array}{r} 121 \\ 8 \end{array}$ | 3565 | 4871 | 6 | 7 | 8 | 9 | 10 | 11 | 1880 8 | 2750 3 | 1882 <br> 9 | 2754 8 | 1882 4 | 2755 <br> 4 |
| 161 | 226 | 311 | 906 | $\begin{array}{r} 124 \\ 2 \end{array}$ | 3621 | 4967 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1855 \\ 8 \end{array}$ | $\begin{array}{r} 2697 \\ 3 \end{array}$ | $\begin{array}{r} 1851 \\ 7 \end{array}$ | $\begin{array}{r} 2701 \\ 6 \end{array}$ | $\begin{array}{r} 1853 \\ 3 \end{array}$ | 2702 <br> 1 |
| 162 | 230 | 317 | 920 | $\begin{array}{r} 126 \\ 6 \end{array}$ | 3677 | 5064 | 6 | 7 | 8 | 9 | 10 | 11 | 1823 6 | $\begin{array}{r} 2646 \\ 2 \end{array}$ | 1823 <br> 6 | $\begin{array}{r} 2650 \\ 4 \end{array}$ | 1825 <br> 0 | 2650 <br> 4 |
| 163 | 233 | 323 | 933 | $\begin{array}{r} 129 \\ 0 \end{array}$ | 3733 | 5160 | 6 | 7 | 8 | 9 | 10 | 11 | 1800 1 | 2597 0 | 1798 <br> 2 | 2601 <br> 1 | 1797 <br> 7 | $\begin{array}{r} 2601 \\ 1 \end{array}$ |
| 164 | 237 | 329 | 947 | $\begin{array}{r} 131 \\ 4 \end{array}$ | 3788 | 5256 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1769 \\ 7 \end{array}$ | $\begin{array}{r} 2549 \\ 7 \end{array}$ | 1771 <br> 6 | $\begin{array}{r} 2553 \\ 6 \end{array}$ | $\begin{array}{r} 1771 \\ 6 \end{array}$ | $\begin{array}{r} 2553 \\ 6 \end{array}$ |
| 165 | 240 | 335 | 961 | $133$ | 3843 | 5352 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1747 \\ 6 \end{array}$ | $\begin{array}{r} 2504 \\ 0 \end{array}$ | $\begin{array}{r} 1745 \\ 8 \end{array}$ | $\begin{array}{r} 2507 \\ 8 \end{array}$ | $\begin{array}{r} 1746 \\ 2 \end{array}$ | $\begin{array}{r} 2507 \\ 8 \end{array}$ |
| 166 | 243 | 341 | 975 | $\begin{array}{r} 136 \\ 2 \end{array}$ | 3897 | 5448 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1726 \\ 0 \end{array}$ | $\begin{array}{r} 2460 \\ 0 \end{array}$ | $\begin{array}{r} 1720 \\ 7 \end{array}$ | $\begin{array}{r} 2463 \\ 6 \end{array}$ | $\begin{array}{r} 1722 \\ 0 \end{array}$ | $\begin{array}{r} 2463 \\ 6 \end{array}$ |
| 167 | 247 | 347 | 988 | $\begin{array}{r} 138 \\ 6 \end{array}$ | 3951 | 5544 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1698 \\ 0 \end{array}$ | $\begin{array}{r} 2417 \\ 4 \end{array}$ | $\begin{array}{r} 1698 \\ 0 \end{array}$ | $\begin{array}{r} 2420 \\ 9 \end{array}$ | $\begin{array}{r} 1698 \\ 5 \end{array}$ | $\begin{array}{r} 2420 \\ 9 \end{array}$ |
| 168 | 250 | 353 | $\begin{array}{r} 100 \\ 1 \end{array}$ | $\begin{array}{r} 141 \\ 1 \end{array}$ | 4005 | 5641 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1677 \\ 7 \end{array}$ | $\begin{array}{r} 2376 \\ 3 \end{array}$ | $\begin{array}{r} 1676 \\ 0 \end{array}$ | $\begin{array}{r} 2378 \\ 0 \end{array}$ | $\begin{array}{r} 1675 \\ 6 \end{array}$ | $\begin{array}{r} 2379 \\ 3 \end{array}$ |
| 169 | 253 | 359 | $\begin{array}{r} 101 \\ 5 \end{array}$ | $\begin{array}{r} 143 \\ 5 \end{array}$ | 4058 | 5737 | 6 | 7 | 8 | 9 | 10 | 11 | $\begin{array}{r} 1657 \\ 8 \end{array}$ | $\begin{array}{r} 2336 \\ 6 \end{array}$ | $1652$ $9$ | $\begin{array}{r} 2338 \\ 2 \end{array}$ | $\begin{array}{r} 1653 \\ 7 \end{array}$ | $\begin{array}{r} 2339 \\ 5 \end{array}$ |
| 170 | 257 | 366 | $\begin{array}{r} 103 \\ 0 \end{array}$ | $\begin{array}{r} 146 \\ 3 \end{array}$ | 4119 | 5849 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3264 \\ 0 \end{array}$ | $\begin{array}{r} 2291 \\ 9 \end{array}$ | $\begin{array}{r} 3257 \\ 7 \end{array}$ | $\begin{array}{r} 2293 \\ 5 \end{array}$ | $\begin{array}{r} 3258 \\ 5 \end{array}$ | $\begin{array}{r}2294 \\ 7 \\ \hline\end{array}$ |
| 171 | 261 | 373 | $\begin{array}{r} 104 \\ 5 \end{array}$ | $\begin{array}{r} 149 \\ 1 \end{array}$ | 4181 | 5961 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3214 \\ 0 \end{array}$ | $\begin{array}{r} 2248 \\ 9 \end{array}$ | $\begin{array}{r} 3210 \\ 9 \end{array}$ | $\begin{array}{r} 2250 \\ 4 \end{array}$ | $\begin{array}{r} 3210 \\ 1 \end{array}$ | $\begin{array}{r}2251 \\ 5 \\ \hline\end{array}$ |
| 172 | 265 | 380 | $\begin{array}{r} 106 \\ 1 \end{array}$ | $\begin{array}{r} 151 \\ 9 \\ \hline \end{array}$ | 4241 | 6073 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3165 \\ 5 \end{array}$ | $\begin{array}{r} 2207 \\ 5 \\ \hline \end{array}$ | $\begin{array}{r} 3162 \\ 5 \end{array}$ | $\begin{array}{r} 2208 \\ 9 \end{array}$ | $\begin{array}{r} 3164 \\ 7 \\ \hline \end{array}$ | 2210 <br> 0 <br> 2170 |
| 173 | 269 | 387 | $\begin{array}{r} 107 \\ 6 \end{array}$ | $\begin{array}{r} 154 \\ 7 \end{array}$ | 4301 | 6185 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3118 \\ 4 \end{array}$ | $\begin{array}{r} 2167 \\ 5 \end{array}$ | $\begin{array}{r} 3118 \\ 4 \end{array}$ | $\begin{array}{r} 2169 \\ 0 \end{array}$ | $\begin{array}{r} 3120 \\ 6 \end{array}$ | $\begin{array}{r}2170 \\ 0 \\ \hline\end{array}$ |
| 174 | 272 | 394 | 109 0 | $\begin{array}{r} 157 \\ 5 \end{array}$ | 4361 | 6297 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3084 \\ 0 \end{array}$ | $\begin{array}{r} 2129 \\ 0 \end{array}$ | $\begin{array}{r} 3078 \\ 3 \end{array}$ | $\begin{array}{r} 2130 \\ 4 \end{array}$ | $\begin{array}{r} 3077 \\ 6 \end{array}$ | $\begin{array}{r} 2131 \\ 4 \end{array}$ |
| 175 | 276 | 401 | $\begin{array}{r} 110 \\ 5 \end{array}$ | $\begin{array}{r} 160 \\ 3 \end{array}$ | 4420 | 6410 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 3039 \\ 3 \end{array}$ | $\begin{array}{r} 2091 \\ 9 \end{array}$ | $\begin{array}{r} 3036 \\ 6 \end{array}$ | $\begin{array}{r} 2093 \\ 2 \end{array}$ | $\begin{array}{r} 3036 \\ 6 \end{array}$ | $\begin{array}{r} 2093 \\ 8 \\ \hline \end{array}$ |
| 176 | 280 | 408 | $\begin{array}{r} 112 \\ 0 \end{array}$ | $\begin{array}{r} 163 \\ 1 \end{array}$ | 4479 | 6522 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \\ \hline \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2057 \\ 2 \end{array}$ | $\begin{array}{r} 2996 \\ 6 \end{array}$ | $\begin{array}{r} 2057 \\ 9 \end{array}$ |
| 177 | 284 | 416 | 113 7 | $\begin{array}{r} 166 \\ 3 \end{array}$ | 4546 | 6650 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2953 \\ 7 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 2951 \\ 1 \end{array}$ | $\begin{array}{r} 2017 \\ 7 \end{array}$ | $\begin{array}{r} 2952 \\ 4 \end{array}$ | $\begin{array}{r} 2018 \\ 3 \end{array}$ |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 178 | 288 | 424 | $\begin{array}{r} 115 \\ 3 \end{array}$ | $\begin{array}{r} 169 \\ 5 \end{array}$ | 4612 | 6778 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2912 \\ 7 \end{array}$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 2910 \\ 1 \end{array}$ | $\begin{array}{r} 1979 \\ 6 \end{array}$ | $\begin{array}{r} 2910 \\ 1 \end{array}$ | $\begin{array}{r} 1980 \\ 1 \end{array}$ |
| 179 | 292 | 432 | 117 0 | $\begin{array}{r} 172 \\ 7 \end{array}$ | 4677 | 6906 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2872 \\ 8 \end{array}$ | $\begin{array}{r} 1941 \\ 8 \end{array}$ | $\begin{array}{r} 2867 \\ 9 \end{array}$ | $\begin{array}{r} 1942 \\ 9 \end{array}$ | $\begin{array}{r} 2869 \\ 7 \end{array}$ | $\begin{array}{r} 1943 \\ 4 \end{array}$ |
| 180 | 296 | 440 | 118 6 | $\begin{array}{r} 175 \\ 9 \end{array}$ | 4742 | 7034 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 1906 \\ 5 \end{array}$ | $\begin{array}{r} 2829 \\ 2 \end{array}$ | $\begin{array}{r} 1907 \\ 5 \end{array}$ | $\begin{array}{r} 2830 \\ 4 \end{array}$ | $\begin{array}{r} 1908 \\ 1 \end{array}$ |
| 181 | 300 | 448 | $\begin{array}{r} 120 \\ 2 \end{array}$ | $\begin{array}{r} 179 \\ 1 \end{array}$ | 4807 | 7162 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2796 \\ 2 \end{array}$ | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 2791 \\ 5 \end{array}$ | $\begin{array}{r} 1873 \\ 5 \end{array}$ | $\begin{array}{r} 2792 \\ 1 \end{array}$ | $\begin{array}{r} 1874 \\ 0 \end{array}$ |
| 182 | 304 | 456 | $\begin{array}{r} 121 \\ 8 \end{array}$ | $\begin{array}{r} 182 \\ 3 \end{array}$ | 4871 | 7290 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2759 \\ 4 \end{array}$ | $\begin{array}{r} 1839 \\ 6 \end{array}$ | $\begin{array}{r} 2754 \\ 8 \end{array}$ | $\begin{array}{r} 1840 \\ 6 \end{array}$ | $\begin{array}{r} 2755 \\ 4 \end{array}$ | $\begin{array}{r} 1841 \\ 1 \end{array}$ |
| 183 | 309 | 465 | $\begin{array}{r} 123 \\ 6 \end{array}$ | $\begin{array}{r} 185 \\ 9 \end{array}$ | 4942 | 7435 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2714 \\ 7 \end{array}$ | $\begin{array}{r} 1804 \\ 0 \end{array}$ | $\begin{array}{r} 2714 \\ 7 \end{array}$ | $\begin{array}{r} 1804 \\ 9 \end{array}$ | $\begin{array}{r} 2715 \\ 8 \end{array}$ | $\begin{array}{r} 1805 \\ 2 \end{array}$ |
| 184 | 313 | 474 | $\begin{array}{r} 125 \\ 3 \end{array}$ | $\begin{array}{r} 189 \\ 5 \end{array}$ | 5013 | 7579 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2680 \\ 0 \end{array}$ | $\begin{array}{r} 1769 \\ 7 \end{array}$ | $\begin{array}{r} 2677 \\ 9 \end{array}$ | $\begin{array}{r} 1770 \\ 6 \end{array}$ | $\begin{array}{r} 2677 \\ 3 \end{array}$ | $\begin{array}{r} 1770 \\ 9 \end{array}$ |
| 185 | 317 | 483 | $\begin{array}{r} 127 \\ 1 \end{array}$ | $\begin{array}{r} 193 \\ 1 \end{array}$ | 5083 | 7723 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2646 \\ 2 \end{array}$ | $\begin{array}{r} 1736 \\ 7 \end{array}$ | $\begin{array}{r} 2640 \\ 0 \end{array}$ | $\begin{array}{r} 1737 \\ 6 \end{array}$ | $\begin{array}{r} 2640 \\ 5 \end{array}$ | $\begin{array}{r} 1737 \\ 8 \end{array}$ |
| 186 | 322 | 492 | 128 8 | $\begin{array}{r} 196 \\ 7 \end{array}$ | 5153 | 7867 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 1705 \\ 0 \end{array}$ | $\begin{array}{r} 2605 \\ 1 \end{array}$ | $\begin{array}{r} 1705 \\ 8 \end{array}$ | $\begin{array}{r} 2604 \\ 6 \end{array}$ | $\begin{array}{r} 1706 \\ 0 \end{array}$ |
| 187 | 326 | 501 | 130 6 | $\begin{array}{r} 200 \\ 3 \end{array}$ | 5222 | 8011 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2573 \\ 1 \end{array}$ | $\begin{array}{r} 1674 \\ 3 \end{array}$ | $\begin{array}{r} 2569 \\ 2 \end{array}$ | $\begin{array}{r} 1675 \\ 2 \end{array}$ | $\begin{array}{r} 2570 \\ 2 \end{array}$ | $\begin{array}{r} 1675 \\ 4 \end{array}$ |
| 188 | 330 | 510 | 132 3 | $\begin{array}{r} 203 \\ 9 \end{array}$ | 5291 | 8155 | 7 | 7 | 9 | 9 | 11 | 11 | $\begin{array}{r} 2542 \\ 0 \end{array}$ | $\begin{array}{r} 1644 \\ 8 \end{array}$ | $\begin{array}{r} 2536 \\ 2 \end{array}$ | $\begin{array}{r} 1645 \\ 6 \end{array}$ | $\begin{array}{r} 2536 \\ 7 \end{array}$ | $\begin{array}{r} 1645 \\ 8 \end{array}$ |
| 189 | 335 | 520 | 134 2 | $\begin{array}{r} 207 \\ 9 \end{array}$ | 5367 | 8315 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2504 \\ 0 \end{array}$ | $\begin{array}{r} 3226 \\ 3 \end{array}$ | $\begin{array}{r} 2500 \\ 3 \end{array}$ | $\begin{array}{r} 3227 \\ 9 \end{array}$ | $\begin{array}{r} 2500 \\ 7 \end{array}$ | $\begin{array}{r} 3228 \\ 3 \end{array}$ |
| 190 | 340 | 530 | $\begin{array}{r} 136 \\ 1 \end{array}$ | $\begin{array}{r} 211 \\ 9 \end{array}$ | 5442 | 8475 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2467 \\ 2 \end{array}$ | $\begin{array}{r} 3165 \\ 5 \end{array}$ | $\begin{array}{r} 2465 \\ 4 \end{array}$ | $\begin{array}{r} 3167 \\ 0 \end{array}$ | $\begin{array}{r} 2466 \\ 3 \end{array}$ | $\begin{array}{r} 3167 \\ 3 \end{array}$ |
| 191 | 344 | 540 | 137 9 | $\begin{array}{r} 215 \\ 9 \end{array}$ | 5517 | 8635 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2438 \\ 5 \end{array}$ | $\begin{array}{r} 3106 \\ 8 \end{array}$ | $\begin{array}{r} 2433 \\ 2 \end{array}$ | $\begin{array}{r} 3108 \\ 3 \end{array}$ | $\begin{array}{r} 2432 \\ 8 \end{array}$ | $\begin{array}{r} 3108 \\ 6 \end{array}$ |
| 192 | 349 | 550 | $\begin{array}{r} 139 \\ 8 \end{array}$ | $\begin{array}{r} 219 \\ 9 \end{array}$ | 5591 | 8795 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2403 \\ 6 \end{array}$ | $\begin{array}{r} 3050 \\ 4 \end{array}$ | $\begin{array}{r} 2400 \\ 1 \end{array}$ | $\begin{array}{r} 3051 \\ 7 \end{array}$ | $\begin{array}{r} 2400 \\ 6 \end{array}$ | $\begin{array}{r} 3052 \\ 1 \end{array}$ |
| 193 | 354 | 560 | $\begin{array}{r} 141 \\ 6 \end{array}$ | $\begin{array}{r} 223 \\ 9 \end{array}$ | 5665 | 8956 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2369 \\ 6 \end{array}$ | $\begin{array}{r} 2995 \\ 9 \end{array}$ | $\begin{array}{r} 2369 \\ 6 \end{array}$ | $\begin{array}{r} 2997 \\ 2 \end{array}$ | $\begin{array}{r} 2369 \\ 2 \end{array}$ | $\begin{array}{r} 2997 \\ 2 \end{array}$ |
| 194 | 359 | 571 | $\begin{array}{r} 143 \\ 6 \end{array}$ | $\begin{array}{r} 228 \\ 3 \end{array}$ | 5745 | 9132 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2336 \\ 6 \end{array}$ | $\begin{array}{r} 2938 \\ 2 \end{array}$ | $\begin{array}{r} 2336 \\ 6 \end{array}$ | $\begin{array}{r} 2939 \\ 5 \end{array}$ | $\begin{array}{r} 2336 \\ 2 \end{array}$ | $\begin{array}{r} 2939 \\ 5 \end{array}$ |
| 195 | 364 | 582 | 145 6 | $\begin{array}{r} 232 \\ 7 \end{array}$ | 5825 | 9308 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2304 \\ 5 \end{array}$ | $\begin{array}{r} 2882 \\ 6 \end{array}$ | $\begin{array}{r} 2304 \\ 5 \end{array}$ | $\begin{array}{r} 2883 \\ 9 \end{array}$ | $\begin{array}{r} 2304 \\ 1 \end{array}$ | $\begin{array}{r} 2883 \\ 9 \end{array}$ |
| 196 | 369 | 593 | 147 6 | $\begin{array}{r} 237 \\ 1 \end{array}$ | 5905 | 9484 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2273 \\ 3 \end{array}$ | $\begin{array}{r} 2829 \\ 2 \end{array}$ | $\begin{array}{r} 2273 \\ 3 \end{array}$ | $\begin{array}{r} 2830 \\ 4 \end{array}$ | $\begin{array}{r} 2272 \\ 9 \end{array}$ | $\begin{array}{r} 2830 \\ 4 \end{array}$ |

## intel.

| Qinde $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 197 | 374 | 604 | $\begin{array}{r} 149 \\ 6 \end{array}$ | $\begin{array}{r} 241 \\ 5 \end{array}$ | 5984 | 9660 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2242 \\ 9 \end{array}$ | $\begin{array}{r} 2777 \\ 6 \end{array}$ | $\begin{array}{r} 2242 \\ 9 \end{array}$ | $\begin{array}{r} 2778 \\ 8 \end{array}$ | $\begin{array}{r} 2242 \\ 9 \end{array}$ | $\begin{array}{r} 2778 \\ 8 \end{array}$ |
| 198 | 379 | 615 | $\begin{array}{r} 151 \\ 6 \end{array}$ | $\begin{array}{r} 245 \\ 9 \end{array}$ | 6063 | 9836 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2213 \\ 3 \end{array}$ | $\begin{array}{r} 2728 \\ 0 \end{array}$ | $\begin{array}{r} 2213 \\ 3 \end{array}$ | $\begin{array}{r} 2729 \\ 1 \end{array}$ | $\begin{array}{r} 2213 \\ 7 \end{array}$ | $\begin{array}{r} 2729 \\ 1 \end{array}$ |
| 199 | 384 | 627 | $\begin{array}{r} 153 \\ 7 \end{array}$ | $\begin{array}{r} 250 \\ 7 \end{array}$ | 6149 | $\begin{array}{r} 1002 \\ 8 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2184 \\ 5 \end{array}$ | $\begin{array}{r} 2675 \\ 7 \end{array}$ | $\begin{array}{r} 2183 \\ 1 \end{array}$ | $\begin{array}{r} 2676 \\ 8 \end{array}$ | $\begin{array}{r} 2182 \\ 7 \end{array}$ | $\begin{array}{r} 2676 \\ 8 \end{array}$ |
| 200 | 389 | 639 | 155 9 | $\begin{array}{r} 255 \\ 5 \end{array}$ | 6234 | $\begin{array}{r} 1022 \\ 0 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2156 \\ 4 \end{array}$ | $\begin{array}{r} 2625 \\ 5 \end{array}$ | $\begin{array}{r} 2152 \\ 3 \end{array}$ | $\begin{array}{r} 2626 \\ 5 \end{array}$ | $\begin{array}{r} 2152 \\ 9 \end{array}$ | $\begin{array}{r} 2626 \\ 5 \end{array}$ |
| 201 | 395 | 651 | 158 0 | $\begin{array}{r} 260 \\ 3 \end{array}$ | 6319 | 1041 2 | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2123 \\ 6 \end{array}$ | $\begin{array}{r} 2577 \\ 1 \end{array}$ | $\begin{array}{r} 2123 \\ 6 \end{array}$ | $\begin{array}{r} 2578 \\ 1 \end{array}$ | $\begin{array}{r} 2124 \\ 0 \end{array}$ | $\begin{array}{r} 2578 \\ 1 \end{array}$ |
| 202 | 400 | 663 | $\begin{array}{r} 160 \\ 1 \end{array}$ | $\begin{array}{r} 265 \\ 1 \end{array}$ | 6404 | $\begin{array}{r} 1060 \\ 4 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2097 \\ 1 \end{array}$ | $\begin{array}{r} 2530 \\ 5 \end{array}$ | $\begin{array}{r} 2095 \\ 8 \end{array}$ | $\begin{array}{r} 2531 \\ 4 \end{array}$ | $\begin{array}{r} 2095 \\ 8 \end{array}$ | $\begin{array}{r} 2531 \\ 4 \end{array}$ |
| 203 | 406 | 676 | 162 4 | $\begin{array}{r} 270 \\ 3 \end{array}$ | 6495 | $\begin{array}{r} 1081 \\ 2 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2066 \\ 1 \end{array}$ | $\begin{array}{r} 2481 \\ 8 \end{array}$ | $\begin{array}{r} 2066 \\ 1 \end{array}$ | $\begin{array}{r} 2482 \\ 7 \end{array}$ | $\begin{array}{r} 2066 \\ 4 \end{array}$ | $\begin{array}{r} 2482 \\ 7 \end{array}$ |
| 204 | 411 | 689 | 164 7 | $\begin{array}{r} 275 \\ 5 \end{array}$ | 6587 | $\begin{array}{r} 1102 \\ 0 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2041 \\ 0 \end{array}$ | $\begin{array}{r} 2435 \\ 0 \end{array}$ | $\begin{array}{r} 2037 \\ 3 \end{array}$ | $\begin{array}{r} 2435 \\ 8 \end{array}$ | $\begin{array}{r} 2037 \\ 6 \end{array}$ | $\begin{array}{r} 2435 \\ 8 \end{array}$ |
| 205 | 417 | 702 | 167 0 | $\begin{array}{r} 280 \\ 7 \end{array}$ | 6678 | $\begin{array}{r} 1122 \\ 8 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 2011 \\ 6 \end{array}$ | $\begin{array}{r} 2389 \\ 9 \end{array}$ | $\begin{array}{r} 2009 \\ 2 \end{array}$ | $\begin{array}{r} 2390 \\ 7 \end{array}$ | $\begin{array}{r} 2009 \\ 8 \end{array}$ | $\begin{array}{r} 2390 \\ 7 \end{array}$ |
| 206 | 423 | 715 | $\begin{array}{r} 169 \\ 2 \end{array}$ | $\begin{array}{r} 285 \\ 9 \end{array}$ | 6769 | $\begin{array}{r} 1143 \\ 7 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1983 \\ 1 \end{array}$ | $\begin{array}{r} 2346 \\ 4 \end{array}$ | $\begin{array}{r} 1983 \\ 1 \end{array}$ | $\begin{array}{r} 2347 \\ 2 \end{array}$ | $\begin{array}{r} 1982 \\ 8 \end{array}$ | $\begin{array}{r} 2347 \\ 0 \end{array}$ |
| 207 | 429 | 729 | 171 7 | $\begin{array}{r} 291 \\ 5 \end{array}$ | 6867 | $\begin{array}{r} 1166 \\ 1 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1955 \\ 3 \end{array}$ | $\begin{array}{r} 2301 \\ 4 \end{array}$ | $\begin{array}{r} 1954 \\ 2 \end{array}$ | $\begin{array}{r} 2302 \\ 1 \end{array}$ | $\begin{array}{r} 1954 \\ 5 \end{array}$ | $\begin{array}{r} 2301 \\ 9 \end{array}$ |
| 208 | 435 | 743 | $\begin{array}{r} 174 \\ 1 \end{array}$ | $\begin{array}{r} 297 \\ 1 \end{array}$ | 6966 | $\begin{array}{r} 1188 \\ 5 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1928 \\ 4 \end{array}$ | $\begin{array}{r} 2258 \\ 0 \end{array}$ | $\begin{array}{r} 1927 \\ 3 \end{array}$ | $\begin{array}{r} 2258 \\ 7 \\ \hline \end{array}$ | $\begin{array}{r} 1926 \\ 7 \end{array}$ | $\begin{array}{r} 2258 \\ 6 \end{array}$ |
| 209 | 441 | 757 | 176 6 | $\begin{array}{r} 302 \\ 7 \end{array}$ | 7064 | $\begin{array}{r} 1210 \\ 9 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1902 \\ 1 \end{array}$ | $\begin{array}{r} 2216 \\ 2 \end{array}$ | $\begin{array}{r} 1900 \\ 0 \end{array}$ | $\begin{array}{r} 2217 \\ 0 \end{array}$ | $\begin{array}{r} 1900 \\ 0 \end{array}$ | $\begin{array}{r} 2216 \\ 8 \end{array}$ |
| 210 | 447 | 771 | $\begin{array}{r} 179 \\ 1 \end{array}$ | $\begin{array}{r} 308 \\ 3 \end{array}$ | 7163 | $\begin{array}{r} 1233 \\ 3 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1876 \\ 6 \end{array}$ | $\begin{array}{r} 2176 \\ 0 \end{array}$ | $\begin{array}{r} 1873 \\ 5 \end{array}$ | $\begin{array}{r} 2176 \\ 7 \end{array}$ | $\begin{array}{r} 1873 \\ 7 \end{array}$ | $\begin{array}{r} 2176 \\ 5 \end{array}$ |
| 211 | 454 | 786 | $\begin{array}{r} 181 \\ 7 \end{array}$ | $\begin{array}{r} 314 \\ 3 \end{array}$ | 7269 | $\begin{array}{r} 1257 \\ 3 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1847 \\ 7 \end{array}$ | $\begin{array}{r} 2134 \\ 5 \end{array}$ | $\begin{array}{r} 1846 \\ 6 \end{array}$ | $\begin{array}{r} 2135 \\ 1 \end{array}$ | $\begin{array}{r} 1846 \\ 4 \end{array}$ | $\begin{array}{r} 2135 \\ 0 \end{array}$ |
| 212 | 461 | 801 | 184 4 | $\begin{array}{r} 320 \\ 3 \end{array}$ | 7376 | $\begin{array}{r} 1281 \\ 3 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1819 \\ 6 \end{array}$ | $\begin{array}{r} 2094 \\ 5 \end{array}$ | $\begin{array}{r} 1819 \\ 6 \end{array}$ | $\begin{array}{r} 2095 \\ 1 \end{array}$ | $\begin{array}{r} 1819 \\ 6 \end{array}$ | $\begin{array}{r} 2095 \\ 0 \end{array}$ |
| 213 | 467 | 816 | $\begin{array}{r} 187 \\ 1 \end{array}$ | $\begin{array}{r} 326 \\ 3 \end{array}$ | 7483 | $\begin{array}{r} 1305 \\ 3 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1796 \\ 2 \end{array}$ | $\begin{array}{r} 2056 \\ 0 \end{array}$ | $\begin{array}{r} 1793 \\ 3 \end{array}$ | $\begin{array}{r} 2056 \\ 6 \end{array}$ | $\begin{array}{r} 1793 \\ 6 \end{array}$ | $\begin{array}{r} 2056 \\ 5 \end{array}$ |
| 214 | 475 | 832 | 190 0 | $\begin{array}{r} 332 \\ 7 \end{array}$ | 7599 | $\begin{array}{r} 1330 \\ 9 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1766 \\ 0 \end{array}$ | $\begin{array}{r} 2016 \\ 4 \end{array}$ | $\begin{array}{r} 1766 \\ 0 \end{array}$ | $\begin{array}{r} 2017 \\ 0 \end{array}$ | $\begin{array}{r} 1766 \\ 2 \end{array}$ | $\begin{array}{r} 2016 \\ 9 \end{array}$ |
| 215 | 482 | 848 | 192 9 | 339 1 | 7715 | $\begin{array}{r} 1356 \\ 5 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | $\begin{array}{r} 1740 \\ 3 \end{array}$ | $\begin{array}{r} 1978 \\ 4 \end{array}$ | $\begin{array}{r} 1739 \\ 4 \end{array}$ | $\begin{array}{r} 1979 \\ 0 \end{array}$ | $\begin{array}{r} 1739 \\ 6 \end{array}$ | $\begin{array}{r} 1978 \\ 8 \end{array}$ |

intel.

| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A | D | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \end{aligned}$ | DC | AC | DC | AC | DC | AC |
| 216 | 489 | 864 | 195 8 | 345 | 7832 | $\begin{array}{r} 1382 \\ 1 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | 1715 4 | 1941 8 | 1713 7 | 1942 3 | 1713 7 | 1942 2 |
| 217 | 497 | 881 | 199 0 | 352 3 | 7958 | $\begin{array}{r} 1409 \\ 3 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | 1687 8 | 1904 3 | 1686 1 | 1904 8 | 1686 5 | 1904 7 |
| 218 | 505 | 898 | $\begin{array}{r} 202 \\ 1 \end{array}$ | $\begin{array}{r} 359 \\ 1 \end{array}$ | 8085 | $\begin{array}{r} 1436 \\ 5 \end{array}$ | 7 | 8 | 9 | 10 | 11 | 12 | 1661 <br> 1 | $\begin{array}{r} 1868 \\ 2 \end{array}$ | $\begin{array}{r} 1660 \\ 2 \end{array}$ | $\begin{array}{r} 1868 \\ 8 \end{array}$ | $\begin{array}{r} 1660 \\ 0 \end{array}$ | $\begin{array}{r} 1868 \\ 6 \end{array}$ |
| 219 | 513 | 915 | $\begin{array}{r} 205 \\ 4 \end{array}$ | $\begin{array}{r} 365 \\ 9 \end{array}$ | 8214 | $\begin{array}{r} 1463 \\ 7 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | $\begin{array}{r} 3270 \\ 4 \end{array}$ | $\begin{array}{r} 1833 \\ 5 \end{array}$ | $\begin{array}{r} 3267 \\ 2 \end{array}$ | $\begin{array}{r} 1834 \\ 0 \end{array}$ | $\begin{array}{r} 3268 \\ 0 \end{array}$ | $\begin{array}{r} 1833 \\ 9 \end{array}$ |
| 220 | 522 | 933 | $\begin{array}{r} 208 \\ 8 \end{array}$ | $\begin{array}{r} 373 \\ 1 \end{array}$ | 8352 | $\begin{array}{r} 1492 \\ 5 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | 3214 0 | $\begin{array}{r} 1798 \\ 2 \end{array}$ | $\begin{array}{r} 3214 \\ 0 \end{array}$ | $\begin{array}{r} 1798 \\ 6 \end{array}$ | $\begin{array}{r} 3214 \\ 0 \end{array}$ | $\begin{array}{r} 1798 \\ 5 \end{array}$ |
| 221 | 530 | 951 | $\begin{array}{r} 212 \\ 3 \end{array}$ | $\begin{array}{r} 380 \\ 3 \end{array}$ | 8492 | $\begin{array}{r} 1521 \\ 3 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | $\begin{array}{r} 3165 \\ 5 \end{array}$ | $\begin{array}{r} 1764 \\ 1 \end{array}$ | $\begin{array}{r} 3161 \\ 0 \end{array}$ | $\begin{array}{r} 1764 \\ 6 \end{array}$ | $\begin{array}{r} 3161 \\ 0 \end{array}$ | $\begin{array}{r} 1764 \\ 5 \end{array}$ |
| 222 | 539 | 969 | $\begin{array}{r} 215 \\ 9 \end{array}$ | $\begin{array}{r} 387 \\ 6 \end{array}$ | 8635 | $\begin{array}{r} 1550 \\ 2 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | $\begin{array}{r} 3112 \\ 6 \end{array}$ | $\begin{array}{r} 1731 \\ 3 \end{array}$ | $\begin{array}{r} 3108 \\ 3 \end{array}$ | $\begin{array}{r} 1731 \\ 3 \end{array}$ | $\begin{array}{r} 3108 \\ 6 \end{array}$ | $\begin{array}{r} 1731 \\ 6 \end{array}$ |
| 223 | 549 | 988 | $\begin{array}{r} 219 \\ 7 \end{array}$ | $\begin{array}{r} 395 \\ 2 \end{array}$ | 8788 | $\begin{array}{r} 1580 \\ 6 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | $\begin{array}{r} 3055 \\ 9 \end{array}$ | $\begin{array}{r} 1698 \\ 0 \end{array}$ | $\begin{array}{r} 3054 \\ 5 \end{array}$ | $\begin{array}{r} 1698 \\ 0 \end{array}$ | $\begin{array}{r} 3054 \\ 5 \end{array}$ | $\begin{array}{r} 1698 \\ 3 \end{array}$ |
| 224 | 559 | $\begin{array}{r} 100 \\ 7 \end{array}$ | $\begin{array}{r} 223 \\ 6 \end{array}$ | $\begin{array}{r} 402 \\ 8 \end{array}$ | 8945 | $\begin{array}{r} 1611 \\ 0 \end{array}$ | 8 | 8 | 10 | 10 | 12 | 12 | $\begin{array}{r} 3001 \\ 2 \end{array}$ | $\begin{array}{r} 1666 \\ 0 \end{array}$ | $\begin{array}{r} 3001 \\ 2 \end{array}$ | $\begin{array}{r} 1666 \\ 0 \end{array}$ | 3000 9 | $\begin{array}{r} 1666 \\ 2 \end{array}$ |
| 225 | 569 | $\begin{array}{r} 102 \\ 6 \end{array}$ | $\begin{array}{r} 227 \\ 6 \end{array}$ | $\begin{array}{r} 410 \\ 4 \end{array}$ | 9104 | $\begin{array}{r} 1641 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2948 \\ 5 \end{array}$ | $\begin{array}{r} 3270 \\ 4 \end{array}$ | $\begin{array}{r} 2948 \\ 5 \end{array}$ | $\begin{array}{r} 3270 \\ 4 \end{array}$ | 2948 5 | $\begin{array}{r} 3270 \\ 8 \end{array}$ |
| 226 | 579 | $\begin{array}{r} 104 \\ 6 \end{array}$ | $\begin{array}{r} 231 \\ 9 \end{array}$ | $\begin{array}{r} 418 \\ 4 \end{array}$ | 9275 | $\begin{array}{r} 1673 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2897 \\ 6 \end{array}$ | $\begin{array}{r} 3207 \\ 8 \end{array}$ | $\begin{array}{r} 2893 \\ 8 \end{array}$ | $\begin{array}{r} 3207 \\ 8 \end{array}$ | $\begin{array}{r} 2894 \\ 1 \end{array}$ | $\begin{array}{r} 3208 \\ 2 \end{array}$ |
| 227 | 590 | $\begin{array}{r} 106 \\ 6 \end{array}$ | $\begin{array}{r} 236 \\ 3 \end{array}$ | $\begin{array}{r} 426 \\ 4 \end{array}$ | 9450 | $\begin{array}{r} 1705 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2843 \\ 5 \end{array}$ | $\begin{array}{r} 3147 \\ 6 \end{array}$ | $\begin{array}{r} 2839 \\ 9 \end{array}$ | $\begin{array}{r} 3147 \\ 6 \end{array}$ | 2840 5 | $\begin{array}{r} 3148 \\ 0 \end{array}$ |
| 228 | 602 | $\begin{array}{r} 108 \\ 7 \end{array}$ | $\begin{array}{r} 241 \\ 0 \end{array}$ | $\begin{array}{r} 434 \\ 8 \end{array}$ | 9639 | $\begin{array}{r} 1739 \\ 0 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2786 \\ 9 \end{array}$ | $\begin{array}{r} 3086 \\ 8 \end{array}$ | $\begin{array}{r} 2784 \\ 6 \end{array}$ | $\begin{array}{r} 3086 \\ 8 \end{array}$ | $\begin{array}{r} 2784 \\ 8 \end{array}$ | $\begin{array}{r} 3087 \\ 2 \end{array}$ |
| 229 | 614 | $\begin{array}{r} 110 \\ 8 \end{array}$ | $\begin{array}{r} 245 \\ 8 \end{array}$ | $\begin{array}{r} 443 \\ 2 \end{array}$ | 9832 | $\begin{array}{r} 1772 \\ 6 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2732 \\ 4 \end{array}$ | $\begin{array}{r} 3028 \\ 3 \end{array}$ | $\begin{array}{r} 2730 \\ 2 \end{array}$ | $\begin{array}{r} 3028 \\ 3 \end{array}$ | $\begin{array}{r} 2730 \\ 2 \end{array}$ | $\begin{array}{r} 3028 \\ 7 \end{array}$ |
| 230 | 626 | $\begin{array}{r} 112 \\ 9 \end{array}$ | $\begin{array}{r} 250 \\ 8 \end{array}$ | $\begin{array}{r} 451 \\ 6 \end{array}$ | $\begin{array}{r} 1003 \\ 1 \end{array}$ | $\begin{array}{r} 1806 \\ 2 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2680 \\ 0 \end{array}$ | $\begin{array}{r} 2972 \\ 0 \end{array}$ | $\begin{array}{r} 2675 \\ 7 \end{array}$ | $\begin{array}{r} 2972 \\ 0 \end{array}$ | $\begin{array}{r} 2676 \\ 0 \end{array}$ | $\begin{array}{r} 2972 \\ 3 \end{array}$ |
| 231 | 640 | $\begin{array}{r} 115 \\ 1 \end{array}$ | $\begin{array}{r} 256 \\ 1 \end{array}$ | $\begin{array}{r} 460 \\ 4 \end{array}$ | $\begin{array}{r} 1024 \\ 5 \end{array}$ | $\begin{array}{r} 1841 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2621 \\ 4 \end{array}$ | $\begin{array}{r} 2915 \\ 2 \end{array}$ | $\begin{array}{r} 2620 \\ 4 \end{array}$ | $\begin{array}{r} 2915 \\ 2 \end{array}$ | $\begin{array}{r} 2620 \\ 1 \end{array}$ | $\begin{array}{r} 2915 \\ 5 \end{array}$ |
| 232 | 654 | $\begin{array}{r} 117 \\ 3 \end{array}$ | $\begin{array}{r} 261 \\ 6 \end{array}$ | $\begin{array}{r} 469 \\ 2 \end{array}$ | $\begin{array}{r} 1046 \\ 5 \end{array}$ | $\begin{array}{r} 1876 \\ 6 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2565 \\ 3 \end{array}$ | $\begin{array}{r} 2860 \\ 5 \end{array}$ | $\begin{array}{r} 2565 \\ 3 \end{array}$ | $\begin{array}{r} 2860 \\ 5 \end{array}$ | $\begin{array}{r} 2565 \\ 0 \end{array}$ | $\begin{array}{r} 2860 \\ 8 \end{array}$ |
| 233 | 668 | $\begin{array}{r} 119 \\ 6 \end{array}$ | $\begin{array}{r} 267 \\ 5 \end{array}$ | $\begin{array}{r} 478 \\ 4 \end{array}$ | $\begin{array}{r} 1070 \\ 2 \end{array}$ | $\begin{array}{r} 1913 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2511 \\ 5 \end{array}$ | $\begin{array}{r} 2805 \\ 5 \end{array}$ | $\begin{array}{r} 2508 \\ 7 \end{array}$ | $\begin{array}{r} 2805 \\ 5 \end{array}$ | $\begin{array}{r} 2508 \\ 2 \end{array}$ | $\begin{array}{r} 2805 \\ 8 \end{array}$ |
| 234 | 684 | $\begin{array}{r} 121 \\ 9 \end{array}$ | $\begin{array}{r} 273 \\ 7 \end{array}$ | $\begin{array}{r} 487 \\ 6 \end{array}$ | $\begin{array}{r} 1094 \\ 6 \end{array}$ | $\begin{array}{r} 1950 \\ 2 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2452 \\ 8 \end{array}$ | $\begin{array}{r} 2752 \\ 6 \end{array}$ | $\begin{array}{r} 2451 \\ 9 \end{array}$ | $\begin{array}{r} 2752 \\ 6 \end{array}$ | $\begin{array}{r} 2452 \\ 3 \end{array}$ | $\begin{array}{r} 2752 \\ 9 \end{array}$ |

## intel.

| Qinde $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | A | D | A | D | A C | DC | AC | DC | AC | DC | AC |
| 235 | 700 | $\begin{array}{r} 124 \\ 3 \end{array}$ | $\begin{array}{r} 280 \\ 2 \end{array}$ | $\begin{array}{r} 497 \\ 2 \end{array}$ | $\begin{array}{r} 1121 \\ 0 \end{array}$ | $\begin{array}{r} 1988 \\ 6 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2396 \\ 7 \end{array}$ | $\begin{array}{r} 2699 \\ 4 \end{array}$ | $\begin{array}{r} 2395 \\ 0 \end{array}$ | $\begin{array}{r} 2699 \\ 4 \end{array}$ | $\begin{array}{r} 2394 \\ 6 \end{array}$ | $\begin{array}{r} 2699 \\ 7 \end{array}$ |
| 236 | 717 | $\begin{array}{r} 126 \\ 7 \end{array}$ | $\begin{array}{r} 287 \\ 1 \end{array}$ | $\begin{array}{r} 506 \\ 8 \end{array}$ | $\begin{array}{r} 1148 \\ 2 \end{array}$ | $\begin{array}{r} 2027 \\ 0 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2339 \\ 9 \end{array}$ | $\begin{array}{r} 2648 \\ 3 \end{array}$ | $\begin{array}{r} 2337 \\ 4 \end{array}$ | $\begin{array}{r} 2648 \\ 3 \end{array}$ | $\begin{array}{r} 2337 \\ 8 \end{array}$ | $\begin{array}{r} 2648 \\ 5 \end{array}$ |
| 237 | 736 | $\begin{array}{r} 129 \\ 2 \end{array}$ | 294 4 | $\begin{array}{r} 516 \\ 8 \end{array}$ | $\begin{array}{r} 1177 \\ 6 \end{array}$ | $\begin{array}{r} 2067 \\ 0 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2597 \\ 0 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2597 \\ 0 \end{array}$ | $\begin{array}{r} 2279 \\ 5 \end{array}$ | $\begin{array}{r} 2597 \\ 3 \end{array}$ |
| 238 | 755 | $\begin{array}{r} \hline 131 \\ 7 \end{array}$ | 302 0 | 526 8 | 1208 <br> 1 | 2107 0 | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2222 \\ 1 \end{array}$ | $\begin{array}{r} 2547 \\ 7 \end{array}$ | $\begin{array}{r} 2222 \\ 1 \end{array}$ | $\begin{array}{r} 2547 \\ 7 \end{array}$ | $\begin{array}{r} 2221 \\ 9 \end{array}$ | $\begin{array}{r} 2548 \\ 0 \end{array}$ |
| 239 | 775 | $\begin{array}{r} 134 \\ 3 \end{array}$ | 310 2 | 537 2 | 1240 9 | 2148 6 | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2164 \\ 8 \end{array}$ | $\begin{array}{r} 2498 \\ 4 \end{array}$ | $\begin{array}{r} 2163 \\ 4 \end{array}$ | $\begin{array}{r} 2498 \\ 4 \end{array}$ | $\begin{array}{r} 2163 \\ 2 \end{array}$ | $\begin{array}{r} 2498 \\ 7 \end{array}$ |
| 240 | 796 | $\begin{array}{r} 136 \\ 9 \end{array}$ | 318 8 | 547 6 | 1275 0 | 2190 2 | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2107 \\ 6 \end{array}$ | $\begin{array}{r} 2451 \\ 0 \end{array}$ | $\begin{array}{r} 2105 \\ 0 \end{array}$ | 2451 0 | $\begin{array}{r} 2105 \\ 3 \end{array}$ | $\begin{array}{r} 2451 \\ 2 \end{array}$ |
| 241 | 819 | $\begin{array}{r} 139 \\ 6 \end{array}$ | 328 0 | 558 4 | $\begin{array}{r} 1311 \\ 8 \end{array}$ | $\begin{array}{r} 2233 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 2048 \\ 5 \end{array}$ | $\begin{array}{r} 2403 \\ 6 \end{array}$ | $\begin{array}{r} 2046 \\ 0 \end{array}$ | $\begin{array}{r} 2403 \\ 6 \end{array}$ | $\begin{array}{r} 2046 \\ 3 \end{array}$ | $\begin{array}{r} 2403 \\ 8 \end{array}$ |
| 242 | 843 | $\begin{array}{r} 142 \\ 3 \end{array}$ | 337 5 | $\begin{array}{r} 569 \\ 2 \end{array}$ | $\begin{array}{r} 1350 \\ 1 \end{array}$ | $\begin{array}{r} 2276 \\ 6 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1990 \\ 1 \end{array}$ | $\begin{array}{r} 2358 \\ 0 \end{array}$ | $\begin{array}{r} 1988 \\ 4 \end{array}$ | $\begin{array}{r} 2358 \\ 0 \end{array}$ | $\begin{array}{r} 1988 \\ 2 \end{array}$ | $\begin{array}{r} 2358 \\ 2 \end{array}$ |
| 243 | 869 | $\begin{array}{r} 145 \\ 1 \end{array}$ | 347 8 | $\begin{array}{r} 580 \\ 4 \end{array}$ | $\begin{array}{r} 1391 \\ 3 \end{array}$ | $\begin{array}{r} 2321 \\ 4 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1930 \\ 6 \end{array}$ | $\begin{array}{r} 2312 \\ 5 \end{array}$ | $\begin{array}{r} 1929 \\ 5 \end{array}$ | $\begin{array}{r} 2312 \\ 5 \end{array}$ | $\begin{array}{r} 1929 \\ 3 \end{array}$ | $\begin{array}{r} 2312 \\ 7 \end{array}$ |
| 244 | 896 | 147 9 | 358 6 | $\begin{array}{r} 591 \\ 6 \end{array}$ | $\begin{array}{r} 1434 \\ 3 \end{array}$ | $\begin{array}{r} 2366 \\ 2 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1872 \\ 4 \end{array}$ | $\begin{array}{r} 2268 \\ 7 \end{array}$ | $\begin{array}{r} 1871 \\ 4 \end{array}$ | $\begin{array}{r} 2268 \\ 7 \end{array}$ | $\begin{array}{r} 1871 \\ 5 \end{array}$ | $\begin{array}{r} 2268 \\ 9 \end{array}$ |
| 245 | 925 | $\begin{array}{r} 150 \\ 8 \end{array}$ | $\begin{array}{r} 370 \\ 2 \end{array}$ | $\begin{array}{r} 603 \\ 2 \end{array}$ | $\begin{array}{r} 1480 \\ 7 \end{array}$ | $\begin{array}{r} 2412 \\ 6 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1813 \\ 7 \end{array}$ | $\begin{array}{r} 2225 \\ 0 \end{array}$ | $\begin{array}{r} 1812 \\ 7 \end{array}$ | $\begin{array}{r} 2225 \\ 0 \end{array}$ | $\begin{array}{r} 1812 \\ 8 \end{array}$ | $\begin{array}{r} 2225 \\ 2 \end{array}$ |
| 246 | 955 | $\begin{array}{r} 153 \\ 7 \end{array}$ | $\begin{array}{r} 382 \\ 3 \end{array}$ | $\begin{array}{r} 614 \\ 8 \end{array}$ | $\begin{array}{r} 1529 \\ 0 \end{array}$ | $\begin{array}{r} 2459 \\ 0 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1756 \\ 7 \end{array}$ | $\begin{array}{r} 2183 \\ 1 \end{array}$ | $\begin{array}{r} 1755 \\ 3 \end{array}$ | $\begin{array}{r} 2183 \\ 1 \end{array}$ | $\begin{array}{r} 1755 \\ 6 \end{array}$ | $\begin{array}{r} 2183 \\ 2 \end{array}$ |
| 247 | 988 | $\begin{array}{r} 156 \\ 7 \end{array}$ | $\begin{array}{r} 395 \\ 3 \end{array}$ | $\begin{array}{r} 626 \\ 8 \end{array}$ | $\begin{array}{r} 1581 \\ 2 \end{array}$ | $\begin{array}{r} 2507 \\ 0 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1698 \\ 0 \end{array}$ | $\begin{array}{r} 2141 \\ 3 \end{array}$ | $\begin{array}{r} 1697 \\ 6 \end{array}$ | $\begin{array}{r} 2141 \\ 3 \end{array}$ | $\begin{array}{r} 1697 \\ 6 \end{array}$ | $\begin{array}{r} 2141 \\ 4 \end{array}$ |
| 248 | $\begin{array}{r} 102 \\ 2 \end{array}$ | $\begin{array}{r} 159 \\ 7 \end{array}$ | $\begin{array}{r} 408 \\ 9 \end{array}$ | $\begin{array}{r} 638 \\ 8 \end{array}$ | $\begin{array}{r} 1635 \\ 6 \end{array}$ | $\begin{array}{r} 2555 \\ 1 \end{array}$ | 8 | 9 | 10 | 11 | 12 | 13 | $\begin{array}{r} 1641 \\ 6 \end{array}$ | $\begin{array}{r} 2101 \\ 0 \end{array}$ | $\begin{array}{r} 1641 \\ 2 \end{array}$ | $\begin{array}{r} 2101 \\ 0 \end{array}$ | $\begin{array}{r} 1641 \\ 2 \end{array}$ | $\begin{array}{r} 2101 \\ 1 \end{array}$ |
| 249 | $\begin{array}{r\|} \hline 105 \\ 8 \end{array}$ | $\begin{array}{r} 162 \\ 8 \end{array}$ | $\begin{array}{r} 423 \\ 6 \end{array}$ | $\begin{array}{r} 651 \\ 2 \end{array}$ | $\begin{array}{r} 1694 \\ 3 \end{array}$ | $\begin{array}{r} 2604 \\ 7 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | $\begin{array}{r} 3171 \\ 4 \end{array}$ | $\begin{array}{r} 2061 \\ 0 \end{array}$ | $\begin{array}{r} 3168 \\ 5 \end{array}$ | $\begin{array}{r} 2061 \\ 0 \end{array}$ | $\begin{array}{r} 3168 \\ 6 \end{array}$ | $\begin{array}{r} 2061 \\ 1 \end{array}$ |
| 250 | $\begin{array}{r} \hline 109 \\ 8 \end{array}$ | $\begin{array}{r} 166 \\ 0 \end{array}$ | $\begin{array}{r} 439 \\ 4 \end{array}$ | $\begin{array}{r} 664 \\ 0 \end{array}$ | $\begin{array}{r} 1757 \\ 5 \end{array}$ | $\begin{array}{r} 2655 \\ 9 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | $\begin{array}{r} 3055 \\ 9 \end{array}$ | $\begin{array}{r} 2021 \\ 3 \end{array}$ | $\begin{array}{r} 3054 \\ 5 \end{array}$ | $\begin{array}{r} 2021 \\ 3 \end{array}$ | $\begin{array}{r} 3054 \\ 7 \end{array}$ | $\begin{array}{r} 2021 \\ 4 \end{array}$ |
| 251 | $\begin{array}{r} 113 \\ 9 \end{array}$ | $\begin{array}{r} 169 \\ 2 \end{array}$ | $\begin{array}{r} 455 \\ 9 \end{array}$ | $\begin{array}{r} 676 \\ 8 \end{array}$ | $\begin{array}{r} 1823 \\ 7 \end{array}$ | $\begin{array}{r} 2707 \\ 1 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | $\begin{array}{r} 2945 \\ 9 \end{array}$ | $\begin{array}{r} 1983 \\ 1 \end{array}$ | $\begin{array}{r} 2944 \\ 0 \end{array}$ | $\begin{array}{r} 1983 \\ 1 \end{array}$ | $\begin{array}{r} 2943 \\ 8 \end{array}$ | $\begin{array}{r} 1983 \\ 1 \end{array}$ |
| 252 | $\begin{array}{r} 118 \\ 4 \end{array}$ | $\begin{array}{r} 172 \\ 5 \end{array}$ | $\begin{array}{r} 473 \\ 7 \end{array}$ | $\begin{array}{r} 690 \\ 0 \end{array}$ | $\begin{array}{r} 1894 \\ 9 \end{array}$ | $\begin{array}{r} 2759 \\ 9 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | $\begin{array}{r} 2833 \\ 9 \end{array}$ | $\begin{array}{r} 1945 \\ 1 \end{array}$ | $\begin{array}{r} 2833 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 1945 \\ 1 \end{array}$ | $\begin{array}{r} 2833 \\ 2 \end{array}$ | $\begin{array}{r} 1945 \\ 2 \end{array}$ |
| 253 | 123 2 | 175 9 | 492 9 | 703 6 | $\begin{array}{r} 1971 \\ 8 \end{array}$ | $\begin{array}{r} 2814 \\ 3 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | $\begin{array}{r} 2723 \\ 5 \end{array}$ | $\begin{array}{r} 1907 \\ 5 \end{array}$ | $\begin{array}{r} 2723 \\ 0 \end{array}$ | $\begin{array}{r} 1907 \\ 5 \end{array}$ | $\begin{array}{r} 2722 \\ 7 \end{array}$ | $\begin{array}{r} 1907 \\ 6 \end{array}$ |


| Qinde <br> $x$ | IQ_Scale |  |  |  |  |  | FQ_Shift |  |  |  |  |  | FQ_Quant |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  | 8b |  | 10b |  | 12b |  |
|  | DC | AC | DC | AC | DC | AC | $\begin{aligned} & \text { D } \\ & \text { C } \end{aligned}$ | $\begin{aligned} & \mathbf{A} \\ & \mathbf{C} \end{aligned}$ | D | A | D | A | DC | AC | DC | AC | DC | AC |
| 254 | $\begin{array}{r} 128 \\ 2 \end{array}$ | $\begin{array}{r} 179 \\ 3 \end{array}$ | 513 0 | 717 2 | $\begin{array}{r} 2052 \\ 1 \end{array}$ | $\begin{array}{r} 2868 \\ 7 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | 2617 3 | 1871 4 | $\begin{array}{r} 2616 \\ 3 \end{array}$ | $\begin{array}{r} 1871 \\ 4 \end{array}$ | 2616 2 | $\begin{array}{r} 1871 \\ 4 \end{array}$ |
| 255 | 133 6 | 182 8 | 534 7 | 731 2 | 2138 7 | $\begin{array}{r} 2924 \\ 7 \end{array}$ | 9 | 9 | 11 | 11 | 13 | 13 | 2511 5 | 1835 5 | 2510 1 | $\begin{array}{r} 1835 \\ 5 \end{array}$ | $\begin{array}{r} 2510 \\ 2 \end{array}$ | $\begin{array}{r} 1835 \\ 6 \end{array}$ |

VP9 SB, CU/PU and TU Sizes - Encoder Only

## CU/PU/TU Partitioning Configurations

| SB size | CU size | min/max TU range |
| :--- | :--- | :--- |
| $64 \times 64$ | $64 \times 64$ | $32 \times 32 . .4 \times 4$ |
|  | $32 \times 32$ | $32 \times 32 . .4 \times 4$ |
|  | $16 \times 16$ | $16 \times 16 . .4 \times 4$ |
|  | $8 \times 8$ | $8 \times 8 . .4 \times 4$ |

## PU Options for a Given CU

| Current CU size | Possible CU sizes | Allowed CU/PU partition types. |
| :--- | :--- | :--- |
| $64 \times 64$ | $64 \times 64$ | $2 N \times 2 N, 2 N \times N, N \times 2 N$ |
|  | $32 \times 32$ | $2 N \times 2 N, 2 N \times N, N \times 2 N$ |
|  | $16 \times 16$ | $2 N \times 2 N, 2 N \times N, N \times 2 N$ |
|  | $8 \times 8$ | $2 N \times 2 N, 2 N \times N, N \times 2 N, N \times N$ |

## Definition of the VP9 CU Record Structure - Encoder Only

he following table defines the CU record structure as indirect data to the PAK Object Command. Entries are DW based (4 bytes) and cache aligned. This memory surface is pointed to by the HCP Indirect CU Object Base Address in the HCP_IND_OBJ_BASE_ADDR_STATE Command.

## VP9 CU Record Structure Definition (Packed CU)

## VP9 Compact CU Packet:

| R0.7 | $31: 21$ | Reserved MBZ |
| :--- | :--- | :--- |
|  | 20 | Modified Flag (should not be used by HW) |


|  | This bit is used by VME to alert kernel of modifications. SRM and FBR can modify the CU Bit Cost and CU Errors. |
| :---: | :---: |
|  | $0=$ No modification to the CU Bit Cost and CU Error. |
|  | 1 = Modifications to the CU Bit Cost or CU Error or both. |
|  | Note: HPM will set this to zero. |
| 19 | Reserved |
| 18 | interpred_comp1 |
|  | Interpred comp mode for Part1 |
|  | 0 : Single |
|  | 1: Compound(ref_refframe1>intra) |
| 17 | Reserved |
| 16 | interpred_comp0 |
|  | Interpred comp mode for Part0 |
|  | 0: Single |
|  | 1: Compound(ref_refframe1>intra) |
| 15 | cu_pred_mode1 |
|  | Pred mode for part1 in raster scan order |
|  | cu_pred_mode=intra means ref_refframe $0=$ intra |
|  | 0: Intra |
|  | 1: Inter |
| 14 | cu_pred_mode0 |
|  | Pred mode for part0 in raster scan order |
|  | cu_pred_mode=intra means ref_refframe $0=$ intra |
|  | 0: Intra |
|  | 1: Inter |
| 13:12 | CU_part_mode |
|  | 0: $2 \mathrm{~N} \times 2 \mathrm{~N}$, |
|  | 1: 2 NxN , |
|  | 2: Nx 2 N , |
|  | 3: NxN (8x8 only) |
| 11:8 | intra_chroma_mode[0] |
|  | 0:DC_PRED |
|  | 1:V_PRED |
|  | 2:H_PRED |
|  | 3:TM_PRED |
|  | 4:D45_PRED |
|  | 5:D135_PRED 6:D117_PRED 7:D153_PRED 8:D207_PRED |
|  | 9:D63_PRED |



|  |  | 5:D135 PRED |
| :---: | :---: | :---: |
|  |  | 6:D117_PRED |
|  |  | 7:D153_PRED |
|  |  | 8:D207_PRED |
|  |  | 9:D63_PRED |
|  | 11:10 | Reserved |
|  | 9:6 | intra_mode[2][3:0] |
|  |  | Luma pred mode for part2 |
|  |  | 0:DC_PRED |
|  |  | 1:V_PRED |
|  |  | 2:H_PRED |
|  |  | 3:TM_PRED |
|  |  | 4:D45_PRED |
|  |  | 5:D135_PRED |
|  |  | 6:D117_PRED |
|  |  | 7:D153_PRED |
|  |  | 8:D207_PRED |
|  |  | 9:D63_PRED |
|  | 5:4 | Reserved |
|  | 3:0 | intra_mode[1][3:0] |
|  |  | Luma pred mode for part1 |
|  |  | 0:DC_PRED |
|  |  | 1:V_PRED |
|  |  | 2:H_PRED |
|  |  | 3:TM_PRED |
|  |  | 4:D45_PRED |
|  |  | 5:D135_PRED |
|  |  | 6:D117_PRED |
|  |  | 7:D153_PRED |
|  |  | 8:D207_PRED |
|  |  | 9:D63_PRED |
| R0.5 | 31:30 | Reserved |
|  | 29:28 | MotionComp_flttype[1] |
|  |  | 0: EIGHTTAP |
|  |  | 1: EIGHTTAP_SMOOTH |
|  |  | 2: EIGHTTAP_SHARP |
|  |  | 3: BILINEAR |
|  |  | HW will use this filtertype if SWITCHABLE=1 in pic state; |


|  | Used for part1 of blocks > 8x8 |
| :---: | :---: |
| 27:26 | Reserved |
| 25:24 | MotionComp_flttype[0] |
|  | 0: EIGHTTAP |
|  | 1: EIGHTTAP_SMOOTH |
|  | 2: EIGHTTAP_SHARP |
|  | 3: BILINEAR |
|  | HW will use this filtertype if SWITCHABLE=1 in pic state; |
|  | Used for part0 |
| 23 | Reserved |
| 22:20 | SegmentIdx[1] |
|  | Segment 0 to 7 |
|  | SegmentID for part1 of blocks > 8x8 |
| 19 | Reserved |
| 18:16 | Segmentldx[0] |
|  | Segment 0 to 7 |
|  | SegmentID for part0 of blocks > 8x8 |
| 15 | segmentPredFlag1 |
|  | 0: Disable |
|  | 1: Enable |
|  | Segment Prediction disable for Part1 |
| 14 | segmentPredFlag0 |
|  | 0: Disable |
|  | 1: Enable |
|  | Segment Prediction disable for Part0 |
| 13:4 | Reserved |
| 3:2 | TU_SIZE[1] |
|  | $0=4 \times 4$ |
|  | $1=8 \times 8$ |
|  | $2=16 \times 16$ |
|  | $3=32 \times 32$ |
|  | tu_size[2][1:0], tu_size[3][1:0] must be 0 ( $4 \times 4$ ) |
| 1:0 | TU_SIZE[0] |
|  | $0=4 \times 4$ |
|  | $1=8 \times 8$ |
|  | $2=16 \times 16$ |
|  | $3=32 \times 32$ |
|  | tu_size[2][1:0], tu_size[3][1:0] must be 0 ( $4 \times 4$ ) |


| R0.4 | 31:29 | QuantRound1 |
| :---: | :---: | :---: |
|  |  | Quantization Round value for Part1 ( $8 \times 8$ and below shapes will have the same round value) In VDEnc mode, this parameter is set to the QuantRound0. |
|  |  | 0:+1/16 |
|  |  | 1:+2/16 |
|  |  | 2:+3/16 |
|  |  | 3:+4/16 |
|  |  | 4:+5/16 |
|  |  | 5:+6/16(default) |
|  |  | 6:+7/16 |
|  |  | 7:+8/16 |
|  | 28:26 | QuantRound0 |
|  |  | Quantization Round value for Part0 ( $8 \times 8$ and below shapes will have the same round value) This parameter is equivalent to the RoundingSelect in the HEVC CU packet. |
|  |  | 0:+1/16 |
|  |  | 1:+2/16 |
|  |  | 2:+3/16 |
|  |  | 3:+4/16 |
|  |  | 4:+5/16 |
|  |  | 5:+6/16(default) |
|  |  | 6:+7/16 |
|  |  | 7:+8/16 |
|  | 25:14 | Reserved |
|  | 13:12 | ref_refframe1[1] |
|  |  | frame1(backward)reference frame id for part0 |
|  |  | HW uses if SegmentReferenceEnabled $=0$ in segment ID command |
|  |  | 0:intra |
|  |  | 1:last |
|  |  | 2:golden |
|  |  | 3:altref |
|  |  | Format = U2 |
|  | 11:10 | Reserved |
|  | 9:8 | ref_refframe1[0] |
|  |  | frame1(forward)reference frame id for part0 |
|  |  | HW uses if SegmentReferenceEnabled $=0$ in segment ID command |
|  |  | 0:intra |


|  |  | 1:last |
| :---: | :---: | :---: |
|  |  | 2:golden |
|  |  | 3:altref |
|  |  | Format = U2 |
|  | 7:6 | Reserved |
|  | 5:4 | ref_refframe0[1] |
|  |  | frame0(forward)reference frame id for part1 |
|  |  | HW uses if SegmentReferenceEnabled $=0$ in segment ID command |
|  |  | O:intra |
|  |  | 1:last |
|  |  | 2:golden |
|  |  | 3:altref |
|  |  | Format = U2 |
|  | 3:2 | Reserved |
|  | 1:0 | ref_refframe0[0] |
|  |  | frame0(forward)reference frame id for part0 |
|  |  | HW uses if SegmentReferenceEnabled $=0$ in segment ID command |
|  |  | O:intra |
|  |  | 1:last |
|  |  | 2:golden |
|  |  | 3:altref |
|  |  | Format = U2 |
| R0.3 | 31:16 | mvy_refframe1[1] |
|  |  | Frame1(Backward) MVy for part1 |
|  |  | Format = S13.2 (2's comp) |
|  | 15:0 | mvx_refframe1[1] |
|  |  | Frame1(Backward) MVx for part1 |
|  |  | Format = S13.2 (2's comp) |
| R0.2 | 31:16 | mvy_refframe1[0] |
|  |  | Frame1(Backward) MVy for part0 |
|  |  | Format = S13.2 (2's comp) |
|  | 15:0 | mvx_refframe1[0] |
|  |  | Frame1(Backward) MVx for part0 |
|  |  | Format = S13.2 (2's comp) |
| R0.1 | 31:16 | mvy_refframe0[1] |
|  |  | Frame0(Forward) MVy for part1 |
|  |  | Format = S13.2 (2's comp) |
|  | 15:0 | mvx_refframe0[1] |


|  |  | Frame0(Forward) MVx for part1 |
| :---: | :---: | :---: |
|  |  | Format = S13.2 (2's comp) |
| R0.0 | 31:16 | mvy_refframe0[0] |
|  |  | Frame0(Forward) MVy for part0 |
|  |  | Format = S13.2 (2's comp) |
|  | 15:0 | mvx_refframe0[0] |
|  |  | Frame0(Forward) MVx for part0 |
|  |  | Format = S13.2 (2's comp) |

Quant Scale and Filter Level Table

|  | Decode mode | Encode BRC first pass, or no BRC | Encode HW multi-pass BRC Subsequent Passes |
| :---: | :---: | :---: | :---: |
| Determination of base qindex | N/A | Directly from PIC_STATE, base_qindex | ```final_base_qindex = clip(0,255, base_qindex (from PIC_STATE) + accumulated delta from previous passes)``` |
| Determination of inverse quant scale of each block | Directly from SEGMENT_STATE | ```final_qindex = clip(0,255, clip(0, 255, base_qindex + // from PIC_STATE segment_q_delta) + // from SEGMENT_STATE chroma or AC delta // from PIC_STATE) iq_lookup_table[final_qindex];``` | ```final_qindex = clip(0,255, clip(0, 255, final_base_qindex + // from above segment_q_delta) + // from SEGMENT_STATE chroma or AC delta // from PIC_STATE) iq_lookup_table[final_qindex];``` |
| Determination of forward quant scale and shift of each block | N/A | fq_lookup_table[final_qindex]; | fq_lookup_table[final_qindex]; |
| Determination of base filter level | N/A | Directly from PIC_STATE (filter_level) <br> final_base_filter_level = filter_level (from PIC_STATE) | ```final_base_filter_level = clip(0, 63, filter_level (from PIC_STATE) + accumulated delta from previous passes)``` |
| Determination of final filter level of each block | Directly from SEGMENT_STATE | ```mask = final_base_filter_level > 31 ? -2 : -1; final_filter_level = clip(0,63, clip(0,63, base_filter_level + // from PIC_STATE segment_lf_delta) + // from SEGMENT_STATE) (ref_delta & mask) + // from PIC_STATE (mode_delta & mask) // from PIC_STATE );``` | ```mask = final_base_filter_level > 31 ? -2 : -1; final_filter_level = clip(0,63, clip(0,63, final_base_filter_level + // from above segment_lf_delta) + // from SEGMENT_STATE) (ref_\overline{delta & mask) + //} from PIC_STATE (mode_delta & mask) // from PIC_STATE );``` |

## intel.

When SW writes the uncompressed header for an encoded frame, it must downshift the mode_delta and ref_delta by 1, if the final_base_filter_level > 31.

## VP9 Allowed SB Size Encoder Only

The following table details the SB size allowed and the number of records per SB for the encoder.
Allowed SB Size - Encoder Only

| VP9 SB Size Allowed | Number of Records per SB |
| :--- | :--- |
| $64 \times 64$ | 64 |

Note: HW will support partial SBs within a frame boundary to a minimum CU8×8 granularity

## HCP PAK Data Structure

The following documents HCP PAK Data Structure.

## Tile Size and CU Stream-out Records

HEVC: Streamout0 cacheline is composed of 4 quarter cachelines, each containing information on CU skip flag, coding block flag for the TUs in a PU, residual/coefficient bit count for a PU, total bit count for CU, SB exceed limit flag. A typical streamout0 cacheline, therefore, has information on statistics for 4 PUs and Super Block exceed limit flag.

Pak pipeline streamout enable bit, set by HCP_PIPE_MODE_SELECT command, enables or disables the streamout.

| Context: |  |  | Programming Note |  |  |
| :--- | :--- | ---: | :--- | :--- | :---: |
| FU level statistics |  |  |  |  |  |
| Level | Width |  | Cacheline |  |  |
| PU | PU Skip Flag | 1 | qcacheline[0] | Packed in Quarter Cacheline in PU format |  |
| SB | SB exceed limit | 1 | qcacheline[1] | Packed in Quarter Cacheline in PU format <br> (valid on last PU of SB) |  |
|  | Reserved | 14 | qcacheline[15:2 | Reserved |  |
| PU | TU CBF Y/U/V | 48 | qcacheline[63:16] | Packed in Quarter Cacheline in PU format |  |
| PU | PU Coefficient Bit Count <br> (Only residual) | 18 | qcacheline[81:64] | Packed in Quarter Cacheline in PU format |  |
| PU | PU Bit Count (all PU Syntax) | 18 | qcacheline[113:96] | Packed in Quarter Cacheline in PU format |  |
|  | Reserved | 14 | qcacheline[127:114] | Reserved |  |

HEVC Streamout 1: Per Tile Quarter Cacheline

| Level | Field | Width | Cacheline | Comment |
| :--- | :--- | ---: | :--- | :---: |
| Tile | Tile Bit Count (header + data + tail) | 32 | cacheline[31:0] |  |
|  | Reserved(MBZ) | 32 | cacheline[63:32] |  |
|  | TilePositionX[15:0] | 16 | cacheline[79:64] |  |
|  | TilePositionY[15:0] | 16 | cacheline[95:80] |  |
|  | Reserved(MBZ) | 32 | cacheline[127:96] |  |

VP9: CU statistics record (individual PUs per record down to $8 \times 8$ only)

| Fields | Bits |  |
| :--- | :---: | :--- |
| Skip | $3: 0$ | Indicates Skip flag <br> Group 4 4x4s -> 4 bits |
| InterMode | $11: 4$ | InterMode: <br> 0 NEARESTMV, 1 NEARMV, 2 ZEROMV, 3NEWMV <br> Group 4 4x4s total 8 bits |
| Reserved | $15: 12$ |  |
| NZ coeff count | $28: 16$ | Number of non-zero coeffs; sum of YUV, 13bits |
| Reserved | $31: 29$ |  |
| NumBitsforCoeffs | $47: 32$ | Number of Bits for coefficients per block, 16bits |
| NumBitsforBlock | $63: 48$ | Number of Bits in block |

## Definition of the CU Record Structure- Encoder Only

The following table defines the CU record structure as indirect data to the PAK Object Command. Entries are DW based (4 bytes) and cache aligned. This memory surface is pointed to by the HCP Indirect CU Object Base Address in the HCP_IND_OBJ_BASE_ADDR_STATE Command.

## CU Record Structure Definition

Intel restriction max 16 TU per CU, max 256 TUs in a CU.
Definition of the CU Record Structure for VME Interface - Encoder Only

| DWord | Bitfield | Definition |
| :---: | :---: | :--- |
| R0.7 | 31 | CU_qp sign <br> Indicates sign bit for QP. <br> Must be zero for 8bit mode |
|  | $30: 24$ | CU_qp <br> Note: HPM will set this to zero. This is a pass through for FBR and SRM. Kernel needs to populate <br> this field before calling PAK. <br> Magnitue of CU level QP. <br> Valid range: 0 to 51 for 8bit mode <br> -12 to 51 for 10bit mode <br> $-24 ~ t o ~ 51 ~ f o r ~ 12 b i t ~ m o d e ~$ |


| DWord | Bitfield | Definition |
| :---: | :---: | :---: |
|  |  | QP can change at CU level <br> Restriction: diff_cu_qp_delta_depth must be equal to either 0 or (Icu_size - min_cu_size) |
|  | 23 | zero_out_coefficients <br> 0 : Do not force coefficients to zero for entire CU <br> 1: Force coefficients to zero for entire CU <br> This bit must be zero in VDenc mode |
|  | 23 | zero_out_coefficients_Y <br> 0 : Do not force coefficients to zero in Luma block <br> 1: Force coefficients to zero in Luma block |
|  | 22 | IPCM_enable <br> If IPCM is enabled, then entire CU is IPCM predicted. Both PU and TU sizes should be same as CU size. Cu_pred_mode is ignored when IPCM is enbled. <br> 1- enable IPCM <br> O-disable IPCM <br> Note: Supports 8b only <br> Note: Supports 8, 10 and 12bits. <br> Note: HW ignores this bit for RhoDomain calculations so the statics will be slightly inaccurate. |
|  | 21 | Last CU of LCU Flag <br> Set to 1 , if the current CU is the last one inside the current LCU (for VDENC only). |
|  | 20 | Modified Flag (should not be used by HW) |
|  | 19:18 | InterPred_IDC_ MV1 |
|  | 17:16 | InterPred_IDC_ MV0 |
|  | 15 | cu_pred_mode |
|  | 14:12 | CU_part_mode <br> Note: NxN CU_part_mode is used by RPM only in VME. It is used to generate predicted pixels using different prediction modes per $4 \times 4$ sub-block. i.e each $4 \times 4$ sub-block can have its own prediction mode. <br> Note: 2 NxN and N2XN intra is only valid for VP9. VP9 supports $32 \times 16,16 \times 32,16 \times 8$ and $8 \times 16$ Intra parititions. <br> Luma Intra Mode indicates the intra prediction mode for $4 \times 4 \_0$. The additional prediction modes are overloaded on R0.6 [23:0] in this case. |
|  | 11 | CU_transquant_bypass_flag |
|  | 10:8 | Chroma Intra Mode <br> 0: DM (use Luma mode, from block 0 if NxN ) <br> 1 : Reserved (supposedly to be defined for LM mode) <br> 2: Planar |


| DWord | Bitfield | Definition |  |
| :---: | :---: | :---: | :---: |
|  |  | 3: Vertical <br> 4: Horizontal <br> 5: DC <br> Note: Also indicates Chroma Intra Mode for block0 for 4:2:2 and 4:4:4. |  |
|  | 7:6 | CU Size |  |
|  | 5:0 | Luma Intra Mode |  |
| R0.6 | 31:30 | SCC CU Cod | ding Mode (for VDENC only) |
|  | 29 | Palette Transpose Flag (for VDENC only) <br> Set to 1 , if the palette indices of the current CU are to be transposed. |  |
|  | 28 | Palette Transpose Flag (for VDENC only) <br> Set to 1 when there is at least one pixel is coded with escape code. |  |
|  | 27:24 | TU Count M1 <br> Note: Intel restriction max 16 TU per CU (however spec allows up to 256 TUs). |  |
|  | 23:22 | Reserved MBZ |  |
|  | 21:18 | Rounding Select <br> This select is used to pick up the threshold table in the PAK for RhoDomain. It is also used for quantization.This is generated based on CU type, rounding threshold and rounding offset in the VDEnc. <br> Note: This Rounding Select used after Quantization only when RhoDomain is ON in VDenc Mode. <br> Format: U4 |  |
|  | 17:12 | Luma Intra Mode 4x4_3 <br> Final explicit Luma Intra Mode $4 \times 4 \_1$. Valid values $0 . .34$ <br> Note: CU_part_mode==NxN |  |
|  | 11:6 | Luma Intra Mode 4x4_2 <br> Final explicit Luma Intra Mode $4 \times 4 \_1$. Valid values $0 . .34$ Note: CU_part_mode==NxN |  |
|  | 5:0 | Luma Intra Mode 4x4_1 |  |
| R0.5 | 31:0 | TU Size <br> Note: HPM will set this to zero. This is a pass through for FBR and SRM. Kernel needs to populate this field before calling PAK. |  |
| R0.4 | 31:16 | TU_YUV_Transform_Skip |  |

## intel.



## R0.0

Exists if
(CU_Pred_Mode=0, IntraCU)

31:27 $\quad$ Reserved MBZ
26:24 Chroma Intra Mode second best
DM This is the chroma Intra mode that corresponds to the "Luma Intra Mode second best" that is derived assuming the top or left neighbor is not available.

0 : DM (use Luma mode, from block 0 if NxN )
1 : Reserved (supposedly to be defined for LM mode)

|  |  | 2: Planar <br> 3: Vertical <br> 4: Horizontal <br> 5: DC |
| :---: | :---: | :---: |
|  | 23:18 | Luma Intra Mode second best 4x4_3 Valid only when CU_part_mode $==N x N$. Valid values $0 . .34$ |
|  | 17:12 | Luma Intra Mode second best 4x4_2 <br> Valid only when CU_part_mode $==\mathrm{NxN}$. |
|  | 11:6 | Luma Intra Mode second best 4x4_1 Valid only when CU_part_mode $==N \times N$. Valid values $0 . .34$ |
|  | 5:0 | Luma Intra Mode second best <br> When slices are dynamically terminated in the PAK, this Luma Intra Mode is used for the CUs when only the left or only the top neighbor is available. When both top and left neighbors are not available, PAK defaults to DC mode for those CUs for both Luma and Chroma Intra modes. <br> Valid values $0 . .34$ |


| Programming the CU Palette Map: |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Code Name <br> (Command <br> Type) | Code[1:0] <br> ( <br> Data[76:75] | End = Data[74] | Valid[1:0]= <br> Data[73:72] | Payload[...] |
| REUSED <br> FLAG | 00 |  |  | Data[63:0] |
| REUSED <br> FLAG | 00 |  | Max: 2 Colors per clock. <br> Valid[1:0]=11 or 01 <br> Valid[1:0]=00 means No <br> NEW COLORS at all | Data[71:36], Data[35:0] <br> 36 bits/Pixel with 12 bits/component. |
| NEW <br> COLORS | 01 | End=1 on the <br> last New Colors |  | Data[63:0] |
| NEW <br> COLORS ... | 01 | 10 |  |  |


|  |  |  |  | $4 \times 1$ after 4x1 ... till CU right edge. <br> Escape_Map[3:0]=Data[35:32] |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| INDEX ... | 10 | End=1 on the <br> last Index of CU |  |  |  |
| ESCAPE | 11 |  | Max: 2 Escapes per clock. <br> Valid[1:0]=11 or 01 <br> Valid[1:0]=00 means No <br> ESCAPE at all. | Data[71:36], Data[35:0] <br> 36 bits/Pixel with 12 bits/component <br> Max number of ESCAPE $=25 \%$ of CU Pixels. |  |
| ESCAPE ... | 11 | End=1 on the <br> last Escape of CU |  |  |  |

HEVC LCU, CU, TU, and PU Sizes - Encoder Only
HEVC LCU/CU Partitioning Configurations

| LCU size | min CU size | CU Depth | Hierarchical Depth=CU Depth+1 |
| :--- | :--- | :--- | :--- |
| $64 \times 64$ | $64 \times 64$ | 0 | 1 |
|  | $32 \times 32$ | 1 | 2 |
|  | $16 \times 16$ | 2 | 3 |
|  | $8 \times 8$ | 3 | 4 |
| $32 \times 32$ | $32 \times 32$ | 0 | 1 |
|  | $16 \times 16$ | 1 | 2 |
|  | $8 \times 8$ | 2 | 3 |
| $16 \times 16$ | $16 \times 16$ | 0 | 1 |
|  | $8 \times 8$ | 1 | 2 |
| $8 \times 8$ | $8 \times 8$ | X | Not allowed in spec |

HEVC PU Options for a Given CU

| Current CU size (leaf node) | min CU sizes (Pic State) | Allowed PU partition types. |
| :---: | :---: | :---: |
| $64 \times 64$ (2Nx2N) <br> Must be a LCU | $64 \times 64$ | Skip: 2Nx2N <br> Intra: 2Nx2N, NxN <br> Inter: 2Nx2N, 2NxN, Nx2N, NxN |
|  | $32 \times 32$ | Skip: 2Nx2N <br> Intra : $2 \mathrm{~N} \times 2 \mathrm{~N}$ (no NxN defined in the spec.) <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, |

intel.

| Current CU size (leaf node) | min CU sizes (Pic State) | Allowed PU partition types. |
| :---: | :---: | :---: |
|  |  | nRx2N |
|  | 16x16 | Skip : 2Nx2N <br> Intra : $2 \mathrm{~N} \times 2 \mathrm{~N}$ (no NxN defined in the spec.) <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, nRx2N |
|  | $8 \times 8$ | Skip : 2Nx2N <br> Intra : $2 \mathrm{~N} \times 2 \mathrm{~N}$ (no NxN defined in the spec.) <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, nRx2N |
| $32 \times 32$ (2Nx2N) <br> Can or is not a LCU | $32 \times 32$ | Skip: 2Nx2N <br> Intra: 2Nx2N, NxN <br> Inter: 2Nx2N, 2NxN, Nx2N, NxN |
|  | $16 \times 16$ | Skip: 2Nx2N <br> Intra: 2Nx2N <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, nRx2N |
|  | $8 \times 8$ | Skip : 2Nx2N <br> Intra: 2Nx2N <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, nRx2N |
| 16x16 (2Nx2N) <br> Can or is not a LCU | $16 \times 16$ | Skip: 2Nx2N <br> Intra: 2Nx2N, NxN <br> Inter: 2Nx2N, 2NxN, Nx2N, NxN |
|  | 8x8 | Skip: 2Nx2N <br> Intra: 2Nx2N <br> Inter: 2Nx2N, 2NxN, Nx2N, 2NxnU, 2NxnD, nLx2N, nRx2N |
| 8x8 (2Nx2N) <br> Cannot be a LCU | 8x8 | Skip: 2Nx2N <br> Intra : $2 \mathrm{~N} \times 2 \mathrm{~N}$ and NxN <br> Inter: $2 \mathrm{~N} x 2 \mathrm{~N}, 2 \mathrm{NxN}, \mathrm{Nx} 2 \mathrm{~N}$ (both NxN and AMP are not |


| Current CU size (leaf node) | min CU sizes (Pic State) | Allowed PU partition types. |
| :--- | :--- | :--- |
|  |  | allowed for $8 \times 8$ inter CU) |

Note: In an $8 \times 8$ Inter CU NxN isn't allowed if the SPS parameter disable_inter_4x4 is 1 . In Main profile currently this flag is always 1 .
U.D, L and R (Up, Down, Left and Right)
$n=1 / 4$ or $3 / 4$.
HEVC TU Partitioning for a Given CU

| $\begin{aligned} & \text { CU } \\ & \text { size } \end{aligned}$ | $\begin{aligned} & \text { TU } \\ & \text { size } \end{aligned}$ | TU Depth | Max Depth=TU Depth+1 | PAK supported TU sizes and corresponding number of TUs in CU |
| :---: | :---: | :---: | :---: | :---: |
| 64x64 | 64x64 | 0 | 1 | no $64 \times 64$ transform, so automatically breakdown into 4 $32 \times 32$ TUs. |
|  | $32 \times 32$ | 1 | 2 | number of TUs in CU $=4$ |
|  | 16x16 | 2 | 3 | number of TUs in CU $=16$ |
|  | $8 \times 8$ | 3 | 4 | this configuration is currently not supported. |
|  | $4 \times 4$ | 4 | 5 | this configuration is currently not supported. |
| $32 \times 32$ | $32 \times 32$ | 0 | 1 | number of TUs in CU $=1$ |
|  | $16 \times 16$ | 1 | 2 | number of TUs in $\mathrm{CU}=4$ |
|  | $8 \times 8$ | 2 | 3 | number of TUs in CU $=16$ |
|  | $4 \times 4$ | 3 | 4 | this configuration is currently not supported. |
| 16x16 | $16 \times 16$ | 0 | 1 | number of TUs in CU $=1$ |
|  | $8 \times 8$ | 1 | 2 | number of TUs in CU $=4$ |
|  | $4 \times 4$ | 2 | 3 | number of TUs in CU $=16$ |
| $8 \times 8$ | $8 \times 8$ | 0 | 1 | number of TUs in CU = 1 |
|  | $4 \times 4$ | 1 | 2 | number of TUs in CU $=4$ |

The actual level of partitioning is governed by

- MaxTUSize and MinTUSize in Pic State.
- max_transform_hierarchy_depth_inter <= 2 (intel restriction) DW4 bit 3:2 Pic State
- max_transform_hierarchy_depth_intra < = 2 (intel restriction) DW4 bit 1:0 Pic State


## Allowed LCU Size - Encoder Only

The following table details the LCU size allowed and the number of records per LCU for the encoder.

| LCU Size Allowed | Fixed Number of Records per LCU |
| :---: | :---: |
| $64 \times 64$ | 64 |
| $32 \times 32$ | 16 |
| $16 \times 16$ | 4 |

Note: 0.5 CL per CU record in VME mode and 1 CL per CU record in extENC mode.

## HEVC/VP9 PAK Frame Statistics

PAK outputs frame level statistics for RhoDomain, SSE, slice size conformance features and LCU statistics. The RhoDomain and Slice Size conformance parameters are exclusive only to HEVC. The SSE and LCU statistics are for both HEVC and VP9.

## HEVC Frame Statistics

## SliceSizeConformance



[^0]SSE Statistics

| .. 33 | 63:48 | Reserved: MBZ |
| :---: | :---: | :---: |
|  | 47:0 | Frame Luma SSE <br> MSB word of the Sum square Error statistics for the luma pixels in the current frame. <br> The internal $4 \times 4$ subblock SSE is 24 -bits. This is accumulated across the frame for all $4 \times 4$ s and clamped to 48-bits. <br> Format: U48 |
| 34.35 | 63:48 | Reserved: MBZ |
|  | 47:0 | Frame Chroma Cb SSE <br> Sum square Error statistics for Cb pixels in the current frame. <br> The internal $4 \times 4$ subblock SSE is 24 -bits. This is accumulated across the frame for all $4 \times 4 \mathrm{~s}$ and clamped to 48-bits. <br> Format: U48 |
| 36.37 | 63:48 | Reserved: MBZ |
|  | 47:0 | Frame Chroma Cr SSE <br> Sum square Error statistics for Cr pixels in the current frame. <br> The internal $4 \times 4$ subblock SSE is 24 -bits. This is accumulated across the frame for all $4 \times 4 \mathrm{~s}$ and clamped to 48-bits. <br> Format: U48 |
| 38 | 31:16 | Class0 Zone1 4X4 SUBBLKS SSE Count <br> This parameter indicates the count of the nu4×4 subblkser of macro-blocks in the current frame whose Sum square Error (SSE) met the ClassO Zone1 SSE threshold requirements. <br> The output count is a multiple of 16 . The value is internally » 4 . <br> Format: U16 |
|  | 15:0 | Class0 Zone0 4X4 SUBBLKS SSE Count <br> This parameter indicates the count of the nu $4 \times 4$ subblkser of macro-blocks in the current frame whose Sum square Error (SSE) met the ClassO Zone0 SSE threshold requirements. <br> The output count is a multiple of 16 . The value is internally » 4 . <br> Format: U16 |
| 39 | 31:16 | Max Class0 4X4 SUBBLKS SSE <br> The maximum macro-block sum square error for the $\mathrm{Y}+\mathrm{U}+\mathrm{V}$ pixels for the macro-blocks that were in Class 0. |


|  |  | This is clamped to 16-bits. <br> The internal 4×4 subblock SSE is 24-bits. It is » 4 before the threshold check for zone <br> classification and Max 4×4 SSE clamping. <br> Format: U16 |
| :--- | :--- | :--- |
| 15:0 | Class0 Zone2 4X4 SUBBLKS SSE Count <br> This parameter indicates the count of the nu4×4 subblkser of macro-blocks in the current <br> frame whose Sum square Error (SSE) met the Class0 Zone2 SSE threshold requirements. <br> The output count is a multiple of 16. The value is internally » 4. <br> Format: U16 |  |
| 40-55 | $31: 0$ | SSE Statistics for Class1-8. <br> (Each) <br> Class1-8 Zone0 4X4 SUBBLKS SSE Count <br> Class1-8 Zone0 4X4 SUBBLKS SSE Count <br> Class1-8 Zone0 4X4 SUBBLKS SSE Count <br> Max Class1-8 4X4 SUBBLKS SSE |
| SSE statistics for Class 1-8, see DW SSE Class 0 statistics for format. |  |  |

## HEVC Error Concealment

The HCP implements an error concealment policy, which is always enabled and cannot be disabled. The objective is that the HCP will always complete a frame/field workload by either decoding the bit stream normally until it finishes the workload or by concealing blocks until the slice or workload is completed. It should never be allowed to hang.

Error concealment, implemented by the HCP hardware, is configured for each slice in the HCP_BSD_OBJECT command. The following information in the HCP_BSD_OBJECT command is utilized for error concealment.

- SliceStartCtbY, SliceStartCtbX: The current slice position specified in Ctb coordinates.
- NextSliceStartCtbY, NextSliceStartCtbX: The next slice position specified in Ctb coordinates. If the current slice is the last slice in the picture, the next slice values are set to $(0,0)$.
- LastSliceofPic: Indicates that the current slice is the last slice in the picture.
- slice_type: Indicates the picture type: I, P or B.

The host software will remove all extra slices in the picture. The HCP will not be given a workload that includes extra slices beyond the picture. The last slice in the picture will always be marked by the host software.

## intel.

The host software will remove any overlapping slices in the picture. The HCP will not be given a workload that includes overlapping slices in the picture.

A HCP_BSD_OBJECT command will include the current slice position and the next slice position. For nonerrored streams, it is guaranteed that the slice bit stream will be decoded by the HCP starting from the current slice position through to the Ctb (inclusive) adjacent to the Ctb indicated by the next slice position. HEVC Slice Decode for Non-errored Stream Cases illustrates the example of a non-errored stream decode starting with XXX.
HEVC Slice Decode for Non-errored Stream Cases


For error stream cases where the next slice position does not align itself with the last successfully decoded Ctb in the current slice, the HCP will conceal Ctbs from the last decoded Ctb in the current slice through to the last Ctb prior to the Ctb indicated by the next slice position. If the error occurs such that the current decoded Ctb cannot be decoded, the HCP will ensure that the current Ctb is written out by any means before writing out concealed Ctbs for the remaining Ctbs in the current slice. In the case of the last slice in a picture, the HCP will conceal Ctbs from the last decoded Ctb in the current slice through to the last Ctb position in the picture indicated by the resolution of the picture in the HCP_PICT_STATE command. HEVC Slice Decode for Missing Blocks in a Slice illustrates the case described.

HEVC Slice Decode for Missing Blocks in a Slice


Since the host software removes overlapping slices, the next slice position will never be equal to or less than the current slice position.

A concealed Ctb for an I-slice is constructed by the HCP specifying the Intra_Planar prediction mode for the Ctb .

A concealed Ctb for a P-slice is constructed by the HCP specifying the skip_flag.
A concealed Ctb for a B-slice is constructed by the HCP specifying the skip_flag.

## HEVC Register Definitions

The Message Channel Interface is a read-only bus used to access the HCP status registers. All registers are 32 bits where reserved bits return a value of zero and subtractive-decode is used to return $0 \times 0000$ for all register holes. The Unit ID is 28 h. For HCP, the address range is $0 \times 0001 \mathrm{E} 900 \mathrm{~h}$ to 0001 E 9 FFh .

## HCP Encoder Register Read/Write

| Register Name | Address | Tile-Based Engine OFF (Reads at FRAME boundary) | Tile-Based Engine ON (Reads at TILE ROW boundary) |
| :---: | :---: | :---: | :---: |
| HCP_BITSTREAM_BYTECOUNT_FRAME | 8'hA0 | Frame Byte Count per frame | Accumulated Frame Byte Count until current tile |
| HCP_BITSTREAM_BYTECOUNT_FRAME_NO_HDR | 8'hA4 | Frame Byte Count without header per frame | Accumulated Frame Byte Count without header until current tile |
| HCP_BITSTREAM_SE_BITCOUNT_FRAME | 8'hA8 | Syntax element bit count per frame | Accumulated Syntax element bit count until current tile |
| HCP_CABAC_BINCOUNT_FRAME | 8'hAC | Bin count per frame | Accumulated Bin count until current tile |
| HCP_CABAC_INSERTION_COUNT | 8'hB0 | Cabac Zero Word insertion byte count per frame | Cabac Zero Word insertion byte count per frame. <br> (only available at the last tile of the frame) |
| HCP_MIN_FRAME_PADDING_COUNT | 8'hB4 | Min Frame Padding byte count per frame | >Min Frame Padding byte count per frame. <br> (only available at the last tile of the frame) |
| HCP_IMAGE_STATUS_MASK | 8'hB8 | Frame level Mask bits (BRC Min, BRC Max, LCU Max mask bits) | >Frame level Mask bits (BRC Min, BRC Max, LCU Max mask bits). Updates every HCP_PIC_STATE i.e. per tile |
| HCP_IMAGE_STATUS_CONTROL | 8'hBC | Frame level Status Control bits. Cumulative Delta <br> Qp, Frame <br> Underflow/Overflow, LCU size exceed <br> flag are reflected per frame level. | >Some bits are updated tile/frame level. Driver updates Cumulative Delta Qp at the start of every tile row. LCU size exceed flag updates every tile. Frame Underflow/Overflow updates only at last tile in a frame. |
| HCP_QP_STATUS_COUNTO | 8'hC0 | Min and Max Qp from HFQ per frame | Min and Max Qp per tile. (if read at TILE ROW then last TILE of the row's update will be available) |
| HCP_QP_STATUS_COUNT1 | 8'hC4 | Cumulative Qp from HFQ per frame | Cumulative Qp per tile. (if read at TILE ROW then last TILE of |


| Register Name | Address | Tile-Based Engine OFF (Reads <br> at FRAME boundary) | Tile-Based Engine ON (Reads at <br> TILE ROW boundary) |
| :--- | :--- | :--- | :--- |
| HCP_SLICE_COUNT | 8 'hC8 | Slice count per frame | the row's update will be available) |
| HCP_BITSTREAM_BYTECOUNT_TILE | 8 'hCC | Slice count in a frame until current <br> tile Byte Count. Since read <br> happens at frame boundary, <br> it will reflect tile size of the last <br> tile in a frame | Current Tile Byte Count per tile. (if <br> read at TILE ROW then last <br> TILE of the row's update will be <br> available) |

## Register Attributes Description

Host Register Attributes gives the defined register tags and their description.

## Host Register Attributes

| Tag | Name | Description |
| :--- | :--- | :--- |
| R/W | Read/Write | Bit is read and writeable. |
| R/SW | Read/Special Write | Bit is readable. Write is only allowed once after a reset. |
| RO | Read Only | Bit is only readable, but writes have no effects. |
| WO | Write Only | Bit is only writeable, reads return zeros. |
| RV | Reserved | Bit is reserved and not visible. Reads will return 0, and writes have no effect. |
| NA | Not Accessible | This bit is not accessible. |

## HCP Decoder Register Map

This documents all HEVC Decoder MMIO Registers.

## HCP Decoder Register Descriptions

The HCP implements the following MMIO registers. A description of the register including its address and DWord descriptions are provided.

| Registers |
| :--- |
| HCP Decode Status |
| HCP_CABAC_Status |
| HCP Last Position |
| HCP PMU Status |
| HCP Picture Checksum cIdx0 |
| HCP Picture Checksum cIdx1 |

## Registers <br> HCP Picture Checksum cIdx2

## HCP Encoder Register Descriptions

| Register |
| :--- |
| HCP_BIN_CT - HCP Frame BitStream BIN Count |
| HCP_BITSTREAM_BYTECOUNT_FRAME_NO_HEADER - Reported Bitstream Output Byte Count without header <br> per Frame Register |
| HCP_BITSTREAMSE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only |
| HCP_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register |
| HCP_CABAC_INSERTION_COUNT - Reported Bitstream Output CABAC Insertion Count |
| HCP_MINSIZE_PADDING_COUNT - Bitstream Output Minimal Size Padding Count Report Register |
| HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control |
| HCP_QP_STATUS_COUNT - HCP Qp Status Count |
| HCP_UNIT_DONE - HCP Unit Done |
| HCP_IMAGE_STATUS_MASK - HCP Image Status Mask |
| HCP_SLICE_COUNT |
| Reported Bitstream Output Byte Count per Tile |

## Acronyms and Applicable Standards

## Acronyms and Abbreviations

The table below defines acronyms and abbreviations used in this document.

## Acronyms

| Acronym | Meaning |
| :--- | :--- |
| AAC | Advanced Audio Coding -- part of the MPEG specification, AAC is the latest development in audio <br> compression. It provides higher-quality audio reproduction than MPEG-1 Layer 3 (MP3), while <br> requiring nearly 50\% less data. It is defined in ISO/IEC 13818-7. |
| ADSL | Asymmetrical Digital Subscriber Line -- an asymmetrical DSL technology that takes advantage of <br> the one-way nature of most multimedia communication, and provides much faster data rates for <br> downstream (to the subscriber) then the upstream. |
| API | Application Programming Interface -- a set of routines used by an application program to request <br> and carry out low-level services performed by the operating system. |
| ARGB | Alpha Red Green Blue -- color channel components. |
| ARIB | Association of Radio Industries and Business -- designated by the Ministry of Public Management, <br> Home Affairs, Posts and Telecommunications (MPHPT) in Japan. ARIB members include <br> broadcasters, radio equipment manufacturers, telecommunication operators, and related <br> organizations. |
| ASP | Advanced Simple Profile - MPEG4-2 |


| Acronym | Meaning |
| :---: | :---: |
| ATSC | ATSC Advanced Television Systems Committee - an organization in US that establishes and promotes technical standards for advanced television systems, such as digital television (DTV). |
| BDU | Bit-stream Data Unit |
| BIST | Built In Self Test |
| BPP | Bits Per Pixel |
| BSD | Byte Stream Decoder |
| CA, CAM | Conditional Access, Conditional Access Module - the removable descrambling module implemented in digital cable or satellite television system. The data flows through the module, which can have any proprietary scrambling algorithm implemented, yet maintaining system interface compatibility. The CAMs are usually provided by the operators in the TV network. |
| CPU | Central Processing Unit |
| DAA | Direct Access Arrangement |
| DAC | Digital-to-Analog Converter |
| DDA | Digital Difference Analyzer |
| DDS | Direct Digital Synthesizer |
| DPB | Decoded Picture Buffer. This buffer holds the decoded pictures for reference and for output along with the currently decoding picture. This differs from the DPB in the standard, which only holds the decoded pictures for reference. |
| DVB | Digital Video Broadcasting -- a set of open worldwide standards that define digital broadcasting using existing satellite, cable, and terrestrial infrastructures. It uses MPEG-2 specification as a universal foundation and expands it with DVB data structures and processes DVB-compliant digital broadcasting and equipment is widely available to consumers and is indicated with the DVB logo. |
| DVB-S | Satellite television DVB standards, based on QPSK and 8-DPSK modulation. |
| DVB-T | Terrestrial television DVB standards, based on 2 k and 8k OFDM modulation. |
| DVD | Digital Versatile Disc |
| DVD-R | Recordable DVD. Since different disk formats are currently in use, including DVD-R,DVD+R, they are collectively mentioned as DVD-R in this document |
| DVI | Digital Visual Interface standard (EIA/CEA-861A). The standard defines a method for sending digital video signals over DVI and OpenLDI interface specifications. The standard is fully backward compatible with earlier DVI standards. New features include carrying auxiliary video information, such as aspect ratio and native video format information. |
| DVO | Digital Video Output - the parallel, low voltage signaling interface defined for $\operatorname{Intel}(\mathrm{R})$ video chipsets |
| $\begin{aligned} & \mathrm{DSL} \\ & \mathrm{xDSL} \end{aligned}$ | Digital Subscriber Line - transmission of data over copper telephone lines capable of bringing highbandwidth to subscribers. Many flavors of DSL are currently in use, which are collectively called xDSL throughout the document. |
| DSP | Digital Signal Processor |
| DST | Destination |
| DWord | A 32-bit word |
| ES | Elementary Streams -- the raw output of an encoder, containing only what is necessary for a |


| Acronym | Meaning |
| :---: | :---: |
|  | decoder to approximate the original picture or audio. |
| FIFO | First in First Out |
| FIR | Finite Impulse Response |
| FPU | Floating Point Unit |
| FW | Firmware running on the decoder controller, as used in Volume 4 of the Olo River Plus Silicon EAS |
| IDR | Instantaneous Decoding Refresh |
| $\begin{array}{\|l\|} \hline \text { IEEE } 1394 \\ 1394 \end{array}$ | IEEE 1394 or iLink* or FireWire* An IEEE electronics industry standard for connecting multimedia and computing Up to 63 devices can be attached to your PC via a single plug-and-socket connection. |
| $\begin{array}{\|l\|} \hline \text { IEEE } 802.11 \\ 802.11 \end{array}$ | The Institute for Electronics and Electrical Engineers (IEEE) wireless network specification. 802.11 g and 802.11a networks can transmit payload at the rates in excess 34Mbits/s and allow for the wireless transmission at distances from several dozen to several hundred feet indoors. |
| IF | Intermediate Frequency -- the fixed, relatively low-frequency carrier to which current programs are ported by the tuner. |
| GMCH | Graphics and Memory Control Hub -- a chip that connects the IA processor to memory and other components in PC. |
| HDD | Hard Disk Drive -- magnetic mass storage device used in media centers for audiovisual program recording. |
| HDMI | High Definition Multimedia Interface (HDMI). This interface is used between any audio/video source, such as a set-top box, DVD player, or A/V receiver, and an audio or video monitor, such as a DTV. HDMI supports standard, enhanced or high-definition video, plus multi-channel digital audio on a single cable. The format transmits all ATSC HDTV standards and supports eight-channel digital audio (at up to a 192 kHz sampling rate), with bandwidth to spare for future enhancements. |
| HDTV | High-Definition Television -- HDTV specifically refers to the highest-resolution formats of the 18 total DTV formats, true HDTV is generally considered to be 1,080 -line interlaced (1080i) or 720 -line progressive (720p). |
| HSR | Hidden Surface Removal |
| HW | Hardware |
| I/F | Interface |
| IEEE | IEEE 32-bit Floating Point number format representation |
| ISP | Image Synthesis Processor -- A collective term to describe all components of the hidden surface removal operation within the PowerVR architecture. |
| LOD | Level Of Detail -- used in texturing calculations. |
| LSB | Least Significant Bit |
| LUT | Look-up table |
| MBAFF | Block Adaptive Field Frame mode |
| MFD | Multi-Format Decoder |
| MMU | Memory Management Unit |
| MMMC | Multi-port, Multi-channel Memory Controller |
| MSA | Intel Micro Signal Architecture -- microprocessor architecture combining the features of |


| Acronym | Meaning |
| :---: | :---: |
|  | microcontroller and digital signal processor. MSA is used here as a synonym of the processor core used in Olo River Plus |
| MSB | Most Significant Bit |
| MPEG | Motion Picture Experts Group - Organization that develops standards for digital video and digital audio compression. |
| MPR | Inter Prediction Module |
| NAL | Network Abstraction Layer |
| NAL unit | Syntax structure in a H. 264 stream |
| NTSC | National Television System Committee, North American 525-line analog broadcast TV standard. |
| NIM | Network Interface Module - the integrated tuner and digital demodulator in the (satellite) TV systems. The DVB NIMs output MPEG transport stream. |
| NOP | No operation |
| OEM | Original Equipment Manufacturer |
| OGL/OpenGL | Open GL application programming interface |
| PAL | Phase Alternation Line - TV standard used in Europe. PAL uses 625 lines per frame, a 25 frames per second update rate and YUV color encoding. The number of visible pixels for PAL video is 768 x 576. |
| PCl | Peripheral Component Interconnect bus, a bi-directional bus defined in PCI 2.x specification |
| PES | Packetized Elementary Streams -- packetized streams are the ES streams arranged in data packets with PES header starting every packet. The syntax of the ES and PES is defined in MPEG. See definition for ES. |
| PIP | Picture In Picture display mode |
| POD | Point of Deployment conditional access module -- the removable conditional access module defined in the OpenCable* specification in US. |
| PPS | Picture Parameter set |
| PTS | Presentation time stamp |
| PVR | Personal Video Recorder, also PDR or personal digital recorder -- an interactive TV-recording device that records programs in digital format and allows users to search for/record shows based on type (for instance all basketball games or all episodes of a particular program). Users can also pause, rewind, stop, or fast-forward live programs with only a small time lag. |
| PWL | Piece-wise Linear |
| PXD | Pixel Decoder Module |
| RF | Radio Frequency - usually, modulated carriers which can be directly received by the tuners of TVs or radio receivers |
| RISC | Reduced Instruction Set Computer |
| RHW | Reciprocal Homogenous W -- W is a 3-D coordinate representation like X Y Z |
| RSB | Row Store Buffer |
| RTL | Register Transfer Language/Level |
| SEI | Supplementary Enhancement Information |


| Acronym |  |
| :--- | :--- |
| SIF | Semaphore Interface Module |
| SIMD | Single Instruction Multiple Data |
| SMPTE | Society of Motion Picture and Television Engineers |
| SOC | System on chip |
| SP | Simple Profile - MPEG4-2 |
| SPS | Sequence Parameter set |
| SRC | Source |
| SDTV | Standard-Definition Television -- a digital television system that is similar to current analog TV <br> standards in picture resolution and aspect ratio. Typical SDTV resolution is 480i or 480p. |
| STB | Set Top Box -- a device that effectively turns a television set into an interactive Internet device <br> and/or allows the television to receive and decode digital television (DTV) broadcasts. |
| TA | Tile Accelerator |
| TS | MPEG-2 Transport Stream -- a sequence of 188-byte packets carrying the multi-program <br> audiovisual data |
| TSP | Texture Shading Processor -- a collective term to describe all components of the texture, shading <br> and pixel blending operations within the PowerVR architecture. |
| VCL | Video Coded Layer |
| VCXO | Voltage Controlled Crystal Oscillator |
| VGP/ VGP Lite | Vertex Geometry Processor |
| VLC | Variable length coded. This refers to the collection of coding techniques that are used in VC1, and <br> include CABAC, CAVLC and Exp-Golomb. |
| VOL | Video Object Layer |
| VOP | Video Object Plane |
| WAN | Wide Area Network |
| WSS | Wide Screen Signaling |
| XDS | Extended Data Services -- data services sending data in line 21/283 of the analog NTSC TV signal |
| XSI | Intel(R) XScale(R) System Interconnect |
| X, Y, Z, W | 3-D coordinate representations |
| YUV | YUV texture format, primarily for video formats |

## VP9 Register Definitions

This section describes the VP9 Register Definitions as follows:

- Register Attributes Description
- VP9 Register Map
- VP9 Encoder Register Descriptions

Register Attributes Description
Host Register Attributes gives the defined register tags and their description.
Host Register Attributes

| Tag | Name | Description |
| :---: | :--- | :--- |
| R/W | Read/Write | Bit is read and writeable. |
| R/SW | Read/Special Write | Bit is readable. Write is only allowed once after a reset. |
| RO | Read Only | Bit is only readable, but writes have no effects. |
| WO | Write Only | Bit is only writeable, reads return zeroes. |
| RV | Reserved | Bit is reserved and not visible. Reads will return 0, and writes have no effect. |
| NA | Not Accessible | This bit is not accessible. |

## VP9 Encoder Register Descriptions

HCP_IMAGE_STATUS_MASK - HCP Image Status Mask
HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control
HCP_UNIT_DONE - HCP Unit Done

## MFX Pipe

## MFC_AVC_PAK_OBJECT Command

## PAK Object Inline Data Description

The Inline Data includes all the required MB encoding states, constitute part of the Slice Data syntax elements, MB Header syntax elements and their derivatives. It provides information for the following operations:

1. Forward and Inverse Transform
2. Forward and Inverse Quantization
3. Advanced Rate Control (QRC)
4. MB Parameter Construction (MPC)
5. CABAC/CAVLC encoding
6. Bit stream packing
7. Intra and inter-Prediction decoding loop
8. Internal error handling

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFC_AVC_PAK_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC_AVC_PAK_OBJECT command.

The inline data has been designed to match the DXVA 2.0, with the exception of the starting byte (DW0:0-7) and the ending dword (DW7:0-31).

The Deblocker Filter Control flags (FilterInternalEdgesFlag, FilterTopMbEdgeFlag and FilterLeftMbEdgesFlag) are generated by H/W, which are depending on MbaffFrameFlag, CurrMbAddr, PicWidthlnMbs and disable_deblocking_filter_idc states.

Current MB $[x, y]$ address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.

| DWord | Bit | Description |
| :---: | :---: | :--- |
| 3 | 31 | ExtendedForm <br> This field specifies that LumalntraMode and RefPicSelect are fully replicated in $4 \times 4$ and $8 \times 8$ sub- <br> blocks respectively. This non-DXVA form is used for optimal kernel performance. |
|  | 30 | Reserved: MBZ |
| $29: 24$ | Reserved |  |
| 23 | Reserved : MBZ <br> (reserved for future use as ExternalMvBufflag) |  |
| $22: 20$ | MvFormat (Motion Vector Size). This field specifies the size and format of the output motion <br> vectors. <br> This field is reserved (MBZ) when the IntraMbFlag $=1$. <br> The valid encodings are: <br> $000=0:$ No motion vector <br> $100=8 M V:$ Four $8 \times 8$ motion vector pairs <br> $110=32 M V: 164 \times 4$ motion vector pairs <br> Others are reserved. <br> (The following encodings are intended for future usages: <br> $001=1 M V: ~ o n e ~ 16 x 16 ~ m o t i o n ~ v e c t o r ~$ |  |
| $010=2 M V:$ One $16 \times 16$ motion vector pair |  |  |
| $011=4 M V:$ Four $8 \times 8$ motion vectors |  |  |
| $101=16 M V: 164 \times 4$ motion vectors |  |  |
| $111=$ Packed, number of MVs is given by PackedMvNum.) |  |  |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | 0 - no $4 \times 4$ DC-only Luma sub-block is present; either not in Intra $16 \times 16 \mathrm{MB}$ mode or all DC coefficients are zero. |
|  | 18 | CbpDcU. This field specifies if the Chroma Cb DC sub-block is coded. Setting it to 0 will force PAK to zero out the Luma sub-block. Otherwise, whether the sub-block is coded will be determined by the quantization process. <br> 1 - the $2 \times 2$ DC-only Chroma Cb sub-block of all coded MB (any type) is present; it is still possible that all $D C$ coefficients are zero. <br> 0 - no $2 \times 2$ DC-only Chroma Cb sub-block is present; all DC coefficients are zero. |
|  | 17 | CbpDcV. This field specifies if the Chroma Cb DC sub-block is coded. Setting it to 0 will force PAK to zero out the Luma sub-block. Otherwise, whether the sub-block is coded will be determined by the quantization process. <br> 1 - the $2 \times 2$ DC-only Chroma Cr sub-block of all coded MB (any type) is present; it is still possible that all DC coefficients are zero. <br> 0 - no $2 \times 2$ DC-only Chroma Cr sub-block is present; all DC coefficients are zero. |
|  | 16 | Reserved: MBZ <br> (reserved for future use as ExternalResidBufFlag for turbo mode) |
|  | 15 | Transform8x8Flag <br> This field indicates that $8 \times 8$ transform is used for the macroblock. <br> When it is set to 0 , the current $M B$ uses $4 \times 4$ transform. When it is set to 1 , the current $M B$ uses $8 \times 8$ transform. The transform_size_8x8_flag syntax element, if present in the output bitstream, is the same as this field. However, whether transform_szie_8x8_flag is present or not in the output bitstream depends on several other conditions. <br> This field is only allowed to be set to 1 for two conditions: <br> It must be 1 if IntraMbFlag $=$ INTRA and IntraMbMode $=$ INTRA_8x8 <br> It may be 1 if IntraMbFlag $=$ INTER and there is no sub partition size less than $8 \times 8$ <br> Otherwise, this field must be set to 0 . <br> 0: $4 \times 4$ integer transform <br> 1: $8 \times 8$ integer transform |
|  | 14 | FieldMbFlag <br> This field specifies the field polarity of the current macroblock, as the mb_field_decoding_flag syntax element in AVC spec. <br> This field specifies whether current macroblock is coded as a field or frame macroblock in MBAFF mode. It is exactly the same as FIELD_PIC_FLAG syntax element in non-MBAFF mode. |


| DWord | Bit | 0 = Frame macroblock <br> $1=$ Field macroblock |
| :--- | :--- | :--- |
| 13 | IntraMbFlag <br> This field specifies whether the current macroblock is an Intra (I) macroblock. I_PCM is considered as <br> Intra MB. <br> For I-picture MB (IntraPicFlag =1), this field must be set to 1. <br> This flag must be set in consistent with the interpretation of MbType (inter or intra modes). <br> 0: INTER (inter macroblock) <br> 1: INTRA (intra macroblock) |  |
| $12: 8$ | MbType5Bits <br> This field is encoded to match with the best macroblock mode determined as described in the next <br> section. It follows an unified encoding for inter and intra macroblocks according to AVC Spec. |  |
| 7 | 2 | FieldMbPolarityFlag <br> This field indicates the field polarity of the current macroblock. <br> Within an MbAff frame picture, this field may be different per macroblock and is set to 1 only for <br> the second macroblock in a MbAff pair if FieldMbFlag is set. Otherwise, it is set to 0. <br> Within a field picture, this field is set to 1 if the current picture is the bottom field picture. <br> Otherwise, it is set to 0. It is a constant for the whole field picture. |
| This field is reserved and MBZ for a progressive frame picture. |  |  |
| $0=$ Current macroblock is a field macroblock from the top field |  |  |
| $1=$ Current macroblock is a field macroblock from the bottom field |  |  |
| Programming Note: Here bits [26:24] (MbAffFieldFlag and FiedIMbPolarityFlag) match with bits |  |  |
| [10:8] of the Media Block Read message descriptor, simplifying the programming for message |  |  |
| generation, as when MbAffFieldFlag is "1", kernels need to override the original "frame" surface |  |  |
| state set for MBAFF frame picture. |  |  |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | B_Skip) in a P Slice (or B Slice). Hardware honors input MVs for motion prediction and forces CBP to zero. <br> By setting it to 0 , an inter macroblock will be coded as a normal inter macroblock. The macroblock may still be coded as a skipped macroblock, according to the macroblock type conversion rules described in the later sub sections. <br> This field can only be set to 1 for certain values of MbType. See details later. <br> This field is only valid for an inter macroblock. Hardware ignores this field for an intra macroblock. <br> $0=$ not a skipped macroblock <br> 1 = is coded as a skipped macroblock |
|  | 1:0 | InterMbMode <br> This field is provided to carry redundant information as that encoded in MbType. This field is only valid if IntraMbFlag $=0$, otherwise, it is ignored by hardware. |
| 4 | 31:24 | Reserved for future MbYCnt expansion. |
|  | 23:16 | MbYCnt (Vertical Origin). This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks. <br> Format $=\mathrm{U} 8$ in unit of macroblock. |
|  | 15:8 | Reserved for future MbXCnt expansion. |
|  | 7:0 | MbXCnt (Horizontal Origin). This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks. <br> Format $=\mathrm{U} 8$ in unit of macroblock. |
| 5 | 31:24 | Reserved for future CbpAcUV exopansion for 4.2.2. and 4.4.4 <br> For 4.2.2, [23:16] for $U(C b)$, and [31:24] for $C(C r)$. <br> For 4.4.4, the field [31:16] is interpreted as CbpAdJ\|CbpAcV for 16 sub-blocks. |
|  | 31:16 | Cbp4x4V (Coded Block Pattern Cr) <br> Only the lower 4 bits [3:0] are valid for 4:2:0. The $4 \times 4 \mathrm{Cr}$ sub-blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpCr bit assignment is cbpCr bit [3-X] for sub-block_num X. <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | For monochrome, this field is ignored. <br> For 4.2.2, [23:16] for $\mathrm{U}(\mathrm{Cb})$, and [31:24] ignored. <br> For 4.4.4, the definition is the same as for luma component: 1bit per $4 \times 4$ block. |
|  | 23:20 | CbpAcV (Coded Block Pattern Cr) <br> Only the lower 4 bits [3:0] are valid for $4: 2: 0$. The $4 \times 4 \mathrm{Cr}$ sub-blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpCr bit assignment is cbpCr bit [3-X] for sub-block_num $X$. <br> 0 in a bit - indicates the corresponding $4 x 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. |
|  | 19:16 | Cbp4x4U (Coded Block Pattern Cb) <br> Only the lower 4 bits [3:0] are valid for $4: 2: 0$. The $4 \times 4 \mathrm{Cb}$ sub-blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpCb bit assignment is cbpCb bit [3-X] for sub-block_num X . <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. |
|  | 15:0 | Cbp4x4Y[bit 15:0] (Coded Block Pattern Y) <br> For $4 \times 4$ sub-block (when Transform8x8flag $=0$ or in intra16x16) : <br> 16-bit cbp, one bit for each $4 \times 4$ Luma sub-block (not including the DC $4 \times 4$ Luma block in intra16x16) in a MB. The $4 \times 4$ Luma sub-blocks are numbered as |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | blk10 $11 \quad 1415$ <br> bit5 410 <br> The cbpY bit assignment is cbpY bit [15-X] for sub-block_num X. <br> For $8 \times 8$ block (when Transform8x8flag $=1$ ) <br> Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored. The $8 \times 8$ Luma blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpY bit assignment is cbpY bit [3-X] for block_num $X$. <br> 0 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |
|  | 15:0 | Only the lower 4 bits [3:0] are valid for 4:2:0. The $4 \times 4 \mathrm{Cb}$ sub-blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpCb bit assignment is cbpCb bit [3-X] for sub-block_num X. <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. <br> For 4.2.2, [7:0] for U(Cb), and [15:8] ignored. <br> For 4.4.4, the definition is the same as for luma component: 1 bit per $4 \times 4$ block. |
| 6 | 31:28 | Skip8x8Pattern <br> This field indicates whether each of the four $8 \times 8$ sub macroblocks is using the predicted $M V$ s and will not be explicitly coded in the bitstream (the sub macroblock will be coded as direct mode). It contains four 1-bit subfields, corresponding to the 4 sub macroblocks in sequential order. The whole macroblock may be actually coded as B_Direct_16x16 or B_Skip, according to the macroblock type conversion rules described in a later sub section. <br> This field is only valid for a B slice. It is ignored by hardware for a P slice. Hardware also ignores this field for an intra macroblock. <br> 0 in a bit - Corresponding MVs are sent in the bitstream <br> 1 in a bit - Corresponding MVs are not sent in the bitstream |
|  | 27 | EnableCoeffClamp <br> 1 = the magnitude of coefficients of the current MB will be clamped based on the clamping matrix |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | after quantization $0 \text { = no clamping }$ |
|  | 26 | LastMbFlag <br> 1 - the current $M B$ is the last $M B$ in the current Slice <br> 0 - the current MB is not the last MB in the current SliceReserved MBZ. |
|  | 25 | SkipMbConvDisable <br> This is a per-MB level control to enable and disable skip conversion. This field is ORed with SkipConvDisable field. This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Section Macroblock Type Conversion Rules <br> 0 - Enable skip type conversion for the current macroblock <br> 1 - Disable skip type conversion for the current macroblock |
|  | 24 | Reserved MBZ. |
|  | 23:16 | Reserved. Ignored by HW, this field will be re-derived internally. <br> (was QpPrimeV. For 8-bit pixel data, QpCr is the same as QpPrimeCr, and it takes on a value in the range of 0 to 51 , positive integer.) |
|  | 15:8 | Reserved. Ilgnored by HW, this field will be re-derived internally. <br> (Was QpPrimeU. For 8-bit pixel data, QpCb is the same as QpPrimeCb, and it takes on a value in the range of 0 to 51 , positive integer.) |
|  | 7:0 | QpPrimeY <br> This is the per-MB QP value specified for the current MB. <br> For 8-bit pixel data, QpY is the same as QpPrimeY, and it takes on a value in the range of 0 to 51 , positive integer. <br> Note: This value may differ from the actual codes, when HW QRC is on |
| 7 to 9 | $\begin{aligned} & \text { 31:0 } \\ & \text { Each } \end{aligned}$ | For intra macroblocks, definition of these fields are specified in Inline data subfields for an Intra Macroblock. <br> For inter macroblocks, definition of these fields are specified in Inline data subfields for an Inter Macroblock . |
| 10 | 31:24 | MaxSizelnWord <br> PAK should not exceed this budget accumulatively, otherwise it will trickle the PANIC mode. |
|  | 23:16 | TargetSizelnWord <br> PAK should use this budget accumulatively to decide if it needs to limit the number of non-zero |


| DWord | Bit | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | coefficients. |  |
|  | 15:0 | Lambda_Or_RoundingOffset |  |
|  |  | When TQEnb=1, this 16 -bit unsigned value multiplied by 2 is used as a lambda for the ratedistortion cost estimation in Trellis quantization (TQ). If the upper 4 bits are all set to 1 ( $0 x F X X X$ ), TQ is disabled and the regular quantizer is used. Thus, the valid range is $0 \sim 0 x E F F F$. <br> When TQEnb= 0 or the upper 4 bits are all set to 1 , the lower 4 -bit value indicates the rounding precision (offset) for the regular quantizer |  |
|  |  | Value | Name |
|  |  | 0000b | RoundInterEnable, RoundInter, RoundIntraEnable, and RoundIntra defined in MFC_AVC_SLICE_STATE are used as rounding precision. |
|  |  | 1000b | +1/16 |
|  |  | 1001b | +2/16 |
|  |  | 1010b | +3/16 |
|  |  | 1011b | +4/16 |
|  |  | 1100b | +5/16 |
|  |  | 1101b | +6/16 |
|  |  | 1110b | +7/16 |
|  |  | 1111b | +8/16 |

The inline data content of Dwords 4 to 6 is defined either for intra prediction or for inter prediction, but not both.

Inline data subfields for an Intra Macroblock

| Dword | Bit | Description |
| :---: | :---: | :---: |
| 7 | 31:16 | LumalntraMode[1] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. See the bit assignment table later in this section. |
|  | 15:0 | LumalntraMode[0] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block, four $8 \times 8$ block or one intra16x16 of a MB. <br> 4 -bit per $4 \times 4$ sub-block (Transform8x8Flag=0, Mbtype $=0$ and intraMbFlag $=1$ ) or $8 \times 8$ block (Transform8 $\times 8$ Flag $=1$, Mbtype $=0$, MbFlag $=1$ ), since there are 9 intra modes. <br> 4-bit for intra $16 \times 16$ MB (Transform8x8Flag=0, Mbtype= $=1$ to 24 and intraMbFlag=1), but only the LSBit[1:0] is valid, since there are only 4 intra modes. <br> See the bit assignment table later in this section. |
| 8 | 31:16 | LumalntraMode[3] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. See the bit assignment table later in this section. |
|  | 15:0 | LumalntraMode[2] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. See the bit assignment later in this section. |
| 9 | 31:8 | Reserved: MBZ <br> (Reserved for encocder turbo mode IntraResidueDataSize, when this is not 0, optional residue data are provided to the PAK; Reserved for decoder) |
|  | 7:0 | IntraStruct <br> This field contains 6 bits for IntraPredAvailFlags[5:0] and 2 bits for ChromalntraPredMode. The IntraPredAvailFlags[4:0] (the lower 5 bits) have already included the effect of the constrained_intra_pred_flag. See the diagram later for the definition of neighbor position around the current MB or MB pair (in MBAFF mode). <br> 1 - IntraPredAvailFlagY, indicates the values of samples of neighbor $Y$ can be used in intra prediction for the current MB. <br> 0 - IntraPredAvailFlagY, indicates the values of samples of neighbor $Y$ is not available for intra prediction of the current MB. <br> IntraPredAvailFlag-A and -E can only be different from each other when constrained_intra_pred_flag is equal to 1 and mb_field_decoding_flag is equal to 1 and the value of the mb_field_decoding_flag for the macroblock pair to the left of the current macroblock is equal to 0 (which can only occur |


| Dword | Bit | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | when MbaffFrameFlag is equal to 1 ). <br> IntraPredAvailFlag-F is used only if it is in MBAFF mode, i.e. MbaffFrameFlag = 1, <br> the current macroblock is of frame type, i.e. MbFieldFag $=0$, and the current macroblock type is Intra8x8, i.e. <br> IntraMbFlag $=$ INTRA, IntraMbMode $=$ INTRA_8x8, and Transform8x8Flag $=1$. <br> In any other cases IntraPredAvailFlag-A shall be used instead. |  |
|  |  | Bits | IntraPredAvailFlags Definition |
|  |  | 7 | IntraPredAvailFlagF - F (Left $8^{\text {th }}$ row $(-1,7)$ neighbor) |
|  |  | 6 | IntraPredAvailFlagA - A (Left neighbor top half) |
|  |  | 5 | IntraPredAvailFlagE - E (Left neighbor bottom half) |
|  |  | 4 | IntraPredAvailFlagB - B (Top neighbor) |
|  |  | 3 | IntraPredAvailFlagC - C (Top right neighbor) |
|  |  | 2 | IntraPredAvailFlagD - D (Top left corner neighbor) |
|  |  | 1:0 | ChromalntraPredMode -2 bits to specify 1 of 4 chroma intra prediction modes, see the table in later section. |

Inline data subfields for an Inter Macroblock

| DWord | Bit | Description |
| :--- | :--- | :--- |
| 7 | $31: 16$ | Reserved : MBZ |
| $15: 8$ | $\begin{array}{l}\text { SubMbPredMode (Sub-Macroblock Prediction Mode): If InterMbMode is INTER8x8, this field } \\ \text { describes the prediction mode of the sub-partitions in the four 8x8 sub-macroblock. It contains four } \\ \text { subfields each with 2-bits, corresponding to the four } 8 \times 8 \text { sub-macroblocks in sequential order. } \\ \text { This field is derived from sub_mb_type for a BP_8x8 macroblock. } \\ \text { This field is derived from MbType for a non-BP_8x8 inter macroblock, and carries redundant } \\ \text { information as MbType). } \\ \text { If InterMbMode is INTER16x16, INTER16x8 or INTER8x16, this field carries the prediction modes of } \\ \text { the sub macroblock (one 16x16, two 16x8 or two } 8 \times 16 \text { ). The unused bits are set to zero. } \\ \text { Bits [1:0]: SubMbPredMode[0] }\end{array}$ |  |
| Bits [3:2]: SubMbPredMode[1] |  |  |
| Bits [5:4]: SubMbPredMode[2] |  |  |
| Bits [7:6]: SubMbPredMode[3] |  |  |$\}$


| DWord | Bit | Description |
| :--- | :--- | :--- |


| DWord | Bit | Description |
| :--- | :---: | :--- |
|  | 23:16 | RefPicSelect[1][2] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in <br> later section. This field specifies the reference index into the Reference Picture List1 Table. |
| $15: 8$ | RefPicSelect[1][1] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in <br> later section. This field specifies the reference index into the Reference Picture List1 Table. |  |
| 7:0 | RefPicSelect[1][0] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in <br> later section. This field specifies the reference index into the Reference Picture List1 Table. |  |

## Luma Intra Prediction Modes

Luma Intra Prediction Modes (LumalntraPredModes) is defined in Definition of LumalntraPredModes. It is further categorized as Intra16x16PredMode (Definition of Intra16x16PredMode), Intra8x8PredMode (Definition of Intra8x8PredMode) and Intra4x4PredMode (Definition of Intra4x4PredMode), operating on $16 \times 16,8 \times 8$ and $4 \times 4$ block sizes, respectively. The Figure illustrates the intra prediction directions geometrically for the Intra $4 \times 4$ prediction. When a macroblock is subdivided, the intra prediction is performed for the subdivision in a predetermined order. For example, Numbers of Block $4 \times 4$ in a $16 \times 16$ region shows the block order for Intra $4 \times 4$ prediction. And Numbers of Block $4 \times 4$ in an $8 \times 8$ region or numbers of Block8x8 in a $16 \times 16$ region shows the block order of Block8x8 in a $16 \times 16$ region or Block $4 \times 4$ in an $8 \times 8$ region.

Definition of LumalntraPredModes

| LumaIntraPredModes [index] |  | Intra16x16PredMode | Intra8x8PredMode | Intra4x4PredMode |
| :---: | :---: | :---: | :---: | :---: |
| Index | Bit | $\begin{gathered} \text { MbType = [1...24] } \\ \text { Transform8x8Flag = } 0 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag }=1 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag }=0 \end{gathered}$ |
| 0 | 15:12 | MBZ | Block8x8 3 | Block4x4 3 (0_0) |
|  | 11:8 | MBZ | Block8x8 2 | Block4x4 2 (0_1) |
|  | 7:4 | MBZ | Block8x8 1 | Block4x4 1 (0_2) |
|  | 3:0 | Block16x16 | Block8x8 0 | Block4x4 0 (0_3) |
| 1 | 15:12 | MBZ | MBZ | Block4x4 7 (1_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 6 (1_1) |
|  | 7:4 | MBZ | MBZ | Block4x4 5 (1_2) |
|  | 3:0 | MBZ | MBZ | Block4x4 4 (1_3) |
| 2 | 15:12 | MBZ | MBZ | Block4x4 11 (2_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 10 (2_1) |


| LumaIntraPredModes [index] |  | Intra16x16PredMode | Intra8x8PredMode | Intra4x4PredMode |
| :---: | :---: | :---: | :---: | :---: |
| Index | Bit | $\begin{gathered} \text { MbType = [1...24] } \\ \text { Transform8x8Flag }=0 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag }=1 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag }=0 \end{gathered}$ |
|  | 7:4 | MBZ | MBZ | Block4x4 9 (2 2) |
|  | 3:0 | MBZ | MBZ | Block4x4 8 (2_3) |
| 3 | 15:12 | MBZ | MBZ | Block4x4 15 (3_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 14 (3_1) |
|  | 7:4 | MBZ | MBZ | Block4x4 13 (3_2) |
|  | 3:0 | MBZ | MBZ | Block4x4 12 (3_3) |

Definition of Intra16x16PredMode

| Intra16x16PredMode | Description |
| :--- | :--- |
| 0 | Intra_16x16_Vertical |
| 1 | Intra_16x16_Horizontal |
| 2 | Intra_16x16_DC |
| 3 | Intra_16x16_Plane |
| $4-15$ | Reserved |

Definition of Intra8x8PredMode

| Intra8x8PredMode | Description |
| :--- | :--- |
| 0 | Intra_8x8_Vertical |
| 1 | Intra_8x8_Horizontal |
| 2 | Intra_8x8_DC |
| 3 | Intra_8x8_Diagonal_Down_Left |
| 4 | Intra_8x8_Diagonal_Down_Right |
| 5 | Intra_8x8_Vertical_Right |
| 6 | Intra_8x8_Horizontal_Down |
| 7 | Intra_8x8_Vertical_Left |
| 8 | Intra_8x8_Horizontal_Up |
| $9-15$ | Reserved |

Definition of Intra4x4PredMode

| Intra4x4PredMode | Description |
| :--- | :--- |
| 0 | Intra_4x4_Vertical |
| 1 | Intra_4×4_Horizontal |
| 2 | Intra_4×4_DC |
| 3 | Intra_4×4_Diagonal_Down_Left |
| 4 | Intra_4×4_Diagonal_Down_Right |


| Intra4x4PredMode | Description |
| :--- | :--- |
| 5 | Intra_4x4_Vertical_Right |
| 6 | Intra_4x4_Horizontal_Down |
| 7 | Intra_4×4_Vertical_Left |
| 8 | Intra_4x4_Horizontal_Up |
| $9-15$ | Reserved |

Intra_4×4 prediction mode directions


Numbers of Block4x4 in a $16 \times 16$ region

| 0 | 1 | 4 | 5 |
| :--- | :--- | :--- | :--- |
| 2 | 3 | 6 | 7 |
| 8 | 9 | 12 | 13 |
| 10 | 11 | 14 | 15 |

Numbers of Block $4 \times 4$ in an $8 \times 8$ region or numbers of Block8x8 in a 16x16 region

| 0 | 1 |
| :---: | :---: |
| 2 | 3 |
|  |  |

Definition of Chroma Intra Prediction Mode

| ChromalntraPredMode <br> (intra_chroma_pred_mode) |  |
| :--- | :--- |
| 0 | Name of intra_chroma_pred_mode |
| 1 | Intra_Chroma_DC (prediction mode) |
| 2 | Intra_Chroma_Horizontal (prediction mode) |
| 3 | Intra_Chroma_Vertical (prediction mode) |

Reference Indices defined for each MB partition type and Bit Assignment

|  |  | frame/field MB/Picture |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MB partitioning | $16 \times 16$ | $16 \times 8$ | $8 \times 16$ | $8 \times 8$ |  |
| RefldxL0/1[0] | blk0 | blk0 | blk0 | blk0 | Bit 7:0 |
| RefldxL0/1[1] | x | blk1 | blk1 | blk1 | Bit 15:8 |
| RefldxL0/1[2] | x | x | x | blk2 | Bit 23:16 |
| RefldxL0/1[3] | x | x | x | blk3 | Bit 31:24 |

## MB Neighbor Availability in Intra-Prediction Modes (IntraPredAvailFlags)

Current MB is labelled as X . For non-MBAFF mode, 4 neighbors, $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$, are depicted in the following picture and are defined as the following.

- MB D: top left neighbor of current MB X
- MB C: top right neighbor of current $M B X$
- MB B: top neighbor of current MB X


## intel

- MB A: left neighbor of the current MB X

| mbAddrD | mbAddrB | mbAddrC |
| :--- | :--- | :--- |
| D | B | C |
| (top-left) | (top) | (top-right) |
| mbAddrA | X | N/A |
| A left) | CurrMbAddrX |  |
| N/A | N/A | N/A |

For MBAFF mode, the current MB is labelled as X0 or $\mathrm{X} 1,4$ neighbor pairs, A0/A1, B0/B1, C0/C1, D0/D1, are depicted in the following picture and are defined as the following.

- MB D0: first MB of top left neighbor MB pair of current MB pair X0/X1
- MB D1: second MB of top left neighbor MB pair of current MB pair X0/X1
- MBC0: first MB of top right neighbor MB pair of current MB pair X0/X1
- $M B C 1$ : second $M B$ of top right neighbor MB pair of current MB pair X0/X1
- MB BO: first MB of top neighbor MB pair of current MB pari X0/X1
- MB B1: second MB of top neighbor MB pair of current MB pari X0/X1
- MB A0: first MB of left neighbor MB pair of the current MB pair X0/X1
- MB A1: second MB of left neighbor MB pair of the current MB pair X0/X1

| mbAddrD <br> D0 | mbAddrB B0 | mbAddrC C0 |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { mbAddrD+1 } \\ & \text { D1 } \end{aligned}$ | $\begin{aligned} & \text { mbAddrB+1 } \\ & \text { B1 } \end{aligned}$ | $\begin{aligned} & \text { mbAddrC+1 } \\ & \mathrm{C} 1 \end{aligned}$ |
| mbAddrA A0 | CurrMbAddrX <br> X0 <br> or | N/A |
| $\begin{aligned} & \text { mbAddrA+1 } \\ & \text { A1 } \end{aligned}$ | CurrMbAddrX x1 | N/A |

For a given macroblock X (or X0/X1), the 6 neighbor availability signals, namely, A, B, C, D, E, F, are defined as the following.

- IntraPredAvailFlagF - F: (Single neighbor pixel at the left 8th row $(-1,7)$
- IntraPredAvailFlagA - A (Left neighbor top half pixel group)
- IntraPredAvailFlagE - E (Left neighbor bottom half pixel group)
- IntraPredAvailFlagB - B (Top neighbor pixel group)
- IntraPredAvailFlagC - C (Top right neighbor pixel group)
- IntraPredAvailFlagD - D (Top left corner neighbor pixel)

The following table depicts the generation of IntraPredAvailFlags[5:0] signals in a condensed form. It should note that for most cases only one input neighbor signal is assigned for each condition. The exception is in the four places for deriving left neighbor $A$ and $E$ where the neighbor is only available if left neighbors (A0 and A1) are both available (A0\&A1). Also note that $F$ takes output value very similar to that for A except the two "AND" conditions, where F is assigned to A1 instead of (A0\&A1).
Definition of intra-prediction neighbor availability calculation in MBAFF mode

| Outpu |  | D |  | B |  | C |  | A |  | E |  | F |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current X \} <br> Neighbor Y |  | Y- <br> Frame | YField | Y- <br> Frame | YField | Y- <br> Frame | YField | Y- <br> Frame | YField | Y- <br> Frame | YField | Y-Frame | Y-Field |
| $\left\lvert\, \begin{aligned} & X_{0} \\ & \text { (Top) } \end{aligned}\right.$ | X-Frame | $\mathrm{D}_{1}$ | $\mathrm{D}_{1}$ | $B_{1}$ | $\mathrm{B}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{A}_{0}$ | $\begin{aligned} & \mathrm{A}_{0} \& \\ & \mathrm{~A}_{1} \end{aligned}$ | $\mathrm{A}_{0}$ | $\begin{aligned} & A_{0} \& \\ & A_{1} \end{aligned}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |
|  | X-Field | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{B}_{1}$ | B0 | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| $X_{1}$ <br> (Bottom) | X-Frame | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | X 0 | N/A | 0 | 0 | $\mathrm{A}_{1}$ | $\begin{aligned} & A_{0} \& \\ & A_{1} \end{aligned}$ | $\mathrm{A}_{1}$ | $\begin{aligned} & A_{0} \& \\ & A_{1} \end{aligned}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{1}$ |
|  | X-Field | $\mathrm{D}_{1}$ | $\mathrm{D}_{1}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |

In Definition of intra-prediction neighbor availability calculation in MBAFF mode, X-Frame or X-Field indicates the frame/field mode of the current MB; and Y-Frame or Y-Field indicates the corresponding neighbor MB for the given neighbor location, being upper left ( $D$ ) or left ( $A$ ) for example. Therefore, "Y-" takes the selected neighbor MB name as in the output cell in the same column. For example, for output $D$, if $X 1$ is a frame $M B, Y=A$, if $X 1$ is a field $M B, Y=D$.

For non-MBAFF mode, as $\mathrm{A} 0=\mathrm{A} 1, \mathrm{~B} 0=\mathrm{B} 1, \mathrm{C} 0=\mathrm{C} 1$ and $\mathrm{D} 0=\mathrm{D} 1$, the neighbor assignment is degenerated into the following simple table. Here, E is assigned to the same as A and F is forced to 0 .

Definition of intra-prediction neighbor availability calculation in non-MBAFF mode

| Output è | D | B | C | A | E | F |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $X$ | DO | BO | CO | AO | AO | 0 |

To further explain the neighbor assignment rules in Definition of intra-prediction neighbor availability calculation in MBAFF mode, the following table provides description for each condition. Please note that

## intel

this table is informative as it provides redundant information as in Definition of intra-prediction neighbor availability calculation in MBAFF mode.

Detailed explanation of intra-prediction neighbor availability calculation in MBAFF mode

| Current MB | Current <br> MB Field | Neighbor MB Field | Neighbor MB Select $(\mathrm{Y}=?)$ | Neighbor Avail Result (OUTPUT) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D |  |
| X0 | X-Frame | Y-Frame | D | D1 | Top Frame MB uses $[-1,-1]=$ D_31, thus D1 only, regardless $D$ frame or field pair |
| (Top) | X-Frame | Y-Field | D | D1 |  |
|  | X-Field | Y-Frame | D | D1 | Top Field MB uses $[-1,-2]=D \_30$, thus if $D$ is frame pair, takes D1 (D1_14 pixel), and if $D$ is field pair, takes D0 (DO_15 pixel) |
|  | X-Field | Y-Field | D | D0 |  |
| X1 | X-Frame | Y-Frame | A | A0 | Bottom Frame MB uses $[-1,15]=A \_15$, thus A0 (A0_15 pixel) if $A$ is a frame pair, or A1 (A1_7 pixel), if $A$ is a field pair |
| (Bottom) | X-Frame | Y-Field | A | A1 |  |
|  | X-Field | Y-Frame | D | D1 | Bottom Field MB uses $[-1,-1]=$ D_31, thus D1 only, regardless $D$ frame or field pair |
|  | X-Field | Y-Field | D | D1 |  |
|  |  |  |  | B |  |
| X0 | X-Frame | Y-Frame | B | B1 | Top Frame MB uses [0...15,-1] = B_31, thus B1 only, regardless B frame or field pair |
| (Top) | X-Frame | Y-Field | B | B1 |  |
|  | X-Field | Y-Frame | B | B1 | Top Field MB uses $[0 . . .15,-2]=B \_30$, thus if $B$ is frame pair, takes $B 1$ ( $B 1 \_14$ row), and if $B$ is field pair, takes B0 (B0_15 row) |
|  | X-Field | Y-Field | B | B0 |  |
| X1 | X-Frame | Y-Frame | X | X0 | Bottom Frame MB uses [0...15,15], thus X0 (XO_15 row) |
| (Bottom) | X-Frame | Y-Field | X | n/a | Note: X0 and X1 must have the same field type, this row is $\mathrm{n} / \mathrm{a}$. |
|  | X-Field | Y-Frame | B | B1 | Bottom Field MB uses [0...15,-1] = B_31, thus $B 1$ only, regardless $B$ frame or field pair |
|  | X-Field | Y-Field | B | B1 |  |
|  |  |  |  | C |  |
| X0 | X-Frame | Y-Frame | C | C1 | Top Frame MB uses [16...23,-1] = C_31, thus C1 only, regardless C frame or field pair |
| (Top) | X-Frame | Y-Field | C | C1 |  |
|  | X-Field | Y-Frame | C | C1 | Top Field MB uses [16...23,-2] = C_30, thus if C is frame pair, takes C1 (C1_14 row), and if C is field pair, takes C0 (CO_15 row) |
|  | X-Field | Y-Field | C | C0 |  |
| X1 | X-Frame | Y-Frame | n/a | 0 | Bottom Frame MB doesn't have left-top |



## intel.

| $\begin{aligned} & \text { Current } \\ & \text { MB } \end{aligned}$ | Current MB Field | Neighbor MB Field | Neighbor MB Select $(\mathrm{Y}=\text { ? })$ | Neighbor Avail Result (OUTPUT) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D |  |
|  | X-Field | Y-Frame | A | A0 | Top Field MB uses [-1,14] = A_14 (even location), thus A0 regardless A frame or field pair |
|  | X-Field | Y-Field | A | A0 |  |
| X1 | X-Frame | Y-Frame | A | A1 | Bottom Frame MB uses [-1,23] = A_23 (odd location), thus A1 regardless A frame or field pair |
| (Bottom) | X-Frame | Y-Field | A | A1 |  |
|  | X-Field | Y-Frame | A | A0 | Bottom Field MB uses [-1,15] = A_15 (odd location), thus A0 if A is frame pair and A1 if A is field pair |
|  | X-Field | Y-Field | A | A1 |  |

## Macroblock Type for Intra Cases

MbType follows two different tables according to whether the macroblock is an inter or intra macroblock according to IntraMbFlag.

For an intra macroblock, MbType, as defined in MbType definition for Intra Macroblock, carries redundant information as IntraMbMode. The notation I_16x16_x_y_z used in the table, ' $x$ ' is Intra16x16LumaPredMode, ' $y$ ' is ChromaCbpInd, and ' $z$ ' is LumaCbpInd, as defined in Sub field definition used by MbType for a macroblock with Intra16x16 prediction.

MbType definition for Intra Macroblock

| Macroblock Type | MbType |
| :--- | :--- |
| I_4x4 | 0 |
| I_8x8 | 0 |
| I_16x16_0_0_0 | 1 |
| I_16x16_1_0_0 | 2 |
| I_16x16_2_0_0 | 3 |
| I_16x16_3_0_0 | 4 |
| I_16x16_0_1_0 | 5 |
| I_16x16_1_1_0 | 6 |
| I_16x16_2_1_0 | 7 |
| I_16x16_3_1_0 | 8 |
| I_16x16_0_2_0 | 9 |
| I_16x16_1_2_0 | Ah |
| I_16x16_2_2_0 | Bh |
| I_16x16_3_2_0 | Ch |
| I_16x16_0_0_1 | Dh |
| I_16x16_1_0_1 | Eh |


| I_16x16_2_0_1 | Fh |
| :--- | :--- |
| I_16x16_3_0_1 | 10h |
| I_16x16_0_1_1 | 11 h |
| I_16x16_1_1_1 | 12 h |
| I_16x16_2_1_1 | 13h |
| I_16x16_3_1_1 | 14 h |
| I_16x16_0_2_1 | 15 h |
| I_16x16_1_2_1 | 16h |
| I_16x16_2_2_1 | 17 h |
| I_16x16_3_2_1 | 18 h |
| I_PCM | 19h (used by HW) |

Note: MbType here is identical as specified in DXVA 2.0.
For Intra_16x16 modes, the 5 bits of value (MbType -1 ) have the following meanings.
Sub field definition used by MbType for a macroblock with Intra16x16 prediction

| Bits | Description |
| :--- | :--- |
| 4 | LumaCbpInd - Luma Coded Block Pattern Indicator <br> 0 <br> 0 <br> 0 <br> means none of the luma blocks are coded. 1 means that at least one luma block is coded. <br> 1 = SUBMODE_I16_L_NZ <br>  <br> In VME output, this field is forced to be 1 before adding 1 in Intra_16x16 mode. |
| $3: 2$ | ChromaCbpInd - Chroma Coded Block Pattern Indicator <br> 00 means none of chroma blocks are coded. 01 means that only the chroma DC block is coded, but all AC <br> blocks are not coded. 10 means that at least one AC chroma block is coded. <br> $00=$ SUBMODE_I16_C_0 <br> $01=$ SUBMODE_I16_C_DC <br> $10=$ SUBMODE_I16_C_NZ <br> $11=$ Reserved <br> In VME output, this field is forced to be 10 before adding 1 in Intra_16x16 mode. <br> Programming Note: Adding 1 to MbType by VME hardware may have carry into this field. But as '11' is <br> reserved, the carry-in doesn't propagate into bit 4 or higher. This allows software to update MbType, if <br> desired, using the redundant LumalntraPredModes information. |
| $1: 0$ | Intra16x16PredMode - Intra16x16 Prediction Mode <br> These two bits carries redundant (identical) information as that in LumalntraPredModes[0][0]. <br> $0=$ SUBMODE_I16_VER |


| Bits |  | Description |
| :--- | :--- | :--- |
|  | 1 = SUBMODE_I16_HOR |  |
|  | 2 = SUBMODE_I16_DC |  |
|  | 3 = SUBMODE_I16_PLANE |  |

IntraMbMode definition

| IntraMbMode [1:0] | Description | Supported by VME? | Used by PAK? |
| :--- | :--- | :--- | :--- |
| 0 | INTRA_16x16 (redundant with MbType) | Yes | Ignored |
| 1 | INTRA_8x8 | Yes | Yes |
| 2 | INTRA_4×4 | Yes | Yes |
| 3 | IPCM (redundant with MbType) | No | Ignored |

As an alternative representation, MbType is logically the same as the following, except the I_PCM and I_NxN (i.e. I_4×4 and I_8x8) cases:

- 24 types of $16 \times 16$ intra modes: $A+B+C+D:(1 h-18 h)$

MBTYPE_INTRA_16x16 1hA

- 4 Intra16x16 modes:

SUBMODE_I16_VER OB
SUBMODE_I16_HOR 1B
SUBMODE_I16_DC 2B
SUBMODE_I16_PLN 3B

- 3 Chroma Cbp indices:

SUBMODE_I16_C_0 OC
SUBMODE_I16_C_DC 4C
SUBMODE_I16_C_NZ 8 C

- 2 Luma Cbp indices:

SUBMODE_I16_L_0 OD
SUBMODE_I16_L_NZ ChD

## Macroblock Type for Inter Cases

Sub-Macroblock Prediction Mode, SubMbPredMode, indicates the prediction mode for the subpartitions. Prediction mode specifies prediction direction being forward (from L0), backward (from L1) or bi-directional (from both L0 and L1). Its meaning depends on InterMbMode. Definition of SubMbPredMode[i] provides the definition of the field.

- If InterMbMode is INTER16x16, only SubMbPredMode[0] is valid, it describes the prediction mode of the $16 \times 16$ macroblock. The other entries are set to zero by hardware.
- For AVC, SubMbPredMode[0] contains redundant information as encoded in MbType parameter.
- Note: SubMbPredMode[1]-[3] are intentionally set to zero to allow a simple LUT to derive MbType as described later.
- If InterMbMode is INTER16x8, and INTER8x16, only the first two entries SubMbPredMode[0] and SubMbPredMode[1] are valid, describing the sub-macroblock prediction mode.
- For AVC, SubMbPredMode[0]/[1] contains redundant information as encoded in MbType parameter.
- Note: SubMbPredMode[2]-[3] are intentionally set to zero to allow a simple LUT to derive MbType as described later.
- If InterMbMode is INTER8x8, each entry of SubMbPredMode describes the prediction mode of the sub-partition of an $8 \times 8$ sub-macroblock.
- For AVC, SubMbPredMode can be derived from sub_mb_type field for BP_8x8 macroblocks as defined in AVC spec.
- Note on Direct Sub-macroblock Prediction Mode: Direct prediction is not conveyed through SubMbPredMode, instead, it is carried through Direct8x8Pattern.

InterMbMode definition

| MbSkipFlag | InterMbMode | Description |
| :--- | :--- | :--- |
| 0 | 0 | INTER16x16 |
| 0 | 1 | INTER16x8 |
| 0 | 2 | INTER8x16 |
| 0 | 3 | INTER8x8 |
| 1 | 0 | PSKIP/BSKIP16x16* |
| 1 | 3 | BSKIP |
| 1 | 1,2 | Reserved |
| Used by PAK | Ignored by PAK |  |

* BSKIP16x16 is an optional non-standard but equivalent optimization.

Definition of SubMbPredMode based on InterMbMode

| SubMbPredMode | INTER16x16 | INTER16x8 | INTER8x16 | INTER8x8 |
| :--- | :--- | :--- | :--- | :--- |
| Bit | MbType $=[1 \ldots 3]$ | MbType $=[16 \mathrm{~h}]$ | MbType $=[4 \ldots 15 \mathrm{~h}]$ | MbType $=[16 \mathrm{~h}]$ |
| $7: 6$ | MBZ | MBZ | MBZ | Block8x8 3 |
| $5: 4$ | MBZ | MBZ | MBZ | Block8x8 2 |
| $3: 2$ | MBZ | Block16x8 1 | Block8x16 1 | Block8x8 1 |
| $1: 0$ | Block16x16 | Block16x8 0 | Block8x16 0 | Block8x8 0 |
|  | Ignored by PAK | Ignored by PAK | Ignored by PAK | Used by PAK |

## intel

Definition of SubMbPredMode[i]

| SubMbPredMode | Description | InterMbMode | VME Output | MvCountPred | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | Pred_L0 | All | Yes | 1 | P or B Slice |
| 1 | Pred_L1 | All | Yes | 1 | B Slice Only |
| 2 | BiPred | All | Yes | 2 | B Slice Only |
| 3 | Reserved | Reserved | Reserved | Reserved | Reserved |

Sub-Macroblock Shape, SubMbShape[i], for $i=0 \ldots 3$, describes the shape of the sub partitions of the $8 \times 8$ sub-macroblock of a BP_8x8 macroblock. This field is only valid if InterMBMode is INTER8x8. They are defined in Definition of SubMbShape for an $8 \times 8$ region of a BP_8x8 macroblock (including BSKIP, BDIRECT). The parameters can be derived from sub_mb_type field as defined in AVC spec.

Note: These fields must be correctly set even for Direct or Skip $8 \times 8$ cases, the individual B_Direct_8x8 block is flagged by the Direct8x8Pattern variable.

Definition of SubMbShape for an $8 \times 8$ region of a BP_8x8 macroblock (including BSKIP, BDIRECT)

|  | Description |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| SubMbShape | NumSubMbPart | SubMbPartWidth | SubMbPartHeight | MvCountShape |
| 0 | 1 | 8 | 8 | 1 |
| 1 | 2 | 8 | 4 | 2 |
| 2 | 2 | 4 | 8 | 2 |
| 3 | 4 | 4 | 4 | 4 |

For an inter macroblock, MbType, carries redundant information as InterMbMode and SubMbPredMode. The next table provides the typical inter macroblock types and the following table Additional MbType definition with Direct/Skip for Inter Macroblock provides that with skip and direct modes. The definition of MbType for both $P$ slice and $B$ slice is the same and is equivalent to that for mb_type of a $B$ slice in the AVC spec. As direct mode is indicated using a separate field Direct8x8Pattern, 0 is reserved for MbType.

Here, MVCount is the number of motion vectors actually encoded in the bitstream. It is informative. For a BP_8x8 or equivalent Skip/Direct macroblock, MVCount is the sum of the following term for the four $8 \times 8$ sub macroblock (with $\mathrm{i}=0 . . .3$ ):

MvCountShape[i] * MvCountPred[i] * MvCountDirect[i]
where MvCountShape[i] is block count for sub macroblock [i], MvCountPred[i] is the motion vector count for each block of sub macroblock[i], and MvCountDirect[i] is the multiplier for direct mode for B Slice, indicating whether motion vectors are coded or not. It must be set to 1 for $P$ slice. For $B$ Slice, MvCountDirect[i] = !Direct8x8Pattern[i], which is 0 for a sub macroblock coded as direct mode and 1 otherwise.

In the tables, "DC" stands for "Don't Care" as PAK hardware ignores these fields.

MbType definition for Inter Macroblock (and MbSkipflag =0)

| Macroblock Type | MbType | MbSkipFlag | Direct8x8Pattern | SubMbShape | SubMbPredMode | MVCount |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | 0 | - | - | - | - | - |
| BP_LO_16x16 | 1 | 0 | 0 | DC | DC | 1 |
| B_L1_16x16 | 2 | 0 | 0 | DC | DC | 1 |
| B_Bi_16x16 | 3 | 0 | 0 | DC | DC | 2 |
| BP_LO_LO_16x8 | 4 | 0 | 0 | DC | DC | 2 |
| BP_LO_LO_8x16 | 5 | 0 | 0 | DC | DC | 2 |
| B_L1_L1_16x8 | 6 | 0 | 0 | DC | DC | 2 |
| B_L1_L1_8x16 | 7 | 0 | 0 | DC | DC | 2 |
| B_LO_L1_16x8 | 8 | 0 | 0 | DC | DC | 2 |
| B_L0_L1_8x16 | 9 | 0 | 0 | DC | DC | 2 |
| B_L1_L0_16x8 | OAh | 0 | 0 | DC | DC | 2 |
| B_L1_L0_8x16 | OBh | 0 | 0 | DC | DC | 2 |
| B_LO_Bi_16x8 | OCh | 0 | 0 | DC | DC | 3 |
| B_LO_Bi_8x16 | ODh | 0 | 0 | DC | DC | 3 |
| B_L1_Bi_16x8 | OEh | 0 | 0 | DC | DC | 3 |
| B_L1_Bi_8x16 | OFh | 0 | 0 | DC | DC | 3 |
| B_Bi_LO_16x8 | 10h | 0 | 0 | DC | DC | 3 |
| B_Bi_LO_8×16 | 11h | 0 | 0 | DC | DC | 3 |
| B_Bi_L1_16x8 | 12h | 0 | 0 | DC | DC | 3 |
| B_Bi_L1_8×16 | 13h | 0 | 0 | DC | DC | 3 |
| B_Bi_Bi_16x8 | 14h | 0 | 0 | DC | DC | 4 |
| B_Bi_Bi_8×16 | 15h | 0 | 0 | DC | DC | 4 |
| BP_8x8 | 16h | 0 | ! $=$ Fh | vary | vary | Sum |
| Reserved | 17h-1Fh | - | - | - | - | - |

Additional MbType definition with Direct/Skip for Inter Macroblock

| Macroblock Type | $\begin{gathered} \text { MbTyp } \\ \text { e } \end{gathered}$ | Xfr <br> m <br> 8x8 | MbSkipFla $g$ | Direct8x8Patter <br> n | SubMbShap e | SubMbPredMod e | MvCoun t | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P_Skip_16x16 | 1 | - | 1 | DC | DC | DC | 0 | Skipped macroblock. <br> Motion compensation like P_L0_16x16 |
| B_Skip_16x16_4MVPair | 16h | Vary | 1 | Fh | 0 | vary | 0 | Skipped macroblock. Motion compensation like B_8x8 with 8x8 subblocks, when direct_8x8_inference_fla g is set to 1 |
| B_Skip_16x16_16MVPair | 16h | 0 | 1 | Fh | FFh | vary | 0 | Skipped macroblock. <br> Motion compensation like B_8x8 with $4 \times 4$ subblocks, when direct_8x8_inference_fla $g$ is set to 0 |
| $\begin{aligned} & \text { B_Direct_16x16_4MVPai } \\ & \text { r } \end{aligned}$ | 16h | vary | 0 | Fh | 0 | vary | 0 | MbType coded as B_Direct_16x16. Motion compensation like B_8×8 with $8 \times 8$ subblocks, when direct_8x8_inference_fla g is set to 1 |
| ```B_Direct_16x16_16MVP air``` | 16h | 0 | 0 | Fh | FFh | vary | 0 | MbType coded as B_Direct_16x16. Motion compensation like B_8x8 with $4 \times 4$ subblocks, when direct_8x8_inference_fla g is set to 0 |

People might notice that B_DIRECT_16x16 and B_SKIP are mapped on BP_8x8 for AVC decoding interface in IT mode as the motion compensation operation for both modes are the same as BP_8x8. According to AVC Spec, motion vectors for B_DIRECT_16x16 and B_SKIP are derived from temporally co-located macroblock on an $8 \times 8$ sub macroblock basis if direct_8x8_inference_flag is set to 1 or on a $4 \times 4$ block basis if it is set to 0 . For each sub macroblock or block, SubMbPredMode is derived, thus can any of the valid numbers. Motion vectors may also be different. In spatial direct mode, the motion vectors are subject to spatial neighbor macroblocks as well as co-located macroblock. The spatial prediction is based on the neighbor macroblocks, so the same spatial predicted motion vector applies to all sub macroblocks or blocks. However, under certain conditions, temporal predictor may replace (colZeroFlag) the spatial predictor for a given sub macroblock or block. Thus the motion vectors may differ.

In MbType definition for Inter Macroblock (and MbSkipflag $=0$ ), the macroblock type names for major partitions nicely follow forms BP_MbPredMode_MbShape (like BP_L0_16x16) and B_MbPredMode0_MbPredMode1_MbShape (like B_LO_Bi_16x8). For minor partitions it is fixed as BP_MbShape as BP_8x8.
However, in Additional MbType definition with Direct/Skip for Inter Macroblock the macroblock types for Skip and Direct modes does not follow the same rule. The third field in P_Skip_16x16 or B_Direct_16x16_x indicates that "Skip" or "Direct" applies to the entire $16 x 16$ macroblock, even though MbShape is $8 \times 8$ as
that in BP_8x8. In order to distinguish the SubMbShape being $8 \times 8$ or $4 \times 4$ for B_Skip and B_Direct, the fourth field is added. 4MVPair indicates up to 4 MV pairs are presented with SubMbShape equals to 0; and 16MVPair indicates up to 16 MV pairs are presented with SubMbShape equals to FFh. Also note that P_8x8ref0 is not specified in PAK input interface, it is up to hardware to detect and choose its packing format based on number of reference indices and reference index for the given macroblock.

## Macroblock Type Conversion Rules

For improved coding efficiency the PAK hardware has the capability to convert macroblock types to use more efficiency coding modes such as DIRECT and SKIP. For an inter macroblock or a sub macroblock coded as DIRECT, no motion vector is needed in the bitstream for the macroblock or sub macroblock. If a macroblock is coded as SKIP, it only consumes one SKIP bit (no motion vector, no coefficients are coded). And infomaton about the macroblock is 'inferred' according to the rules stated in the AVC Spec.

As the input to PAK, the following signals can convey the information regarding DIRECT and SKIP:

- MbSkipFlag
- Direct8x8Pattern
- CodecBlockPattern (CbpY, CbpCb, CbpCr)

Such conversion can be enabled or disabled through the SLICE_STATE fields DirectConvDisable and SkipConvDisable as well as the in line command field MbSkipConvDisable.

A P slice doesn't support direct mode, it only supports P_Skip, which is equivalent to a 16_16_L0 prediction. Other prediction types cannot be converted to P_Skip. The following table describes the macroblock type conversion rules for a P slice. Here $\mathrm{CBP}=\mathrm{CbpY} / \mathrm{CbpCb} / \mathrm{CbpCr}$ are the final computed results after quantization by the hardware. Note that hardware honors the input $\mathrm{CbpY} / \mathrm{CbpCb} / \mathrm{CbpCr}$ fields - if the value corresponding to a block is set to zero, the resulting CBP is also zero. The output mb_skip_flag and mb_type are the symbols coded in the bitstream as defined in the AVC spec. "DC" stands for "Don't care", "T" for "True".

Note that the internal condition of MV==MVP is subject to the precise rules stated in the AVC Spec as quoted below. Note that there are exceptions for P_Skip from the normal motion vector prediction rules.
Derivation process for luma motion vectors for skipped macroblocks in $P$ and SP slices
This process is invoked when mb_type is equal to $P_{-}$Skip.
Outputs of this process are the motion vector mvLO and the reference index refldxLO.
The reference index refldxLO for a skipped macroblock is derived as follows.
refldxLO $=0 .(8-168)$
For the derivation of the motion vector mvL0 of a P_Skip macroblock type, the following applies.

- The process specified in subclause 8.4.1.3.2 is invoked with mbPartldx set equal to 0 , subMbPartldx set equal to 0 , currSubMbType set equal to "na", and listSuffixFlag set equal to 0 as input and the output is assigned to mbAddrA, mbAddrB, mvLOA, mvLOB, refldxLOA, and refldxLOB.
- The variable mvLO is specified as follows.


## intel

- If any of the following conditions are true, both components of the motion vector mvL0 are set equal to 0 .
- mbAddrA is not available
- mbAddrB is not available
- refldxLOA is equal to 0 and both components of mvLOA are equal to 0
- refldxLOB is equal to 0 and both components of mvLOB are equal to 0
- Otherwise, the derivation process for luma motion vector prediction as specified in subclause 8.4.1.3 is invoked with $\mathrm{mbPartldx}=0$, subMbPartldx $=0$, refldxL0, and currSubMbType $=$ "na" as inputs and the output is assigned to mvLO.

NOTE - The output is directly assigned to mvLO, since the predictor is equal to the actual motion vector.
Macroblock type conversion rule for an inter macroblock in a P slice

| Input |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisable \|| SkipConvDisable | CBP | $\begin{gathered} \text { MV } \\ == \\ \text { MVP } \end{gathered}$ | MbAffSkipAllowed | mb_skip_flag | mb_type |  |
| P_Skip_16x16 | DC | DC | DC | 1 | 1 | - | Forced to P_Skip; Hardware will force CBP to zero and also ignore SkipConvDisable control. Hardware doesn't check for MV==MVP error condition |
| P_Skip_16x16 | DC | DC | DC | 0 | 0 | 0 | Reverse convert to P_LO_16x16; Hardware will force CBP to zero but reversely convert MbType as P_LO_16x16 once it determines that Skip is not allowed. |
| BP _16x16_L0 | 0 | 0 | T | 1 | 1 | - | Converted to P_Skip. Even input doesn't provide skip hint, hardware can performance the optimization by detecting CBP and MV==MVP condition. |
| BP _16x16_L0 | 0 | 0 | T | 0 | 0 | 0 | Reverse back to P_L0_16x16; Hardware will reverse back to P_LO_16x16 even Skip conditions are met once it determines that Skip is not allowed. |
| BP _16x16_L0 | 1 | 0 | T | T | 0 | 0 | Still coded as P_LO_16x16 = 0. |

A B slice supports both direct and skip modes. The following table describes the macroblock type conversion rules for a $B$ slice. Hardware does not verify MV $==$ MVP condition for a Skip/Direct macroblock in a B Slice as no DMV is performed by hardware.

Macroblock type conversion rule for an inter macroblock in a B slice

| Input |  |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisab <br> le \|| <br> SkipConvDisab <br> le | DirectConvDisab le | $\begin{gathered} \text { CB } \\ \text { P } \end{gathered}$ | $\begin{aligned} & \text { MV } \\ & == \\ & \text { MV } \\ & \text { P } \end{aligned}$ | MbAffSkipAllow ed | $\begin{gathered} \text { mb_skip_fla } \\ \mathrm{g} \end{gathered}$ | $\begin{array}{\|c} \hline \begin{array}{c} \text { mb_typ } \\ \text { e } \end{array} \\ \hline \end{array}$ |  |
| $\begin{aligned} & \text { B_Skip_8×8 } \\ & \text { B_Skip_4x4 } \end{aligned}$ | DC | DC | DC | n/a | 1 | 1 | - | Forced to B_Skip; Hardware will force CBP to zero and also ignore SkipConvDisab le control. |
| $\begin{aligned} & \text { B_Skip_8x8 } \\ & \text { B_Skip_4x4 } \end{aligned}$ | DC | DC | DC | n/a | 0 | 0 | 0 | REVERSE <br> convert to <br> B_Direct_16x16 <br> ; Hardware will force CBP to zero and also reverse convert to <br> B_Direct_16x16 when it discovers Skip is not allowed. |
| ```B_Direct_16x16_4MVPair/16MV Pair``` | 0 | 0 | 0 | n/a | 1 | 1 | - | Converted to B_Skip. <br> Hardware first converts to B_Direct_16x16 and then further to B_Skip if CBP = 0. |
| ```B_Direct_16x16_4MVPair/16MV Pair``` | 0 | 0 | 0 | n/a | 0 | 0 | 0 | Converted to <br> B_Direct_16x16 <br> Hardware first converts to B_Direct_16x16 and stop there as it discovers Skip is not allowed even $C B P=0$. |
| B_Direct_16x16_4MVPair/16MV Pair | 1 | 0 | 0 | n/a | DC | 0 | 0 | Converted to <br> B_Direct_16x16 <br> . Hardware converts to B_Direct_16x16 and stops there even though CBP = 0 as input disallows Skip conversion. |
| B_Direct_16x16_4MVPair/16MV | DC | 0 | NZ | n/a | DC | 0 | 0 | Converted to |


| Input |  |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisab <br> le \|| <br> SkipConvDisab le | DirectConvDisab le | $\begin{gathered} \text { CB } \\ \text { P } \end{gathered}$ | $\begin{gathered} \text { MV } \\ == \\ \text { MV } \\ \text { P } \end{gathered}$ | MbAffSkipAllow ed | $\begin{array}{\|c} \text { mb_skip_fla } \\ \mathrm{g} \end{array}$ | $\begin{array}{\|c} \text { mb_typ } \\ \text { e } \end{array}$ |  |
| Pair |  |  |  |  |  |  |  | B_Direct_16x16 <br> . Hardware converts to B_Direct_16x16 and stops there because CBP != 0 . |
| ```B_Direct_16x16_4MVPair/16MV Pair``` | DC | 1 | DC | n/a | DC | 0 | 16h | Stay as B_8x8. Hardware stays at B_8x8 and codes each sub macroblocks even all are direct. |

The internal signal MbAffSkipAllowed is added to deal with a restriction on the frame/field flag (MbFieldFlag) which is unique to MBAFF. MbAffSkipAllowed is always set to 1 in non-MBAFF modes. In MBAFF mode, a macroblock pair may be both skipped only if its MbFieldFlag is the same as its available neighbor macroblock pair $A$ or $B$ if $A$ or $B$ is available (in that order), or is not 0 if $A / B$ are both not available. Otherwise, one of the macroblocks in the pair must be coded.

To reduce the burden on software, PAK hardware handles the above restriction correctly. For the first MB in a pair, MbAffSkipAllowed is always set to 1 . Therefore, hardware allows converting the first MB to Skip if skip conversion is enabled. For the second $M B$ in a pair, hardware sets MbAffSkipAllowed to 0 if the following is true:

- The current MB Pair has different MbFieldFlag than its available neighbor $A$ or $B$ if $A$ or $B$ is available, or is not 0 if $A / B$ are both not available
- And the first MB is coded as a SKIP (could be forced or converted)

Otherwise, it sets MbAffSkipAllowed to 1. As MbAffSkipAllowed is to 0 for the above condition, hardware will disallow Skip mode for the second MB. If the input signal forces it to Skip, hardware performs reverse-convertion to code it as P_L0_16x16 or B_Direct_16x16 with CBP $=0$ for a macroblock in a P or B Slice. This means that hardware is able to correct the programming mistake by software. If the macroblock is not forced to skip, hardware simply disallows Skip conversion.

Software still has an option to disallow Skip Conversion on a per-MB basis using the MbSkipConvDisable control field in the inline command.

## MFX Architecture

This section and the following sections of Media VDBOX contain the referential documentation on the Multi-Format Codecs, or MFX.

## MFX Introduction

Multi-Format Codec (MFX) Engine is the hardware fixed function pipeline for decode and encoding. It includes multi-format decoding (MFD) and multi-format encoding (MFC).


## MFC Overview

Multi-Format Codec (MFX) Engine is the hardware fixed function pipeline for decode and encoding. It includes multi-format decoding (MFD) and multi-format encoding (MFC).

Note: MFC only supports AVC (H.264).
Many decoding function blocks in MFD such as VIP, VMC, IQT, etc, are also used in encoding mode. Two blocks, FTQ and BSE, are encoding only.

The encoding process is partitioned across host software, the GPE engine, and the MFX engine. The generation of transport layer, sequence layer, picture layer, and slice header layer must be done in the host software. GP hardware is responsible for compressing from Slice Data Layer down to all macroblock and block layers. Specifically, GPE w/ VME acceleration is for motion vector estimation, motion estimation, and code decision.

The VME(Video Motion Estimation) is located next to all image processing units, such as DN (denoise) in GPE. MFX is for final bit packing and reconstructed picture generation.

MFC is operated concurrently with and independently from the GPE (3D/Media) pipeline with a separate command streamer. The two parallel engines have similar command protocol. They can be executed in

## intel

parallel with different context. For encoding, motion search, MB mode decision, and rate control are performed using GPE pipeline resources.

MFC is implemented to achieve the following objectives:

- Compliant with next generation high-definition optical video disc requirements, with sufficient performance headroom:
- Support AVC 4:2:0 Main Profile and High Profile only (8-bit only), up to Level 4.1 resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be encoded. There is no support for Baseline, Extended, or High-10 Profiles.
- Performance requirements with MFX core frequency above 667 MHz :
- Real-time performance with $20 \%$ duty cycle or less.
- Support concurrent decoding of two active HD bitstreams of different formats (for example, one AVC and one VC1 HD bitstream) and one active HD encoding.

As the result of this hardware partitioning, VPP and ENC are always running in GPE, and PAK is what runs exactly in MFC.

PAK - residue packing and entropy coding, including block transformation, quantization, data prediction, bitrate tuning and reference decoding. It delivers final packed bitstream and decoded key-frame reference:

- As the same as ENC, PAK is invoked on a Slice boundary; a single call of VPP can lead to multiple calls for PAK.
- Rate control is inside ENC and PAK only, not in VPP.
- PAK must always perform with reconstructed reference picture.

There is a general dependency of the three operation pipelines. Semaphores are inserted either according to frames or slices. The main CS will also be notified when the decoded reference is ready for the next frame set to be encoded. The detailed discussion will be found in a later section.

Host software is responsible for encoding the transport stream and all the sequence, picture, and slice layer/header in the bit-stream; the MFC system is responsible for compressing from Slice Data Layer down to all macro-block and block layers.

## Sample Algorithmic Flow

Assuming all the hardware components are given, there are infinite usage possibilities left with intention for software to decide according to its own application needs depending upon the balanced requirement of coding speed, frame latency, power-consumption, and video quality, and depending upon the usage modes and user preferences (such as low-frame-rate-high-frame-quality vs. high-frame-rate-low-framequality).
The last part of this chapter, we illustrate a generic sample to show how a compression algorithm can be implemented to use our hardware.

Step 1. Application or driver initializes the encoder with desired configuration, including speed, quality, targeted bit-rate, input video info, and output format and restrictions.

Step 2. VPP - Application or driver feeds VPP one frame at a time in coded order with specified frame or field type, as well as transcoding information: motion vectors, coded complexity (i.e. bit size).

It will perform denoising and deblocking based on original and targeted bit-rate, and output additional
4 spatial variances and 2 temporal variances for each macroblock as well as the whole frame.
Step 3. ENC - Application or driver feeds ENC one coding slice buffer at a time including all VPP output. The frame level data is accessible to all slices.
a. Encoding setup unit (ESE) will set picture level quality parameters (including LUTs, and other costing functions) and set target bit-budget (TBB) and maximal bit-budget (MBB) to each macroblock based on rate-control (RC) scheme implemented. For B-frames, it will also make ME searching mode decision (either Fast, Slow or Uni-directional).
b. Loop over all macroblocks: calculate searching center (MVP) perform individual ME and IE (MEE). Multi-thread may be designed for HW according to a zigzag order for minimal dependency issue.
c. ENC make microblock level code decision (CD) outputs macroblock type, intra-mode, motionvectors, distortions, as well as TBBs and MBBs.

Step 4. PAK - Application or driver feeds PAK one array of coded macroblocks covering a slice at a time, including all ENC output. Original frame buffer and reconstructed reference frame buffers are also available for PAK to access.
a. PAK may create bitstreams for all sequence, gop, picture, and slice level headers prior the first macroblock.
b. Loop over all macroblocks, accurate prediction block is constructed for either inter- or intrapredictions (VMC \& VIP). If MB distortion is less than some predetermined threshold, for a B slice this step can be skipped as well as the Steps (c)-(e) and jump directly to Step (f); for a key slice the prediction calculated here will be directly used as the reference thus it jumps to Step (e) after this step.
c. Differencing the predicted block from the original block derives the residue block. Forward transformation and quantization (FTQ) is performed. For B slice, it will jump to Step (f) right after. For other types of slice, Steps (d) and (e) can be performed in a thread in parallel with Step (f) and beyond.
d. This is for accurate construction of reference pictures. Inverse quantization and inverse transformation (IQT) are performed and added to the predictions to have the decoded blocks.
e. ILDB is applied accordingly to the reconstructed blocks.
f. Meanwhile macroblock codes: including its configuration info (types and modes), motion info (motion vectors and reference ids), and residual info (quantized coefficients), are collected for packing (BSE) in the following sub-steps:
i. Code clean-up (in MPR). Check and verify Mbtype and Cbps, use Skip or Zero respectively if one can. In principle, when there are equivalent codes, use the simple one.
ii. Drop dependency (in MPR). Calculate relative codes from the absolute codes by associate them with neighborhood information. All neighborhood correlations are solved in this step.
iii. Unify symbols (in SEC). Translate relative codes into symbols, and table or context indices that are independent of the concept of syntax type.
iv. Entropy coding (VLE) on symbols.
g. Parsing bitstream data in RBSP form (in VLE), and output to application or driver.
h. By the end of each picture, write out the accurate actual data size to designate buffer for ENC to access.

## Synchronization Mechanism

Encoding of a video stream can be broken down to three major steps (as explained in the previous section):

1. VPP: video-stream pre-processing
2. ENC: encoding, that is, code decision of inter-MVs and intra-modes
3. PAK: bit-stream packing
a. residual calculation, transformation, and quantization
b. code bit-stream packing
c. reference generation of keyframes

This section describes an architectural solution to map the first two steps in the GFX engine and the last step in the MFX engine. Since this mapping involves two OS-visible engines, managing them in parallel under one application is similar to the solution in earlier generations. Each engine has its own command streamers and has mechanisms to synchronize at required levels as described in the next sub-section.

Above three steps of encoding have dependencies in processing based on
i. functional pipeline order, i.e. on a given frame, VPP needs to be performed first, then ENC, then PAK and finally MFD (Multi-Format Decoding) for key reference frame generation.
ii. I-frames are key frames for $P$ and $B$, they have to be first in every pipe-stage.
iii. P-frames are key frames for $B$ frames and therefore $P$ frames are processed first before the dependent B frames
iv. GFX Engine is time slice to work on either VPP or ENC frame as we discussed in the previous chapter.
v. PAK + MFD are executed on the same frame in the MFX engine by macro-block level pipelining within a slice. It should be noted that for the sake of simplicity, an entire frame (potentially multiple slices) are processed in the corresponding engine and no smaller granularity of switching is allowed between the functional pipeline stages.

Three steps of the encoding can be interleaved on two engines in the following way on a frame by frame basis.

Command Stream Synchronization


## Restrictions

MFC implementation is subject to the following limitations.

- Context switching within MFC and with Graphics Engine occurs only at frame boundary to minimize the amount of information that needs to be tracked and maintained.


## MFD Overview

When used for decoding, we also refer to the MFX Engine as the MFD Engine.
The Multi-Format Decoder (MFD) is a hardware fixed function pipeline for decoding the three-video codec format and one image compression codec format: AVC (H.264), VC-1, MPEG2, and JPEG.

- Compliant with next generation high-definition optical video disc requirements, with sufficient performance headroom:
- Support AVC 4:2:0 Main and High (8-bit only) Profile only (no support for Baseline, Extended and High-10 Profiles), up to Level 5.1 (max $983,040 \mathrm{MB} / \mathrm{s}$, max $36,864 \mathrm{MB} /$ frame, and at most one dimension can reach 4 K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
- Allow a B-picture (frame or field) as a reference picture
- Support MVC 4:2:0 Stereoscopic Progressive Profile only, up to Level 5.1 (max 983,040 MB/s per view, max $36,864 \mathrm{MB} /$ frame per view, and at most one dimension can reach 4 K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
- Support VC1 4:2:0 Simple, Main and Advanced Profiles, up to Level 4 (max 491,520 MB/s and max $16,384 \mathrm{MB} /$ frame; max only one dimension will be at 4 K pixel) resolution and up to 40 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded.
- Allow a B-field as a reference picture only in interlaced field decoding, no other modes.
- Support MPEG2 HD Main Profile (4:2:0), up to High Level (1920x1152 pixels) and up to 80 mbps bitstream. With sufficient duty cycles, higher bit rate contents can also be decoded. No support for SNR and spatial-scalability.
- Does not support B-picture as a reference picture.
- Support Baseline JPEG with five choma types (4:0:0, 4:1:1, 4:2:2, 4:2:0, and 4:4:4. No support for Extended DCT-based mode, Progressive mode, Lossless mode, nor Hierarchical mode.
- H/W support 64 Kx 64 K , but Surface State can support only up to 16 kx 16 k

| Features | Supported | Unsupported |
| :---: | :---: | :---: |
| Coding processes | Baseline sequential mode: <br> - 8-bit pixel precision of source images <br> - loadable 2 AC and 2 DC Huffman tables <br> - 3 loadable quantization matrix for $\mathrm{Y}, \mathrm{U}, \mathrm{V}$ <br> - Interleaved and non-interleaved Scans <br> - Single and multiple Scans | Extended DCT-based mode, Lossless, Hierarchical modes: <br> More than 8 bit pixel resolution, progressive mode, arithmetic coding, 4 AC and 4 DC Huffman tables (extended mode), predictive process (lossless), multiple frames (hierarchical) |
| Number of image channels | 1 for grey image <br> 3 for $\mathrm{Y}, \mathrm{Cb}, \mathrm{Cr}$ color image | 4-th channel (usually alpha blending image) |
| Image resolution | Arbitrary image size up to 16K * 16K | Larger than 16 K * $16 \mathrm{~K}(64 \mathrm{~K}$ * 64 K is max. in the JPEG standard) |
| Chroma subsampling ratio | Chroma 4:0:0 (grey image) <br> Chroma 4:1:1 <br> Chroma 4:2:0 <br> Chroma horizontal 4:2:2 <br> Chroma vertical 4:2:2 <br> Chroma 4:4:4 | Any other arbitrary ratio, e.g., 3:1 subsampled chroma |
| Additional feature (post-processing) | Image rotation: 90/180/270 degrees |  |

- H/W does not impose restriction on picture frame aspect ratio, but is bounded by a max 256 MBs (4096 pixels) per dimension programmable at the H/W interface specifications.
- For example, supporting HD video resolution 1920x1080/60i, 1920x1080/24p, 1280x720/60p
- Performance requirements with MFX core frequency above 1 GHz
- Real-time performance around 10\% duty cycle
- Support concurrently decoding of at least two active HD bitstreams of different formats (For example, one AVC and one VC1 HD bitstream)
- The parsing of transport layer and sequence layer is not performed in this hardware, and is required to be done in the host software.
- The MFD hardware pipeline is operated concurrently with and independently from the Graphics (3D/Media) pipeline with separate command streamer. The two parallel engines are designed with the similar command protocol. They can be executed in parallel with different context.
- Local storages and buffers along the hardware pipeline are kept at minimum. For example, there is no on-die row-store memory. They are resided on the system memory. MFD is designed to hide the memory access latency (in both the row stores and in the motion compensation units) in maximizing its decoding throughput.
- Support the following operating modes:
- VLD mode - operation starts from entropy decoding of the compressed bit stream (parsing Slice Header and Slice Data Layer in AVC , Picture layer, Slice layer and MB Layer in VC-1, and MB-layer in MPEG2), all the way, to the reconstruction of display picture, including in-loop and out-loop deblocking, if any.
- Streamout mode - a new feature of the VLD mode in assisting transcoding during decoding. Selected uncompressed data (e.g. per MB MV information) will be sent out to the EU and the ME engine for encoding into a different format or for the purpose of transcaling and transrating. In addition, the uncompressed result may continue to be processed by the rest of pipeline as in VLD mode to generate the display picture for transcoding. That is, while intermediate data are streaming out to the memory, the MFD Engine continues its decoding as usual.
- Streamout mode - a new feature of the VLD mode in assisting transcoding during decoding. Selected uncompressed data (e.g. per MB MV information) will be sent out to the EU and the ME engine (resided on the Sampler of the 3D Gx Pipeline) for encoding into a different format or for the purpose of transcaling and transrating. In addition, the uncompressed result may continue to be processed by the rest of pipeline as in VLD mode to generate the display picture for transcoding. That is, while intermediate data are streaming out to the memory, the MFD Engine continues its decoding as usual.
- For JPEG, only VLD mode is supported (No IT mode). Host software decodes Frame and Scan layers (down to Scan header in the JPEG bit stream syntax) and sends all the corresponding information and Scan payload to the MFD hardware pipeline.
- IT mode - when host software has already performed all the bit stream parsing of the compressed data and packaging the uncompressed result into a specific format (as a sequence of per-MB record) stored in memory. The hardware pipeline will fetch one MB record at a time and perform the rest of the decoding process as in VLD mode
- Host software (Application) is responsible for parsing and decoding all the transport and program layers, and all sequence layers. These parameters are passed to Driver and forwarded to H/W as needed through different STATE commands. Host software is also responsible for separating non-video data (audio, meta and user data) from sending to H/W.
- MFD Engine is only responsible for macro-block and block layers decoding, plus certain level of header decoding. For AVC MFD starts decoding from Slice Header; for

VC1, MFD starts decoding from Picture Header, and for MPEG2 decoding starts from MB Layer only.

- For JPEG, MFD is responsible for ECS and block layers decoding.
- Support bitstream formats (compressed video data) for each codec
- AVC-2 formats
- MVC-2 formats
- DXVA2 MVC Short Slice Format
- DXVA2 AVC Long Slice Format Specification (exactly the same as AVC)
- VC1-2 formats
- Fully compliant to Picture Parameter and Slice Control Parameter interface definition
- MPEG2
- MB Layer only, according to DXVA 1 Specification
- JPEG
- ECS Layer

The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.

- In particularly, RC6 always happens between frame boundaries. So at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition.

To activate the AVC deblocker logic for incoming uncompressed 4:2:0-only video stream, one can pack the uncompressed video stream to compliant with the IPCM MB data format (including ILDB control information) and feed them into the MFD engine in IT mode. Since the MFD Engine is in IPCM mode, transformation, inter and intra processing are all inactive.

Start Code Detection and removal are done in the CPU, but the Start Code Emulation Prevention Byte is detected and removed by the front-end logic in the MFD. The bitstream format for each codec and for each mode is specified in this document.

Codec specific information are based on the following released documents from third parties:

- Draft of Version 4 of H.264/AVC (ITU-T Recommendation H. 264 and ISO/IEC 14496-10 (MPEG-4 part 10) Advanced Video Coding); JVT-O205d1.doc; dated 2005-05-30
- Final Draft SMPTE Standard: VC1 Compressed Video Bitstream Format and Decoding Process, SMPTE 421M, dated 2006-1-6; PDF file.
- MPEG2 Recommendation ITU T H. 262 (1995 E), ISO/IEC 13818-2: 1995 (E); doc file.
- Digital Compression and Coding of Continuous-tone Still Images, ITU-T Rec. T. 81 and ISO/IEC 10918-1: Requirements and guidelines September 18 1992; itu-t81[1].pdf


## MFD Memory Interface

The Memory Arbitrator follows the pre-defined arbitration policy (as indicated in the following listing P0 to P11, in which P0 is the highest priority) to select the next memory request to service, then it will perform the TLB translation (translation to physical address in memory), and make the actual request to memory.

The Memory Arbitration unit is also responsible for capturing the return data from memory (read request) and forward it to the appropriate unit along the MFD Engine.

- Read streams: (all 64B requests)
- Commands for BSD : linear (including indirect data) (PO)
- Indirect DMA (P1)
- Row store for BSD: linear (P5)
- Row store for MPR: linear (P6)
- MC ref cache fetch : tiled (P2)
- Intra row store: linear (P9)
- ILDB row store: linear (P10)
- Write streams: (all 64B requests)
- Row store write for BSD: linear and can avoid partial writes (P3)
- Row store write for MPR: linear and can avoid partial writes (P4)
- Intra row store write: linear and can avoid partial writes (P7)
- ILDB row store write: linear and can avoid partial writes (P8)
- Final dest writes: tiled and can potentially be partial, two ways to avoid these partials: 1) either write garbage and buffers are aligned or 2 ) read-modify writes for dribble end of line cases (P11)


## MFD Codec-Specific Commands

MFD hardware pipeline supports 3 different codec standards : AVC, VC1 and MPEG2. To make the interface flexible, each codec is designed with its own set of commands.

There are two categories of commands for each codec format : one set for VLD mode and one set for IT mode.

## MFX State Model

The parallel video engine (PVE) supports two state delivery models: inline state model and indirect state model. For inline state model, the state commands (*_STATE) can be issued in batch buffers or ring buffers directly preceding object commands (*_OBJECT). In the indirect state model, the state commands are not placed in the batch buffers or ring buffers. Instead Indirect State Buffers provide state information (in the form of the above mentioned state commands) for the MFX pipeline. See MFX_STATE_POINTER for more details.

## intel

VCS (aka BCS) handles the difference of the two state delivery models. Therefore, the MFX pipeline always sees the state commands in both models. However, MFX hardware supports additional context save/restore of 'dynamic states'. Dynamic states are the internal signals that are persistent. This could be the CABAC context for macroblock encoding.


## MFX State Model

The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.

In particular, RC6 always happens between frame boundaries. So, at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition.

## MFX Interruptability Model

MFX encoding and the encoding pipeline do not support interruption. All operations are frame based. Interrupts can only occur between frames; the driver will submit all the states at the beginning of each frame. Any state kept across frames is in MMIO registers that should be read between frames.

Software submits without any knowledge of where the parser head pointer is located. Also there is a non-deterministic amount of time for the new context to reach the command streamer. However, the state model for the MFX engine requires software to know exactly what state the pipeline is in at all times. This introduces cases where a preemption could occur during or after a state change without software ever knowing the state saved out to memory on the context switch.

Also, preemption is only allowed during the last macroblock in a row. Hardware cannot always perform a context switch when the new context is seen by the hardware. To avoid a switch during an invalid macroblock and to keep the state synchronized with software, there are two commands available that are used. MI_ARB_ON_OFF disables and enables preemption while MFX_WAIT ensures the context switch, if needed, preempts during macroblock execution. Below illustrates an example assuming VC1 VLD mode.

| Command Ring/Batch | Notes |
| :--- | :--- |
| MI_ARB_ON_OFF = OFF | Disable preemption |
| S1 | Inline or indirect state cmd 1 |
| S2 | Inline or indirect state cmd 2 |
| S3 | Inline or indirect state cmd 3 |
| XXXX_OBJECT | Slice |
| MI_ARB_ON_OFF = ON | Enable preemption |
| MFX_WAIT | Allow preemption to occur while XXXX_OBJECT executes |
| MI_ARB_ON_OFF = OFF | Since arbitration is off again, state commands are allowed below |
| S4 | Inline or indirect state cmd 4 |
| S5 | Inline or indirect state cmd 5 |
| S6 | Inline or indirect state cmd 6 |
| XXXX_OBJECT | Slice |
| MI_ARB_ON_OFF = ON | Enable preemption |
| MFX_WAIT | Allow preemption to occur while XXXX_OBJECT executes |
| MI_ARB_ON_OFF = OFF | Since arbitration is off again, state commands are allowed below |

Note that store DW commands may execute inside the preemption enabling window if needed.

## Decoder Input Bitstream Formats

## AVC Bitstream Formats - DXVA Short

Bitstream Buffer Address starts after the 3-byte start code, i.e. starts (and includes) at the NAL Header Byte. This byte must not be included in the Emulation Byte Detection Process.

## AVC Bitstream Formats - DXVA Long

Bitstream Buffer Address starts after the 3-byte start code, i.e. starts (and includes) at the NAL Header Byte. This byte must not be included in the Emulation Byte Detection Process. Application will provide the Slice Header Skip Byte count (not including any possible Emulation Prevention Byte).

## VC1 Bitstream Formats - Intel Long

Bitstream starts right at the MB layer, with any emulation byte crossing the header and MB layer being removed by application and the data length is adjusted.

## intel.

## MPEG2 Bitstream Formats - DXVA1

Bitstream buffer starts right at the very first MB data.

## JPEG Bitstream Formats - Intel

Bitstream buffer starts right at the very first MCU data of each Scan.
The indirect data start address in MFD_JPEG_BSD_OBJECT specifies the starting Graphics Memory address of the bitstream data that follows the Scan header. It provides the byte address for the first MCU of the Scan. Different from MFD_MPEG2_BSD_OBJECT command, First MCU Bit Offset does not need to be specified because it is always set to zero.

Indirect data buffer for a Scan


The indirect data length in MFD_JPEG_BSD_OBJECT provides the length in bytes of the bitstream data for the Scan excluding Scan header. It includes the first byte of the first macroblock and the last byte of the last macroblock in the Scan. The Figure illustrates these parameters for a slice data.

## Concurrent Multiple Video Stream Decoding Support

The natural place for switching across multiple streams is at the Slice boundary. Each Slice is a selfsustained unit of compressed video data and has no dependency with its neighbors (except for the Deblocking process). In addition, there is no interruptability within a Slice. However, when ILDB is invoked, the processing of some MBs will require neighbor MB information that crosses the Slice boundary. Hence, to limit the buffering requirement, in this version of hardware design, stream switching can only be performed at the picture boundary instead.

## MFX Codec Commands Summary

| DWord | Bit | Description |
| :---: | :---: | :--- |
| 0 | $31: 29$ | Instruction Type $=$ GFXPIPE $=3 \mathrm{~h}$ |
|  | $28: 16$ | 3D Instruction Opcode $=$ PIPELINE_SELECT <br> GFXPIPE[28:27 $=1 \mathrm{~h}, 26: 24=1 \mathrm{~h}, 23: 16=04 \mathrm{~h}]$ (Single DW, Non-pipelined) |
|  | $15: 1$ | Reserved: MBZ |
|  | 0 | Pipeline Select <br> $0: 3 D$ pipeline is selected <br> 1: Media pipeline is selected |


| Pipeline Type (28:27) | Opcode (26:24) | Sub Opcode (23:16) | Command | Definition Chapter |
| :---: | :---: | :---: | :---: | :---: |
| VC1 State |  |  |  |  |
| 2h | 5 h | Oh | VC1_BSD_PIC_STATE | VC1 BSD |
| 2 h | 5h | 1h | Reserved | n/a |
| 2h | 5 h | 2 h | Reserved | n/a |
| 2h | 5h | 3h | VC1_BSD_BUF_BASE_STATE | VC1 BSD |
| 2h | 5h | 4h | Reserved | n/a |
| 2 h | 5h | 5h-7h | Reserved | n/a |
| VC1 Object |  |  |  |  |
| 2 h | 5h | 8h | VC1_BSD_OBJECT | VC1 BSD |
| 2 h | 5h | 9h-FFh | Reserved | n/a |


| Pipeline Type (28:27) | Opcode (26:24) | Sub Opcode (23:16) | Command | Definition Chapter |
| :---: | :---: | :---: | :---: | :---: |
| 2 h | 6 h | $2 \mathrm{~h}-7 \mathrm{~h}$ | Reserved | N/A |
| Object |  |  |  |  |
| 2 h | 6 h | $9 \mathrm{~h}-\mathrm{FFh}$ | Reserved | N/A |

Note that it is possible for a command to appear in both IMAGE and SLICE state buffer, e.g. QM_STATE for JPEG can be issued at frame level or scan/slice level.

|  | Opcode <br> (26:24) | SubopA $(23: 21)$ | SubopB $(20: 16)$ | Command | Chapter | Recommended Indirect State Pointer Map | Interruptable? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MFX <br> Common | Common |  |  |  |  |  |
| 2 h | Oh | Oh | Oh | MFX_PIPE_MODE_SELECT | MFX | IMAGE | No |
| 2 h | Oh | Oh | 1h | MFX_SURFACE_STATE | MFX | IMAGE | No |
| 2h | Oh | Oh | 2 h | MFX_PIPE_BUF_ADDR_STATE | MFX | IMAGE | No |
| 2 h | Oh | Oh | 3h | MFX_IND_OBJ_BASE_ADDR_STATE | MFX | IMAGE | No |
| 2 h | Oh | Oh | 4h | MFX_BSP_BUF_BASE_ADDR_STATE | MFX | IMAGE | No |
| 2 h | Oh | Oh | 6 h | MFX_ STATE_POINTER | MFX | IMAGE | No |

## intel.

| $\begin{gathered} \hline \text { Pipeline } \\ \text { Type } \\ (28: 27) \\ \hline \end{gathered}$ | Opcode $(26: 24)$ | SubopA $(23: 21)$ | SubopB $(20: 16)$ | Command | Chapter | Recommended Indirect State Pointer Map | Interruptable? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 h | Oh | Oh | 7h | MFX_QM_STATE | MFX | IMAGE/SLICE | No |
| 2 h | Oh | Oh | 8 h | MFX_FQM_STATE | MFX | IMAGE | No |
| 2h | Oh | Oh | 9h | MFX_DBK_OBJECT | MFX | IMAGE | No |
| 2 h | Oh | Oh | A-1Eh | Reserved | n/a | n/a | No |
|  | MFX <br> Common | Dec |  |  |  |  |  |
| 2 h | Oh | 1h | 0-8h | Reserved | n/a | n/a | n/a |
| 2 h | Oh | 1h | 9 h | MFD_IT_OBJECT | MFX | n/a | No |
| 2 h | Oh | 1h | A-1Fh | Reserved | n/a | n/a | n/a |
|  | MFX <br> Common | Enc |  |  |  |  |  |
| 2 h | Oh | 2h | 0-7Fh | Reserved | n/a | n/a | n/a |
| 2 h | Oh | 2h | 8 h | MFX_PAK_INSERT_OBJECT | MFX | n/a | No |
| 2 h | Oh | 2h | 9 h | Reserved | n/a | n/a | n/a |
| 2 h | Oh | 2 h | Ah | MFX_STITCH_OBJECT | MFX | n/a | No |
| 2 h | Oh | 2h | B-1Fh | Reserved | n/a | n/a | n/a |
|  | AVC/ MVC | Common (State) |  |  |  |  |  |
| 2 h | 1h | Oh | Oh | MFX_AVC_IMG_STATE | MFX | IMAGE | n/a |
| 2 h | 1h | Oh | 1h | Reserved | n/a | n/a | n/a |
| 2 h | 1h | Oh | 2 h | MFX_AVC_DIRECTMODE_STATE | MFX | SLICE | n/a |
| 2 h | 1h | Oh | 3h | MFX_AVC_SLICE_STATE | MFX | SLICE | n/a |
| 2 h | 1h | Oh | 4h | MFX_AVC_REF_IDX_STATE | MFX | SLICE | n/a |
| 2h | 1h | Oh | 5h | MFX_AVC_WEIGHTOFFSET_STATE | MFX | SLICE | n/a |
| 2 h | 1h | Oh | 9 | Reserved | n/a | n/a | n/a |
| 2 h | 1h | Oh | D-1Fh | Reserved | n/a | n/a | n/a |
|  | AVC/ MVC | Dec |  |  |  |  |  |
| 2h | 1h | 1h | 0-5h | Reserved | MFX | n/a | n/a |
| 2 h | 1h | 1h | 6h | MFD_AVC_DPB_STATE | MFX | IMAGE | n/a |
| 2 h | 1h | 1h | 7h | MFD_AVC_SLICEADDR_OBJECT | MFX | n/a | n/a |
| 2 h | 1h | 1h | 8h | MFD_AVC_BSD_OBJECT | MFX | n/a | No |
| 2h | 1h | 1h | 9-1Fh | Reserved | n/a | n/a | n/a |
|  | AVC/ <br> MVC | Enc |  |  |  |  |  |
| 2 h | 1h | 2 h | 0-8h | Reserved | n/a | n/a | n/a |
| 2 h | 1h | 2h | 9h | MFC_AVC_PAK_OBJECT | MFX | n/a | No |
| 2 h | 1h | 2 h | A-1Fh | Reserved | n/a | n/a | n/a |
|  | AVC/ <br> MVC | Extension |  |  |  |  |  |

intel.

| $\begin{gathered} \text { Pipeline } \\ \text { Type } \\ (28: 27) \\ \hline \end{gathered}$ | Opcode $(26: 24)$ | SubopA $(23: 21)$ | SubopB $(20: 16)$ | Command | Chapter | Recommended Indirect State Pointer Map | Interruptable? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VC1 | Common (State) |  |  |  |  |  |
| 2h | 2h | Oh | Oh | Reserved | n/a | n/a | n/a |
| 2h | 2 h | Oh | 1h | MFX_VC1_PRED_PIPE_STATE | MFX | IMAGE | n/a |
| 2h | 2 h | Oh | 2 h | MFX_VC1_DIRECTMODE_STATE | MFX | SLICE | n/a |
| 2 h | 2 h | Oh | 3-1Fh | Reserved | n/a | n/a | n/a |
|  | VC1 | Dec |  |  |  |  |  |
| 2 h | 2 h | 1h | Oh | MFD_VC1_SHORT_PIC_STATE | MFX | IMAGE | n/a |
| 2h | 2h | 1h | 1h | MFD_VC1_LONG_PIC_STATE | MFX | IMAGE | n/a |
| 2 h | 2 h | 1h | 2-7h | Reserved | n/a | n/a | n/a |
| 2h | 2h | 1h | 8h | MFD_VC1_BSD_OBJECT | MFX | n/a | No |
| 2h | 2 h | 1h | 9-1Fh | Reserved | n/a | n/a | n/a |
|  | VC1 | Enc |  |  |  |  |  |
| 2h | 2h | 2 h | 0-1Fh | Reserved | n/a | n/a | n/a |
|  | MPEG2 | Common (State) |  |  |  |  |  |
| 2h | 3h | Oh | Oh | MFX_MPEG2_PIC_STATE | MFX | IMAGE | n/a |
| 2 h | 3h | Oh | 1-1Fh | Reserved | n/a | n/a | n/a |
|  | MPEG2 | Dec |  |  |  |  |  |
| 2 h | 3h | 1h | 1-7h | Reserved | n/a | n/a | n/a |
| 2 h | 3h | 1h | 8h | MFD_MPEG2_BSD_OBJECT | MFX | n/a | No |
| 2 h | 3h | 1h | 9-1Fh | Reserved | n/a | n/a | n/a |
|  | MPEG2 | Enc |  |  |  |  |  |
| 2 h | 3h | 2 h | 0-2h | Reserved | n/a | n/a | n/a |
| 2 h | 3h | 2 h | 3h | MFC_MPEG2_PAK_OBJECT |  |  |  |
| 2 h | 3h | 2 h | 3-8h | Reserved |  |  |  |
| 2 h | 3h | 2 h | 9 h | MFC_MPEG2_SLICEGROUP_STATE |  |  |  |
| 2 h | 3h | 2h | A-1Fh | Reserved |  |  |  |
|  | VP8 | Common (State) |  |  |  |  |  |
| 2 h | 4h | Oh | Oh | MFX_VP8_PIC_STATE | MFX | IMAGE | n/a |
|  | VP8 | Dec |  |  |  |  |  |
| 2 h | 4h | 1h | 8h | MFD_VP8_BSD_OBJECT | MFX | IMAGE | No |
|  | VP8 | Enc |  |  |  |  |  |
| 2h | 4h | 2h |  | Reserved |  |  |  |
|  | JPEG | Common |  |  |  |  |  |
| 2 h | 7h | Oh | Oh | MFX_JPEG_PIC_STATE | MFX | IMAGE | No |
| 2 h | 7h | Oh | 1h | Reserved | n/a | $\mathrm{n} / \mathrm{a}$ | n/a |
| 2 h | 7 h | Oh | 2 h | MFX_JPEG_HUFF_TABLE_STATE | MFX | IMAGE | No |

## intel

|  | Opcode $(26: 24)$ | SubopA $(23: 21)$ | SubopB $(20: 16)$ | Command | Chapter | Recommended Indirect State Pointer Map | Interruptable? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 h | 7h | Oh | 3-1Fh | Reserved | n/a | n/a | n/a |
|  | JPEG | Common |  |  |  |  |  |
| 2 h | 7h | Oh | Oh | MFX_JPEG_PIC_STATE | MFX | IMAGE | No |
| 2 h | 7h | Oh | 1h | Reserved | n/a | n/a | n/a |
| 2 h | 7h | Oh | 2 h | MFX_JPEG_HUFF_TABLE_STATE | MFX | IMAGE | No |
| 2 h | 7h | Oh | 3-1Fh | Reserved | n/a | n/a | n/a |
|  | JPEG | Dec |  |  |  |  |  |
| 2 h | 7h | 1h | 1-7h | Reserved | MFX | n/a | n/a |
| 2 h | 7h | 1h | 8h | MFD_JPEG_BSD_OBJECT | MFX | MCU | No |
| 2h | 7h | 1h | 9-1Fh | Reserved | MFX | n/a | n/a |
|  | JPEG | Enc |  |  |  |  |  |
| 2h | 7h | 2h | 0-1Fh | Reserved | MFX | n/a | n/a |

MMIO Space Registers

| Range Start | Range End |  |
| :--- | :--- | :--- |
| 00002000 | $00002 F F F$ | Render/Generic Media Engine |
| 00004000 | $00004 F F F$ | Render/Generic Media Graphics Memory Arbiter |
| 00005000 | $0000517 F$ |  |
| 00006000 | $00007 F F F$ | Reserved |
| 00012000 | $000123 F F$ | MFX Control Engine (Video Command Streamer) |
| 00012400 | 00012 FFF | Media Units (VIN unit) |
| 00014000 | $00014 F F F$ | MFX Memory Arbiter |
| 00022000 | $00022 F F F$ | Blitter Engine |
| 00024000 | $00024 F F F$ | Blitter Memory Arbiter |
| 00030000 | $0003 F F F F$ | Reserved |
| 00100000 | $00107 F F F$ | Fence Registers |
| 00140000 | $0017 F F F F$ | MCHBAR (SA) |

## Memory Interface Command Map

```
04h Opcode (28:23) MI_FLUSH
```


## MFX Decoder Commands Sequence

The MFX codec is designed to be a stateless engine, that it does not retain any history of settings (states) for the encoding/decoding process of a picture. Hence, driver must issue the full set of MFX picture state command sequence prior to process each new picture. In addition, driver must issue the full set of Slice state command sequence prior to process a slice.

In particular, RC6 always happens between frame boundaries. So at the beginning of every frame, all state information needs to be programmed. There is no state information as part of media context definition

## Examples for AVC

The following gives a sample command sequence programmed by a driver
a) For Intel or DXVA2 AVC Long Slice Bitstream Format

MFX_PIPE_MODE_SELECT
MFX_SURFACE_STATE
MFX_PIPE_BUF_ADDR_STATE
MFX_IND_OBJ_BASE_ADDR_STATE
MFX_BSP_BUF_BASE_ADDR_STATE
MFX_QM_STATE
VLD mode: MFX_AVC_PICID_STATE
MFX_AVC_IMG_STATE
MFX_AVC_DIRECTMODE_STATE
MFX_AVC_REF_IDX_STATE
MFX_AVC_WEIGHTOFFSET_STATE
MFX_AVC_SLICE_STATE
VLD mode: MFD_AVC_BSD_OBJECT
IT mode: MFD_IT_OBJECT
MI_FLUSH
b) For DXVA2 AVC Short Slice Bitstream Format (for VLD mode only)

MFX_PIPE_MODE_SELECT
MFX_SURFACE_STATE
MFX_PIPE_BUF_ADDR_STATE
MFX_IND_OBJ_BASE_ADDR_STATE
MFX_BSP_BUF_BASE_ADDR_STATE
MFD_AVC_DPB_STATE
VLD mode: MFX_AVC_PICID_STATE
MFX_AVC_IMG_STATE
MFX_QM_STATE

MFX_AVC_DIRECTMODE_STATE
VLD mode : MFD_AVC_SLICEADDR_OBJECT
VLD mode: MFD_AVC_BSD_OBJECT
VLD mode : MFD_AVC_BSD_SLICEADDR_OBJECT
VLD mode: MFD_AVC_BSD_OBJECT
... repeat these four commands N - 1 times for a N -slice picture
VLD mode: MFD_AVC_BSD_OBJECT (for the last slice of the picture)
MI_FLUSH

## Examples for VC1

The following gives a sample command sequence programmed by a driver
a) For Intel Proprietary Long Bitstream Format

MFX_VC1_DIRECTMODE_STATE
MFX_VC1_PRED_PIPE_STATE
MFX_VC1_LONG_PIC_STATE
VLD mode: MFD_VC1_BSD_OBJECT
IT mode: MFD_IT_OBJECT
MI_FLUSH
b) For DXVA2 VC1 Compliant Bitstream Format (for VLD mode only)

MI_FLUSH (Video Pipeline Cache invalidate = 1)
MFX_VC1_DIRECTMODE_STATE
MFX_VC1_PRED_PIPE_STATE
MFX_VC1_SHORT_PIC_STATE
VLD mode: MFD_VC1_BSD_OBJECT
MI_FLUSH
c) For DXVA2 VC1 Compliant Bitstream Format (for VLD mode only), and field pair picture

Batch buffer for top-field
states....
Slice_objs...
MI_flush
store register immediate (if VC1 short format with interlaced field pic)
MI_flush

Batch buffer for bottom field
load register immediate (if VC1 short format with interlaced field pic)
MI_flush
states....
Slice_objs...
MI_flush

## Examples for JPEG

The following gives a sample command sequence programmed by a driver
Programmed once at the start of decoding
MFX_PIPE_MODE_SELECT
MFX_PIPE_SURFACE_STATE
MFX_IND_OBJ_BASE_ADDR_STATE
MFX_PIPE_BUF_ADDR_STATE
MFX_JPEG_PIC_STATE
Programmed at the start of Frame or Scan (These commands can be sent multiple times either before MFX_JPEG_PIC_STATE or before MFD_JPEG_BSD_OBJECT)

MFX_JPEG_HUFF_TABLE
MFX_QM_STATE
Programmed per Scan (These commands can be sent multiple times depending on each bit stream)
MFD_JPEG_BSD_OBJECT
MI_FLUSH

## MFX Pipe Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

MFX_WAIT
MFX_STATE_POINTER
MFX_PIPE_MODE_SELECT
The Encoder Pipeline Modes of Operation (Per Frame):

1. PAK Mode: VCS-command driven, setup by driver. Like the IT mode of decoder, it is executed on a per-MB basis. Hence, each PAK Object command corresponds to coding of only one MB.
a. Normal Mode (including transcoding): receive per-MB control and data (MV, mb_type, cbp, etc.). It generates the output compressed bitstream as well as the reconstructed reference pictures, one MB at a time, for later use.

Encoder StreamOut Mode: to provide per-MB, per-Slice and per-Frame coding result and information (statistics) to the Host, Video Preprocessing Unit and ENC Unit to enhance their operations.

The Decoder Pipeline Modes of Operation (Per Frame):

1. VLD Mode: The output from the BSD (weight\&offset/coeff/motion vectors record) can be sent in part (as specified) and to the remaining fixed function hardware pipeline to complete the decoding processing. The driver specifies through MFD commands of what to send out from the BSD unit and where to send the BSD output.
a. For transcoding (including transrating and transcaling), part of the BSD output (a series of perMB record) can be sent to memory for further processing to encode into a difference output format. This function is named as StreamOut. When StreamOut is active, not all MB information needs to be sent, only MVs and selective MB coding information.
2. IT Mode: In this mode, the BSD is not invoked. Instead host performs all the bitstream decoding and parsing; and the result are saved into memory in a specific per-MB record format. The MFD Engine VCS reads in these records one at time and finish the rest of the decoding (IT, MC, IntraPred and ILDB).
$M B$ information is organized into two indirect data buffers, one for MVs and one for residue coefficients. As such, two indirect base address pointers are defined.

MFX_SURFACE_STATE
MFX_PIPE_BUF_ADDR_STATE
MFX_IND_OBJ_BASE_ADDR_STATE
MFX_BSP_BUF_BASE_ADDR_STATE
MFX_PAK_INSERT_OBJECT
MFX_STITCH_OBJECT
MFX_QM_STATE

| Bits | $31: 24$ | $\mathbf{2 3 : 1 6}$ | $\mathbf{1 5 : 8}$ | $7: 0$ |
| :---: | :---: | :---: | :---: | :---: |
| Dword 1 | QuantMatrix[0][3] | QuantMatrix[0][2] | QuantMatrix[0][1] | QuantMatrix[0][0] |
| Dword 2 | QuantMatrix[0][7] | QuantMatrix[0][6] | QuantMatrix[0][5] | QuantMatrix[0][4] |
| Dword 3 | QuantMatrix[1][3] | QuantMatrix[1][2] | QuantMatrix[1][1] | QuantMatrix[1][0] |
| $\ldots$ | $\ldots .$. | $\ldots$ | $\ldots$ | $\ldots$ |
| Dword 16 | QuantMatrix[7][7] | QuantMatrix[7][6] | QuantMatrix[7][5] | QuantMatrix[7][4] |

## MFX_STATE FQM

This is a frame-level state. Reciprocal Scaling Lists are always sent from the driver regardless whether they are specified by an application or the default/flat lists are being used. This is done to save the ROM (to store the default matrices) inside the PAK Subsystem. Hence, the driver is responsible for determining the final set of scaling lists to be used for encoding the current slice, based on the AVC Spec (Fall-Back Rules $A$ and $B$ ). For encoding, there is no need to send the qm_list_flags $[i]$, $\mathrm{i}=0$ to 7 and qm_present_flag to the PAK, since Scaling Lists syntax elements are encoded above Slice Data Layer.

FQM Reciprocal Scaling Lists elements are 16-bit each, conceptually equal to $1 /$ ScaleValue. QM matrix elements are 8-bit each, equal to ScaleValue. However, in AVC spec., the Reciprocal Scaling Lists elements are not exactly equal to one-over of the corresponding Scaling Lists elements. The numbers are adjusted to simplify hardware implementation.
For all the description below, a scaling list set contains $64 \times 4$ scaling lists (or forward scaling lists) and 2 $8 \times 8$ scaling lists (or forward scaling lists).

In MFX PAK mode, PAK needs both forward Q scaling lists and IQ scaling lists. The IQ scaling lists are sent as in MFD in raster scan order as shown in MFX_AVC_QM_STATE. But the Forward Q scaling lists are sent in transport form, i.e. column-wise raster order (column-by-column) to simplify the H/W.

Precisely, if the reciprocal forward scaling matrix is $\mathrm{F}[4][4]$, then the 16 word of the matrix will be set as the following:

For JPEG encoder, 16-bit precision is used for each element 1/QM matrix. The 32 DWords are used for 64 QM elements with the following data structure:

|  | Bits 15:0 | Bits 31:16 |
| :--- | :---: | :---: |
| DWord1 | 1/QM[0][0] | 1/QM[1][0] |
| DWord2 | 1/QM[2][0] | $1 / \mathrm{QM}[3][0]$ |
| DWord3 | 1/QM[4][0] | $1 / \mathrm{QM}[5][0]$ |
| DWord4 | $1 / \mathrm{QM}[6][0]$ | $1 / \mathrm{QM}[7][0]$ |
| DWord5 | $1 / \mathrm{QM}[0][1]$ | $1 / \mathrm{QM}[1][1]$ |
| DWord6 | $1 / \mathrm{QM}[2][1]$ | $1 / \mathrm{QM}[3][1]$ |
| DWord7 | $1 / \mathrm{QM}[4][1]$ | $1 / \mathrm{QM}[5][1]$ |
| DWord8 | $1 / \mathrm{QM}[6][1]$ | $1 / \mathrm{QM}[7][1]$ |
| $\ldots$ |  |  |
| DWord31 | $1 / \mathrm{QM}[4][7]$ | $1 / \mathrm{QM}[5][7]$ |
| DWord32 | $1 / \mathrm{QM}[6][7]$ | $1 / \mathrm{QM}[7][7]$ |

## Bitplane Buffer

Bitplane coding is used in seven different cases in VC-1, although not all the seven syntax elements are present in the same picture header at the same time. The following list shows which syntax elements are coded as bitplanes in each picture header:

Progressive I and BI picture headers in AP: ACPRED, OVERFLAGS

## intel.

Field interlace I and BI picture headers in AP: ACPRED, OVERFLAGS
Frame interlace I and BI picture headers in AP: FIELDTX, ACPRED, OVERFLAGS
Frame interlace P picture headers in AP: SKIPMB
Progressive $P$ picture headers in SP and MP: MVTYPEMB, SKIPMB
Progressive $P$ picture headers in AP: MVTYPEMB, SKIPMB
Field interlace B picture headers in AP: FORWARDMB
Frame interlace B picture headers in AP: DIRECTMB, SKIPMB
Progressive B picture headers in AP: DIRECTMB, SKIPMB
Progressive B picture headers in MP: DIRECTMB, SKIPMB
There are also seven different modes of coding the bitplane information. Except when the bitplane is coded in raw mode, the bitplane is decoded by the host and provided to the hardware in the bitplane buffer.

Since at most three bitplanes are encoded in any picture header, instead of using a complete byte for signaling the values of all the seven possible bitplanes for each MB, a more efficient approach is used with each byte divided in two nibbles and each nibble carries the data of up to four bitplanes for one MB.

| PictureType | Bits 3,7 | Bit 2,6 | Bits 1, 5 | Bits 0,4 |
| :---: | :---: | :---: | :---: | :---: |
| I or BI | 0 | OVERFLAGS | ACPRED | FIELDTX |
| $\mathbf{P}$ | 0 | MVTYPEMB | SKIPMB | 0 |
| $\mathbf{B}$ | 0 | FORWARDMB | SKIPMB | DIRECTMB |

The bytes containing the above defined nibbles are stored in the bitplane buffer in raster scan order. The bitplane buffer is a linear buffer with a buffer pitch (as defined by Bitplane Buffer Pitch field in VC1_BSD_PIC_STATE command). When the number of macroblock in a row is odd, the last byte of the row containing the last macroblock in bits $0-3$. The first macroblock of the next row starts at the next pitch offset from the first macroblock of the current row.

The bitplane buffer structure must be sent once per picture only if there is one or more syntax elements coded as bitplanes in the picture header.

## Video Codecs

The following sections contain the various registers for video codec support. Specifically, the codec types supported are:

| Supported Codec Types |
| :--- |
| Advanced Video Coding (AVC)/ H.264/MPEG-4 Part 10 (MVC) |
| MPEG-2 (H.222/H.262) -- Used in Digital Video Broadcast and DVDs |
| VC1 -- SMPTE 421M, known informally as VC-1 |
| VP8 -- Video compression format |
| JPEG and MJPEG -- A video format in which video gram or interlaced field of a digital <br> video sequence is compressed separately as a JPEG image |
| Other Codec Functions |

Internal Media Rowstore table - An internal Media Rowstore Storage is added to reduce memory read/write to save power. If the internal Media Rowstore exists, driver should use the storage as the following table indicates.

## AVC/VC1/MPEG2/JPEG/VP8 Decoder/Encoder:

[BSD is bitstream decoder rowstore; MPR is Motion Prediction rowstore; IP is Intra Prediction rowstore; VLF is loop filter rowstore; VDE is VDENC rowstore]

| Codec | Mode | Frame Width | BSD | MPR | IP | VLF | VDENC | $\begin{aligned} & \text { BSD } \\ & \text { Addr } \end{aligned}$ | MPR Addr | $\begin{gathered} \text { IP } \\ \text { Addr } \end{gathered}$ | $\begin{gathered} \text { VLF } \\ \text { ADDR } \end{gathered}$ | VDENC ADDR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDENC AVC | Frame | < = 4k | N | Y | Y | Y | Y | 0 | 256 | 512 | 768 | 0 |
|  | Field/Mbaff | < $=4 \mathrm{k}$ | N | Y | Y | N | Y | 0 | 512 | 1024 | N/A | 0 |
| VC1 Dec |  | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| MPEG2 |  | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| JPEG |  | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| VP8 |  | < $=4 \mathrm{k}$ | Y | N | Y | Y | Y | 0 | N/A | 256 | 512 | 1536 |

AVC (H.264)

## AVC Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

## MFX_AVC_IMG_STATE

A new command is added to support MPEG transport stream encapsulation of AVC bitstream in Encoder mode. This command should be used only when MPEG transport stream is needed.

MFX_MPEG_TS_CONTROL
MAX_QP_DELTA: Maximum QP delta is the Magnitude of QP delta between passes.
MAX_QP_DELTA is selected such that cumulative QP over all possible passes shouldn't exceed 51.

## Example Configurations:

| MAX Number of Passes | MAX_QP_DELTA |
| :---: | :---: |
| 4 | 0xc |
| 5 | $0 \times a$ |
| 6 | $0 \times 8$ |
| 7 | $0 \times 7$ |


| Commands |
| :--- |
| MFX_AVC_DIRECTMODE_STATE |
| MFX_AVC_REF_IDX_STATE |
| MFX_AVC_WEIGHTOFFSET_STATE |

## AVC Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

## MFD_AVC_DPB_STATE

NOTE modified from DXVA2 - The values in RefFrameList and UsedForReference_Flag are the primary means by which the H/W can determine whether the corresponding entries in RefFrameList, POCList, LTSTFrameNumList, and Non-ExistingFrame_Flag should be considered valid for use in the decoding process of the current picture or not. When RefFrameList[i] is marked to be invalid, the values of POCList[i][0], POCList[i][1], LTSTFrameNumList[i], UsedForReference_Flag[i], and NonExistingFrame_Flag[i] must all be equal to 0 . When UsedForReference_Flag[i] $=0$, the value of RefFrameList[i] must be marked invalid.
MFD_AVC_SLICEADDR
MFD_AVC_BSD_OBJECT
Inline Data Description for MFD_AVC_BSD_Object
MFD_AVC_PICID_STATE
NOTE 1: In AVC short format, PictureIDList has one-to-one corresponding to LongTermFrame_Flag list, Non-ExistingFrame_flag list, UsedForReference_Flag list, FrameNumList list in MFD_AVC_DPB_STATE.

NOTE 2: PictureIDList is only used to identify reference picture across frames. Hardware will convert the picture in the RefFrameList to PictureID before writing out DMV data and convert back to RefFrameList Index after reading out DMV data. The reference pictures and their orders in the RefFrameList can be changed across frames.

## Session Decoder StreamOut Data Structure

When StreamOut is enabled, per MB intermediated decoded data (MVs, mb_type, MB qp, etc.) are sent to the memory in a fixed record format (and of fixed size). The per-MB records must be written in a strict raster order and with no gap (i.e. every MB regardless of its mb_type and slice type, must have an entry in the StreamOut buffer). Therefore, the consumer of the StreamOut data can offset into the StreamOut Buffer (StreamOut Data Destination Base Address) using individual MB addresses.

A StreamOut Data record format is detailed as follows:

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 0 | 23 | Reserved MBZ |
|  | $\begin{array}{r} 22- \\ 20 \end{array}$ | EdgeFilterFlag (AVC) / OverlapSmoothFilter (VC1) |
|  | $\begin{gathered} 19- \\ 17 \end{gathered}$ | CodedPatterDC (for AVC only, 111b for others) <br> This field indicates whether DC coefficients are sent. <br> 1 bit each for $Y, U$ and $V$. |
|  | 16 | Reserved MBZ |
|  | 15 | Transform8x8Flag <br> When it is set to 0 , the current MB uses $4 \times 4$ transform. When it is set to 1 , the current MB uses $8 \times 8$ transform. <br> The transform_szie_8x8_flag syntax element, if present in the output bitstream, is the same as this field. <br> However, whether transform_szie_8x8_flag is present or not in the output bitstream depends on several conditions: <br> This field is only allowed to be set to 1 for two conditions: <br> It must be $\mathbf{1}$ if IntraMbFlag = INTRA and IntraMbMode $=$ INTRA_8x8 <br> It may be 1 if IntraMbFlag $=$ INTER and there is no sub partition size less than $8 \times 8$ <br> Otherwise, this field must be set to 0 . <br> 0: $4 \times 4$ integer transform 1: 8x8 integer transform |
|  | 14 | MbFieldFlagMbFieldFlag <br> This field specifies whether current macroblock is coded as a field or frame macroblock in MBAFF mode. <br> This field is exactly the same as FIELD_PIC_FLAG syntax element in non-MBAFF mode. <br> Same as the mb_field_decoding_flag syntax element in AVC spec. $\begin{aligned} & >0=\text { Frame macroblock } \\ & 1=\text { Field macroblock } \end{aligned}$ |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 13 | IntraMbFlag <br> This field specifies whether the current macroblock is an Intra (I) macroblock. <br> I_PCM is considered as Intra MB. <br> For I-picture MB (IntraPicFlag $=1$ ), this field must be set to 1 . <br> This flag must be set in consistent with the interpretation of MbType (inter or intra modes). <br> 0 : INTER (inter macroblock) <br> 1: INTRA (intra macroblock) |
|  | 12-8 | MbType5Bits <br> This field is encoded to match with the best macroblock mode determined as described in the next section. It follows AVC encoding for inter and intra macroblocks.< |
|  | 7 | MbPolarity <br> FieldMB Polarity - vctrI_vld_top_field AVC |
|  | 6 | Reserved MBZ |
|  | 5:4 | IntraMbMode <br> This field is provided to carry information partially overlapped with MbType. This field is only valid if IntraMbFlag = INTRA, otherwise, it is ignored by hardware. |
|  | 3 | Reserved MBZ |
|  | 2 | MbSkipFlag <br> Reserved MBZ (DXVA Encoder). HW (VDSunit) doesn't have skip MB info. It sets to 1 if any of the sub-blocks is inter, uses predicted MVs, and skips sending MVs explicitly in the code stream. Currently H/W can provide this flag and is defaulted to 0 always. |
|  | 1:0 | InterMbMode <br> This field is provided to carry redundant information as that in MbType. It also carries additional information such as skip. <br> This field is only valid if IntraMbFlag = INTER, otherwise, it is ignored by hardware. |
| 1 | 31:16 | MbYCnt (Vertical Origin). <br> This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks. <br> Format = U8 in unit of macroblock. |
|  | 15:0 | MbXCnt (Horizontal Origin). <br> This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks. <br> Format = U8 in unit of macroblock. |
| 2 | 31 | Conceal MB Flag. <br> This field specifies if the current MB is a conceal MB, use in AVC/VC1/MPEG2 mode. |
|  | 30 | Last MB of the Slice Flag. <br> This field indicate the current MB is a last MB of the slice. Use in AVC/VC1/MPEG2 mode. |
|  | 29:24 | Reserved |
|  | 23:20 | CbpAcV <br> 0 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is not present (because all |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | coefficient values are zero) <br> 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |
|  | 19:16 | CbpAcU <br> 0 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is not present (because all coefficient values are zero) <br> 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |
|  | 15:0 | CbpAcY <br> 0 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is not present (because all coefficient values are zero) <br> 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> Bit15=YOSub0, Bit0=Y3Sub3 |
| 3 | 31:28 | Skip8x8Pattern /> This field indicates whether each of the four $8 \times 8$ sub macroblocks is using the predicted MVs and will not be explicitly coded in the bitstream (the sub macroblock will be coded as direct mode). It contains four 1-bit subfields, corresponding to the 4 sub macroblocks in sequential order. The whole macroblock may be actually coded as B_Direct_16x16 or B_Skip, according to the macroblock type conversion rules described in a later sub section. <br> This field is only valid for a B slice. It is ignored by hardware for a P slice. Hardware also ignores this field for an intra macroblock. <br> 0 in a bit - Corresponding MVs are sent in the bitstream <br> 1 in a bit - Corresponding MVs are not sent in the bitstream |
|  | 27:25 | Reserved |
|  | 24:16 | NzCoefCountMB - all coded coefficients input including AC/DC blocks in current MB. Range 0 to 384 (9 bits) |
|  | 15:8 | MbClock16-MB compute clocks in 16-clock unit. |
|  | 7 | mbz (AVC) / QScaleType (MPEG2) |
|  | 6:0 | QpPrimeY (AVC) / QScaleCode (MPEG2) <br> The luma quantization index. This is the per-MB QP value specified for the current MB. |
| 4 to 6 | $\begin{aligned} & \hline 31: 0 \\ & \text { Each } \end{aligned}$ | For intra macroblocks, definition of these fields are specified in 1 For inter macroblocks, definition of these fields are specified in 2 |
| 7 | 31:24 | Reserved |
|  | 23:20 | MvFieldSelect (Ref polarity top or bottom bits) for VC1 and MPEG2 <br> vcp_vds_mvdataR[162:159] VC1 <br> vmd_vds_mt_vert_fld_selR[3:0] MPEG2 |
|  | 19:12 | Reserved |
|  | 11:10 | SubBlockCodeType V (If $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 9:8 | SubBlockCodeType U (specifies $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) VC1 |
|  | 7:6 | SubBlockCodeType Y3 <br> (specifies $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) VC1 |
|  | 5:4 | SubBlockCodeType Y2 <br> (specifies $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) VC1 |
|  | 3:2 | SubBlockCodeType Y1 (specifies $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) VC1 |
|  | 1:0 | SubBlockCodeType YO (specifies $8 \times 8,8 \times 4,4 \times 8,4 \times 4$ type) VC1 |
| Inter Cases |  |  |
| 8 | 31:16 | MvFwd[0].y - y-component of the forward motion vector of the $18 \times 8$ or $14 \times 4$ subblock |
|  | 15:0 | MvFwd[0].x - x-component of the forward motion vector of the $18 \times 8$ or $14 \times 4$ subblock |
| 9 | 31:0 | MvBck[0] - the backward motion vector of the $18 \times 8$ or $14 \times 4$ subblock |
| 10 | 31:0 | MvFwd[1] - the forward motion vector of the $28 \times 8$ or $44 \times 4$ subblock |
| 11 | 31:0 | MvBck[1] - the backward motion vector of the $28 \times 8$ or $44 \times 4$ subblock |
| 12 | 31:0 | MvFwd[2] - the forward motion vector of the $38 \times 8$ or $84 \times 4$ subblock |
| 13 | 31:0 | MvBck[2] - the backward motion vector of the $38 \times 8$ or $84 \times 4$ subblock |
| 14 | 31:0 | MvFwd[3] - the forward motion vector of the $48 \times 8$ or $124 \times 4$ subblock |
| 15 | 31:0 | MvBck[3]> - the backward motion vector of the 4th $8 \times 8$ or $124 \times 4$ subblock |
| 8 to 15 | 31:0 | Reserved MBZ |

## Inline data subfields for an Intra Macroblock

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 4 | 31:16 | LumaIndraPredModes[1] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. AVC: See the bit assignment table later in this section. <br> VC1: MBZ. <br> MPEG2: MBZ. |
|  | 15:0 | LumaIndraPredModes[0] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block, four $8 \times 8$ block or one intra16x16 of a MB. <br> 4-bit per $4 \times 4$ sub-block (Transform8x8Flag=0, Mbtype=0 and intraMbFlag=1) or $8 \times 8$ block (Transform $8 \times 8$ Flag $=1$, Mbtype $=0$, MbFlag $=1$ ), since there are 9 intra modes. <br> 4-bit for intra $16 \times 16$ MB (Transform8x8Flag=0, Mbtype= $=1$ to 24 and intraMbFlag=1), but only the LSBit[1:0] is valid, since there are only 4 intra modes. |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | AVC: See the bit assignment table later in this section. VC1: MBZ. <br> MPEG2: MBZ. |
| 5 <br> AVC <br> INTRA | 31:16 | LumaIndraPredModes[3] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. AVC: See the bit assignment table later in this section. <br> VC1: MBZ. <br> MPEG2: MBZ. |
|  | 15:0 | LumaIndraPredModes[2] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. AVC: See the bit assignment later in this section. <br> VC1: MBZ. <br> MPEG2: MBZ. |
| 6 | 31:8 | Reserved (Reserved for encoder turbo mode IntraResidueDataSize, when this is not 0, optional residue data are provided to the PAK; Reserved for decoder) |
|  | 7:0 | MbIntraStruct <br> The IntraPredAvailFlags[4:0] have already included the effect of the constrained_intra_pred_flag. See the diagram later for the definition of neighbors position around the current MB or MB pair (in MBAFF mode). <br> 1 - IntraPredAvailFlagX, indicates the values of samples of neighbor $X$ can be used in intra prediction for the current MB. <br> 0 - IntraPredAvailFlagX, indicates the values of samples of neighbor X is not available for intra prediction of the current MB. <br> IntraPredAvailFlag-A and -E can only be different from each other when constrained_intra_pred_flag is equal to 1 and mb_field_decoding_flag is equal to 1 and the value of the mb_field_decoding_flag for the macroblock pair to the left of the current macroblock is equal to 0 (which can only occur when MbaffFrameFlag is equal to 1 ). <br> IntraPredAvailFlag-F is used only if <br> - it is in MBAFF mode, i.e. MbaffframeFlag = 1 , <br> - the current macroblock is of frame type, i.e. MbFieldFag $=0$, and <br> - the current macroblock type is Intra8x8, <br> that is, $\boldsymbol{I n t r a M b F l a g}=\operatorname{INTRA}$, IntraMbMode $=$ INTRA_ $8 \times 8$, and Transform8x8Flag $=1$. <br> In any other cases IntraPredAvailFlag-A shall be used instead. |


| DWord | Bit | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Bits | IntraPredAvailFlags[4:0] Definition |
|  |  | 7 | IntraPredAvailFlagF - F (Left 8 ${ }^{\text {th }}$ row ( $-1,7$ ) neighbor) |
|  |  | 6 | IntraPredAvailFlagA - A (Left neighbor top half) |
|  |  | 5 | IntraPredAvailFlagE - E (Left neighbor bottom half) |
|  |  | 4 | IntraPredAvailFlagB - B (Top neighbor) |
|  |  | 3 | IntraPredAvailFlagC - C <br> (Top right neighbor) |
|  |  | 2 | IntraPredAvailFlagD - D (Top left corner neighbor) |
|  |  | 1:0 | ChromaIntraPredMode - <br> 2 bits to specify 1 of 4 chroma intra prediction mode, see the table in later section. |

Inline data subfields for an Inter Macroblock

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 4 | 31:24 | Reserved: MBZ (DXVA Decoder) |
|  | 23:16 | Reserved: MBZ (DXVA Decoder) |
|  | 15:8 | SubMbPredModes[bit 7:0] (Sub Macroblock Prediction Mode) <br> This field describes the prediction mode of the sub macroblocks (four $8 \times 8$ blocks). It contains four subfields each with 2 -bits, corresponding to the 4 fixed size $8 \times 8$ sub macroblocks in sequential order. <br> This field is provided for MB with sub_mb_type equal to BP_8x8 only (B_8x8 and P_8x8 as defined in DXVA) <br> This field is derived from MbType for a non-BP_8x8 inter macroblock, and carries redundant information as MbType) <br> Bits [1:0]: SubMbPredMode[0] - for $8 \times 8$ Block 0 <br> Bits [3:2]: SubMbPredMode[1] - for $8 \times 8$ Block 1 <br> Bits [5:4]: SubMbPredMode[2] - for $8 \times 8$ Block 2 <br> Bits [7:6]: SubMbPredMode[3] - for $8 \times 8$ Block 3 <br> Blocks of the MB is numbered as follows: <br> 01 <br> 23 <br> Each 2-bit value [1:0] is defined as : <br> 00 - Pred_L0 |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | $\begin{aligned} & 01 \text { - Pred_L1 } \\ & 10 \text { - BiPred } \end{aligned}$ <br> For VC1: <br> Bits [1:0]: "00" = Y0 Forward only, "01" = Y0 Backward only, "10" = Y0 Bi direction <br> Bits [3:2]: SubMbPredMode[1] - for $8 \times 8$ Block 1 <br> Bits [5:4]: SubMbPredMode[2] - for $8 \times 8$ Block 2 <br> Bits [7:6]: SubMbPredMode[3] - for $8 \times 8$ Block 3 |
|  | 7:0 | SubMbShape[bit 7:0] (Sub Macroblock Shape) <br> This field describes the sub-block partitioning of each sub macroblocks (four $8 \times 8$ blocks). It contains four subfields each with 2-bits, corresponding to the 4 fixed size $8 \times 8$ sub macroblocks in sequential order. <br> This field is provided for MB with sub_mb_type equal to BP_8x8 only (B_8x8 and P_8x8 as defined in DXVA) <br> This field is forced to 0 for a non-BP_8x8 inter macroblock, and effectively carries redundant information as MbType). <br> Bits [1:0]: SubMbShape[0] - for $8 \times 8$ Block 0 <br> Bits [3:2]: SubMbShape[1] - for $8 \times 8$ Block 1 <br> Bits [5:4]: SubMbShape[2] - for $8 \times 8$ Block 2 <br> Bits [7:6]: SubMbShape[3] - for $8 x 8$ Block 3 <br> Blocks of the $M B$ is numbered as follows: <br> 01 <br> 23 <br> Each 2-bit value [1:0] is defined as : <br> 00 - SubMbPartWidth $=8$, SubMbPartHeight $=8$ <br> 01 - SubMbPartWidth $=8$, SubMbPartHeight $=4$ <br> 10 - SubMbPartWidth=4, SubMbPartHeight=8 <br> 11 - SubMbPartWidth $=4$, SubMbPartHeight $=4$ <br> For VC-1, This field indicates the transformation types used for luma components, 2 bits for each $8 \times 8$. |
| 5 | 31:24 | Frame Store ID LO[3] <br> Support up to 4 Frame store ID per LO direction, one per MB partition, if exists. See details in later section. This field specifies the frame Store ID into the Reference Picture List0 Table. <br> Bit 7: Must Be One: (This is reserved for control fields in future extension, when reference index are |


| DWord | Bit | Description |
| :--- | :--- | :--- |


| DWord | Bit | Description <br> 6 <br> $31: 24$ |
| :---: | :---: | :--- |


| DWord | Bit | Description |
| :--- | :--- | :--- |
|  | 7:0 | Frame Store ID L1[0] <br> Support up to 4 Frame store ID per L0 direction, one per MB partition, if exists. See details in later <br> section. This field specifies the frame Store ID into the Reference Picture List0 Table. <br> Bit 7: Must Be One: (This is reserved for control fields in future extension, when reference index are <br> generated instead of frame store ID) <br> $1:$ indicate it is in Frame store ID format. <br> 0: indicate it is in Reference Index format. <br> Bit 6:5: reserved MBZ <br> Bit 4:0: Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel <br> implementation) |

## AVC Encoder PAK Commands

Each PAK Commands is composed of a command op-code DW and one or more command data DWs (inline data). The size of each command is specified as part of the op-code DW. Most of the commands have fixed size, except some are allowed to be of variable length.

There is an inherent order of executing MFC PAK commands that driver must follow.

## MFC_AVC_PAK_OBJECT

## PAK Object Inline Data Description

The Inline Data includes all the required MB encoding states, constitute part of the Slice Data syntax elements, MB Header syntax elements and their derivatives. It provides information for the following operations:

1. Forward and Inverse Transform
2. Forward and Inverse Quantization
3. Advanced Rate Control (QRC)
4. MB Parameter Construction (MPC)
5. CABAC/CAVLC encoding
6. Bit stream packing
7. Intra and inter-Prediction decoding loop
8. Internal error handling

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFC_AVC_PAK_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC_AVC_PAK_OBJECT command.

The inline data has been designed to match the DXVA 2.0, with the exception of the starting byte (DW0:0-7) and the ending dword (DW7:0-31).

The Deblocker Filter Control flags (FilterInternalEdgesFlag, FilterTopMbEdgeFlag and FilterLeftMbEdgesFlag) are generated by H/W, which are depending on MbaffFrameFlag, CurrMbAddr, PicWidthlnMbs and disable_deblocking_filter_idc states.

Current MB $[x, y]$ address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.



| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | For I-picture MB (IntraPicFlag $=1$ ), this field must be set to 1 . <br> This flag must be set in consistent with the interpretation of MbType (inter or intra modes). <br> 0: INTER (inter macroblock) <br> 1: INTRA (intra macroblock) |
|  | 12:8 | MbType5Bits <br> This field is encoded to match with the best macroblock mode determined as described in the next section. It follows a unified encoding for inter and intra macroblocks according to AVC Spec. |
|  | 7 | FieldMbPolarityFlag <br> This field indicates the field polarity of the current macroblock. <br> Within an MbAff frame picture, this field may be different per macroblock and is set to 1 only for the second macroblock in a MbAff pair if FieldMbFlag is set. Otherwise, it is set to 0 . <br> Within a field picture, this field is set to 1 if the current picture is the bottom field picture. Otherwise, it is set to 0 . It is a constant for the whole field picture. <br> This field is reserved and MBZ for a progressive frame picture. <br> $0=$ Current macroblock is a field macroblock from the top field <br> 1 = Current macroblock is a field macroblock from the bottom field <br> Programming Note: Here bits [26:24] (MbAffFieldFlag and FiedIMbPolarityFlag) match with bits [10:8] of the Media Block Read message descriptor, simplifying the programming for message generation, as when MbAffFieldFlag is "1", kernels need to override the original "frame" surface state set for MBAFF frame picture. |
|  | 6 | MB Reserved: Inter MB converted to IPCM. This field is for HW purposes only. SW should not use it. |
|  | 5:4 | IntraMbMode <br> This field is provided to carry information partially overlapped with MbType. <br> This field is only valid if IntraMbFlag = INTRA, otherwise, it is ignored by hardware.. |
|  | 3 | Reserved: MBZ |
|  | 2 | SkipMbFlag <br> By setting it to 1 , this field forces an inter macroblock to be encoded as a skipped macroblock. It is equivalent to mb_skip_flag in AVS spec, indicating that a macroblock is inferred as a P_Skip (or B_Skip) in a P Slice (or B Slice). Hardware honors input MVs for motion prediction and forces CBP to zero. <br> By setting it to 0 , an inter macroblock will be coded as a normal inter macroblock. The macroblock may still be coded as a skipped macroblock, according to the macroblock type conversion rules |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | described in the later sub sections. <br> This field can only be set to 1 for certain values of MbType. See details later. <br> This field is only valid for an inter macroblock. For intra MB (bit 13 of this DW set to one), this bit must be set to zero. <br> $0=$ not a skipped macroblock <br> $1=$ is coded as a skipped macroblock |
|  | 1:0 | InterMbMode <br> This field is provided to carry redundant information as that encoded in MbType. This field is only valid if IntraMbFlag =0, otherwise, it is ignored by hardware. |
| 4 | 31:16 | Cbp4×4Y[bit 15:0] (Coded Block Pattern Y) <br> For $4 \times 4$ sub-block (when Transform8x8flag $=0$ or in intra16x16) : <br> 16 -bit cbp, one bit for each $4 \times 4$ Luma sub-block (not including the DC $4 \times 4$ Luma block in intra16x16) in a MB. The $4 \times 4$ Luma sub-blocks are numbered as <br> blk0 145 <br> bit15 141110 <br> Ik2 367 <br> bit13 1298 <br> blk8 91213 <br> bit7 632 <br> blk10 111415 <br> bit5 410 <br> The cbpY bit assignment is cbpY bit [15-X] for sub-block_num X. <br> For $8 \times 8$ block (when Transform8x8flag $=1$ ) <br> Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored. The $8 \times 8$ Luma blocks are numbered as <br> blk0 1 bit3 2 <br> blk2 3 bit1 0 <br> The cbpY bit assignment is cbpY bit [ $3-\mathrm{X}$ ] for block_num X . <br> 0 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |



| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | The cbpCb bit assignment is cbpCb bit [3-X] for sub-block_num X. <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient values are zero), or force to zero for PAK. <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. <br> For 4.2.2, [7:0] for U(Cb), and [15:8] ignored. <br> For 4.4.4, the definition is the same as for luma component: 1 bit per $4 \times 4$ block. <br> When Reference Mb: IPCM or inferred IPCM, current mb: base mode flag = 1: TcoeffLvIPredFlag = 1 ; all bits in CbpDcY, CbpDcU, CbpDcV, Cbp4x4Y[15:0], Cbp4x4V[15:0] and Cbp4x4U[15:0] must set to 1's. |
| 6 | 31:28 | Skip8x8Pattern <br> This field indicates whether each of the four $8 \times 8$ sub macroblocks is using the predicted MVs and will not be explicitly coded in the bitstream (the sub macroblock will be coded as direct mode). It contains four 1-bit subfields, corresponding to the 4 sub macroblocks in sequential order. The whole macroblock may be actually coded as B_Direct_16x16 or B_Skip, according to the macroblock type conversion rules described in a later sub section. <br> This field is only valid for a B slice. It is ignored by hardware for a P slice. Hardware also ignores this field for an intra macroblock. <br> 0 in a bit - Corresponding MVs are sent in the bitstream <br> 1 in a bit - Corresponding MVs are not sent in the bitstream |
|  | 27 | EnableCoeffClamp <br> 1 = the magnitude of coefficients of the current MB will be clamped based on the clamping matrix after quantization $0 \text { = no clamping }$ |
|  | 26 | LastMbFlag <br> 1 - the current $M B$ is the last $M B$ in the current Slice <br> 0 - the current $M B$ is not the last $M B$ in the current Slice - Reserved MBZ. |
|  | 25 | SkipMbConvDisable <br> This is a per-MB level control to enable and disable skip conversion. This field is ORed with SkipConvDisable field. This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Section Macroblock Type Conversion Rules. |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | 0 - Enable skip type conversion for the current macroblock <br> 1 - Disable skip type conversion for the current macroblock |
|  | 24 | Reserved MBZ. |
|  | 23:16 | Reserved. Ignored by HW, this field will be re-derived internally. (was QpPrimeV. For 8-bit pixel data, QpCr is the same as QpPrimeCr, and it takes on a value in the range of 0 to 51, positive integer.) |
|  | 15:8 | Reserved. Ignored by HW, this field will be re-derived internally. <br> (Was QpPrimeU. For 8-bit pixel data, QpCb is the same as QpPrimeCb, and it takes on a value in the range of 0 to 51 , positive integer.) |
|  | 7:0 | QpPrime $Y$ <br> This is the per-MB QP value specified for the current MB. <br> For 8-bit pixel data, QpY is the same as QpPrimeY, and it takes on a value in the range of 0 to 51, positive integer. |
|  |  | Programming Note |
|  |  | Context: $\quad$ PAK Object Inline Data Description |
|  |  | This value may differ from the actual codes, when HW QRC is on |
| 7 .. 9 | $\begin{aligned} & \text { 31:0 } \\ & \text { Each } \end{aligned}$ | For intra macroblocks, definition of these fields are specified in Inline data subfields for an Intra Macroblock. <br> For inter macroblocks, definition of these fields are specified in Inline data subfields for an Inter Macroblock. |
| 10 | 31:24 | MaxSizeInWord <br> PAK should not exceed this budget accumulatively, otherwise it will trickle the PANIC mode. |
|  | 23:16 | TargetSizeInWord <br> PAK should use this budget accumulatively to decide if it needs to limit the number of non-zero coefficients. |
|  | 15:0 | Lambda_Or_RoundingOffset <br> When TQEnb=1, in MFX_AVC_IMG_STATE, this 16 -bit unsigned value multiplied by 2 is used as a lambda for the rate-distortion cost estimation in Trellis quantization (TQ). If the upper 4 bits are all set to 1 ( $0 \times \mathrm{xFXX}$ ), TQ is disabled and the regular quantizer is used. Thus, the valid range is 0~0xEFFF. When TQ is enabled per MB, the TQR in MFC_AVC_IMG_STATE is used for rounding quantization coefficients. <br> When TQEnb=0 or the upper 4 bits are all set to 1 , the lower 4 -bit value indicates the rounding precision (offset) for the regular quantizer. The values ranging 0001b $\sim 0111$ are reserved. |


| DWord | Bit | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Value | Name |
|  |  | 0000b | RoundInterEnable, RoundInter, RoundIntraEnable, and RoundIntra defined in MFC_AVC_SLICE_STATE are used as rounding precision. |
|  |  | 1000b | +1/16 |
|  |  | 1001b | +2/16 |
|  |  | 1010b | $+3 / 16$ |
|  |  | 1011b | $+4 / 16$ |
|  |  | 1100b | +5/16 |
|  |  | 1101b | +6/16 |
|  |  | 1110b | +7/16 |
|  |  | 1111b | +8/16 |

VDEnc Mode Inline data (For PAK Standalone validation)

| 12 | 31:16 | MV Y <br> The value of the $y$ component of this motion vector for FWD block 0 . |
| :---: | :---: | :---: |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for FWD block 0 . |
| 13 | $331: 16$ | MV Y <br> The value of the $y$ component of this motion vector for FWD block 1. |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for FWD block 1 . |
| 14 | 4 31:16 | MV Y <br> The value of the $y$ component of this motion vector for FWD block 2 . |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for FWD block 2 . |
| 15 | 15 31:16 | MV Y <br> The value of the y component of this motion vector for FWD block 3. |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for FWD block 3 . |


| 16 | 31:16 | MV Y <br> The value of the $y$ component of this motion vector for BWD block 0 . |
| :---: | :---: | :---: |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for BWD block 0 . |
| 17 | 31:16 | MV Y <br> The value of the $y$ component of this motion vector for BWD block 1 . |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for BWD block 1 . |
| 18 | 31:16 | MV Y <br> The value of the y component of this motion vector for BWD block 2 . |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for BWD block 2 . |
| 19 | 31:16 | MV Y <br> The value of the $y$ component of this motion vector for BWD block 3 . |
|  | 15:0 | MV X <br> The value of the x component of this motion vector for BWD block 3 . |
| 20 | 31:16 | LumaIntraMode[1] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4 -bit each. |
|  | 15:0 | LumaIntraMode[0] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block, four $8 \times 8$ block or one intra16x16 of a MB. <br> 4 -bit per $4 \times 4$ sub-block (Transform8x8Flag $=0$, Mbtype $=0$ and intraMbFlag $=1$ ) or $8 \times 8$ block (Transform $8 \times 8$ Flag $=1$, Mbtype $=0$, MbFlag $=1$ ), since there are 9 intra modes. <br> 4-bit for intra $16 \times 16$ MB (Transform8x8Flag=0, Mbtype= $=1$ to 24 and intraMbFlag=1), but only the LSBit[1:0] is valid, since there are only 4 intra modes. |
| 21 | 31:16 | LumaIntraMode[3] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. |
|  | 15:0 | LumaIntraMode[2] |


|  |  | Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each. |
| :--- | :--- | :--- |
| 22 | $31: 16$ | Minimal Distortion <br> This field contains the overall distortion for the source block associated with the winning MbType, which <br> could be one of intra or inter modes. |
| $15: 0$ | SkipRawDistortion <br> This field contains Skip Raw Distortion which may be used by software to further refine the skip decision. |  |
| 23 | $31: 16$ | InterRawDistortion <br> This field provides the Inter Raw Distortion (Sad/Haar) for the current macroblock. |
| 15:0 | BestIntraRawDistortion <br> This field contains the best IntraRawDistortion (Sad/Haar) for the current macroblock. The IntraMBMode <br> will indicate if this is a16x16/8x8/4x4 distortion. |  |

Inline data for LumalntraMode

| ExtendedForm | 0 or 1 | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Intra4x4 | Intra8x8 | Intra16x16 | Intra8x8 | Intra16x16 |
| DW4-31:28 | Block 7 | - | - | - | Block 0 |
| DW4-27:24 | Block 6 | - | - | - | Block 0 |
| DW4-23:20 | Block 5 | - | - | - | Block 0 |
| DW4-19:16 | Block 4 | - | - | - | Block 0 |
| DW4-15:12 | Block 3 | - | - | - | Block 0 |
| DW4-11:8 | Block 2 | - | - | - | Block 0 |
| DW4-7:4 | Block 1 | - | - | - | Block 0 |
| DW4-3:0 | Block 0 | - | - | - | Block 0 |
| DW5-31:28 | Block 15 | - | - | - | Block 0 |
| DW5-27:24 | Block 14 | - | - | - | Block 0 |
| DW5-23:20 | Block 13 | - | - | - | Block 0 |
| DW5-19:16 | Block 12 | - | - | - | Block 0 |
| DW5-15:12 | Block 11 | - | - | - | Block 0 |
| DW5-11:8 | Block 10 | - | - | - | Block 0 |
| DW5 - 7:4 | Block 9 | - | - | - | Block 0 |
| DW5-3:0 | Block 8 | - | - | - | Block 0 |


| vctrl_pred_mode[63:0] | (vctrl_it_lumaintrapredmode3[15:0] \& vctrl_it_lumaintrapredmode2[15:0] \& vctrl_it_lumaintrapredmode1[15:0] \& vctrl_it_lumaintrapredmode0[15:0] ) : vctrl_pred_mode_noextend[63:0] |
| :---: | :---: |
| vctrl_pred_mode_noextend[63:0] | ```(vctrl_INTRA_vld_16x16mode & vctrl_it_Transform8x8Flag)? vcrrl_pred_mode_noextend_4x4[63:0] : vcrrl_pred_mode_noextend_16x16[63:0] : vctrl_pred_mode_noextend_8x8[63:0] : vctrl_pred_mode_noextend_4x4[63:0]``` |
| vctrl_pred_mode_noextend_16x16[63:0] | vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] \& vctrl_it_lumaintrapredmode0[3:0] |
| vctrl_pred_mode_noextend_8x8[63:0] |  <br>  <br>  <br> "h000" \& vctrl_it_lumaintrapredmode0[3:0] |
| vctrl_pred_mode_noextend_4x4[63:0] | vctrl_it_lumaintrapredmode3[15:0] \& vctrl_it_lumaintrapredmode2[15:0] \& vctr__it_lumaintrapredmode1[15:0] \& vctr__it_lumaintrapredmode0[15:0] |

Inline data for RefPicSelect

|  | 0 | 0 | 0 | 0 or 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ExtendedForm | 16x16 | 16x8 | 8x16 | 8x8 | 16x16 | 16x8 | 8x16 |
| DW8-31:24 | - | - | - | L0 blk3 | LO blk0 | - | L0 blk1 |
| DW8-23:16 | - | - | - | L0 blk2 | LO blk0 | - | LO blk0 |
| DW8-15:8 | - | L0 blk1 | L0 blk1 | L0 blk1 | LO blk0 | - | L0 blk1 |
| DW8-7:0 | L0 blk0 | L0 blk0 | LO blk0 | LO blk0 | L0 blk0 | - | L0 blk0 |
| DW9 - 31:24 | - | - | - | L1 blk3 | L1 blk0 | - | L1 blk1 |
| DW9-23:16 | - | - | - | L1 blk2 | L1 blk0 | - | L1 blk0 |
| DW9-15:8 | - | L1 blk1 | L1 blk1 | L1 blk1 | L1 blk0 | - | L1 blk1 |
| DW9-7:0 | L1 blk0 | L1 blk0 | L1 blk0 | L1 blk0 | L1 blk0 | - | L1 blk0 |

The inline data content of Dwords 4 to 6 is defined either for intra prediction or for inter prediction, but not both.

Inline data subfields for an Intra Macroblock

| Dword | Bit |  |
| :---: | :---: | :--- |
| 7 | $31: 16$ | LumaIntraMode[1] <br> Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each. <br> See the bit assignment table later in this section. |
|  |  | LumaIntraMode[0] <br> Specifies the Luma Intra Prediction mode for four 4x4 sub-block, four $8 \times 8$ block or one intra16x16 of <br> a MB. <br> 4 -bit per 4x4 sub-block (Transform8x8Flag=0, Mbtype=0 and intraMbFlag=1) or 8x8 block <br> (Transform8x8Flag=1, Mbtype=0, MbFlag=1), since there are 9 intra modes. <br> 4 -bit for intra16x16 MB (Transform8x8Flag=0, Mbtype=1 to 24 and intraMbFlag=1), but only the <br> LSBit[1:0] is valid, since there are only 4 intra modes. <br> See the bit assignment table later in this section. |
| 8 | $31: 16$ | LumaIntraMode[3] <br> Specifies the Luma Intra Prediction mode for four $4 \times 4$ sub-block of a MB, 4-bit each. <br> See the bit assignment table later in this section. |
| 15:0 | LumaIntraMode[2] <br> Specifies the Luma Intra Prediction mode for four 4x4 sub-block of a MB, 4-bit each. <br> See the bit assignment later in this section. |  |


| Dword | Bit |  | Description |
| :---: | :---: | :---: | :---: |
| 9 | 31:8 |  | rved: MBZ <br> erved for encocder turbo mode IntraResidueDataSize, when this is not 0, optional residue are provided to the PAK; Reserved for decoder) |
|  | 7:0 | Intra <br> This Intra cons curr 1 - In for th 0 - In pred Intra is eq for th when Intra | Struct <br> field contains 6 bits for IntraPredAvailFlags[5:0] and 2 bits for ChromalntraPredMode. The PredAvailFlags[4:0] (the lower 5 bits) have already included the effect of the trained_intra_pred_flag. See the diagram later for the definition of neighbor position around the ent MB or MB pair (in MBAFF mode). <br> traPredAvailFlagY, indicates the values of samples of neighbor $Y$ can be used in intra prediction he current MB. <br> traPredAvailFlagY, indicates the values of samples of neighbor Y is not available for intra iction of the current MB. <br> PredAvailFlag-A and -E can only be different from each other when constrained_intra_pred_flag ual to 1 and mb_field_decoding_flag is equal to 1 and the value of the mb_field_decoding_flag he macroblock pair to the left of the current macroblock is equal to 0 (which can only occur MbaffFrameFlag is equal to 1 ). <br> PredAvailFlag-F is used only if <br> It is in MBAFF mode, that is, MbaffFrameFlag = 1 <br> The current macroblock is of frame type, that is, MbFieldFag $=0$ <br> The current macroblock type is Intra8x8, that is, IntraMbFlag = INTRA, IntraMbMode = INTRA_8×8, and Transform8x8Flag = 1 <br> y other cases IntraPredAvailFlag-A shall be used instead. |
|  |  | Bits | IntraPredAvailFlags Definition |
|  |  | 7 | IntraPredAvailFlagF - F (Left $8^{\text {th }}$ row ( $-1,7$ ) neighbor) |
|  |  | 6 | IntraPredAvailFlagA - A (Left neighbor top half) |
|  |  | 5 | IntraPredAvailFlagE - E (Left neighbor bottom half) |
|  |  | 4 | IntraPredAvailFlagB - B (Top neighbor) |
|  |  | 3 | IntraPredAvailFlagC - C (Top right neighbor) |
|  |  | 2 | IntraPredAvailFlagD - D (Top left corner neighbor) |
|  |  | 1:0 | ChromalntraPredMode - 2 bits to specify 1 of 4 chroma intra prediction modes, see the table in later section. |

Inline data subfields for an Inter Macroblock

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 7 | 31:16 | Reserved: MBZ |
|  | 15:8 | SubMbPredMode (Sub-Macroblock Prediction Mode): If InterMbMode is INTER8x8, this field describes the prediction mode of the sub-partitions in the four $8 \times 8$ sub-macroblock. It contains four subfields each with 2 -bits, corresponding to the four $8 \times 8$ sub-macroblocks in sequential order. <br> This field is derived from sub_mb_type for a BP_8x8 macroblock. <br> This field is derived from MbType for a non-BP_8x8 inter macroblock, and carries redundant information as MbType). <br> If InterMbMode is INTER16x16, INTER16x8 or INTER8×16, this field carries the prediction modes of the sub macroblock (one $16 \times 16$, two $16 \times 8$ or two $8 \times 16$ ). The unused bits are set to zero. <br> Bits [1:0]: SubMbPredMode[0] <br> Bits [3:2]: SubMbPredMode[1] <br> Bits [5:4]: SubMbPredMode[2] <br> Bits [7:6]: SubMbPredMode[3] |
|  | 7:0 | SubMbShape (Sub Macroblock Shape) <br> This field describes the sub-block partitioning of each sub macroblocks (four $8 \times 8$ blocks). It contains four subfields each with 2 -bits, corresponding to the 4 fixed size $8 \times 8$ sub macroblocks in sequential order. <br> This field is provided for MB with sub_mb_type equal to $B P_{-} 8 \times 8$ only ( $B \_8 \times 8$ and $P_{-} 8 \times 8$ as defined in DXVA). Otherwise, this field is ignored by hardware <br> Bits [1:0]: SubMbShape[0] - for 8x8 Block 0 <br> Bits [3:2]: SubMbShape[1] - for 8x8 Block 1 <br> Bits [5:4]: SubMbShape[2] - for 8x8 Block 2 <br> Bits [7:6]: SubMbShape[3] - for 8x8 Block 3 <br> Blocks of the MB is numbered as follows: <br> 01 <br> 23 <br> Each 2-bit value [1:0] is defined as : <br> $00-$ SubMbPartWidth $=8$, SubMbPartHeight=8 <br> 01 - SubMbPartWidth $=8$, SubMbPartHeight $=4$ <br> 10 - SubMbPartWidth=4, SubMbPartHeight=8 <br> 11 - SubMbPartWidth=4, SubMbPartHeight=4 |
| 8 | 31:24 | RefPicSelect[0][3] |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | Support up to 4 reference pictures per LO direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List0 Table. |
|  | 23:16 | RefPicSelect[0][2] <br> Support up to 4 reference pictures per LO direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List0 Table. |
|  | 15:8 | RefPicSelect[0][1] <br> Support up to 4 reference pictures per LO direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List0 Table. |
|  | 7:0 | RefPicSelect[0][0] <br> Support up to 4 reference pictures per LO direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List0 Table. |
| 9 | 31:24 | RefPicSelect[1] [3] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List1 Table. <br> For P - picture these bits must be set to zero. |
|  | 23:16 | RefPicSelect[1][2] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List1 Table. <br> For P - picture these bits must be set to zero. |
|  | 15:8 | RefPicSelect[1][1] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List1 Table. <br> For P - picture these bits must be set to zero. |
|  | 7:0 | RefPicSelect[1][0] <br> Support up to 4 reference pictures per L1 direction, one per MB partition, if exists. See details in later section. This field specifies the reference index into the Reference Picture List1 Table. <br> For P - picture these bits must be set to zero. |

## Luma Intra Prediction Modes

Luma Intra Prediction Modes (LumalntraPredModes) is defined in Definition of LumalntraPredModes. It is further categorized as Intra16x16PredMode, Intra8x8PredMode and Intra4x4PredMode, operating on $16 \times 16,8 \times 8$ and $4 \times 4$ block sizes, respectively. illustrates the intra prediction directions geometrically for

## intel.

the Intra $4 \times 4$ prediction. When a macroblock is subdivided, the intra prediction is performed for the subdivision in a predetermined order. For example, Numbers of Block $4 \times 4$ in a $16 \times 16$ region shows the block order for Intra4x4 prediction, and Numbers of Block4x4 in an $8 \times 8$ region or numbers of Block8x8 in a $16 \times 16$ region shows the block order of Block $8 \times 8$ in a $16 \times 16$ region or Block $4 \times 4$ in an $8 \times 8$ region.

## Definition of LumalntraPredModes

| LumaIntraPredModes [index] |  | Intra16x16PredMode | Intra8x8PredMode | Intra4x4PredMode |
| :---: | :---: | :---: | :---: | :---: |
| Index | Bit | $\begin{gathered} \text { MbType }=[1 . . .24] \\ \text { Transform8x8Flag }=0 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag = } 1 \end{gathered}$ | $\begin{gathered} \text { MbType }=0 \\ \text { Transform8x8Flag }=0 \end{gathered}$ |
| 0 | 15:12 | MBZ | Block8x8 3 | Block4x4 3 (0_0) |
|  | 11:8 | MBZ | Block8x8 2 | Block4x4 2 (0_1) |
|  | 7:4 | MBZ | Block8x8 1 | Block4x4 1 (0_2) |
|  | 3:0 | Block16x16 | Block8x8 0 | Block4x40 (0_3) |
| 1 | 15:12 | MBZ | MBZ | Block4x4 7 (1_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 6 (1_1) |
|  | 7:4 | MBZ | MBZ | Block4x4 5 (1_2) |
|  | 3:0 | MBZ | MBZ | Block4x4 4 (1_3) |
| 2 | 15:12 | MBZ | MBZ | Block4x4 11 (2_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 10 (2_1) |
|  | 7:4 | MBZ | MBZ | Block4x4 9 (2 2) |
|  | 3:0 | MBZ | MBZ | Block4x4 8 (2_3) |
| 3 | 15:12 | MBZ | MBZ | Block4x4 15 (3_0) |
|  | 11:8 | MBZ | MBZ | Block4x4 14 (3_1) |
|  | 7:4 | MBZ | MBZ | Block4x4 13 (3_2) |
|  | 3:0 | MBZ | MBZ | Block4x4 12 (3_3) |

Definition of Intra16x16PredMode

| Intra16x16PredMode | Description |
| :---: | :--- |
| 0 | Intra_16x16_Vertical |
| 1 | Intra_16x16_Horizontal |
| 2 | Intra_16x16_DC |
| 3 | Reserved |
| $4-15$ |  |

Definition of Intra8x8PredMode

| Intra8x8PredMode | Description |
| :---: | :--- |
| 0 | Intra_8x8_Vertical |
| 1 | Intra_8x8_Horizontal |
| 2 | Intra_8x8_DC |
| 3 | Intra_8x8_Diagonal_Down_Left |
| 4 | Intra_8x8_Vertical_Right |
| 5 | Intra_8x8_V_V_Hertical_Left |
| 6 | Intra_8x8_Horizontal_Up |
| 7 | Reserved |
| $9-15$ |  |

Definition of Intra4x4PredMode

| Intra4×4PredMode | Description |
| :---: | :--- |
| 0 | Intra_4×4_Vertical |
| 1 | Intra_4×4_Horizontal |
| 2 | Intra_4×4_DC |

intel.

| Intra4x4PredMode | Description |
| :---: | :--- |
| 3 | Intra_4x4_Diagonal_Down_Left |
| 4 | Intra_4x4_Diagonal_Down_Right |
| 5 | Intra_4x4_Vertical_Right |
| 6 | Intra_4x4_Horizontal_Down |
| 7 | Intra_4x4_Vertical_Left |
| 8 | Intra_4x4_Horizontal_Up |
| $9-15$ | Reserved |

Intra_4x4 prediction mode directions


Numbers of Block $4 \times 4$ in a $16 \times 16$ region

| 0 | 1 | 4 | 5 |
| :--- | :--- | :--- | :--- |
| 2 | 3 | 6 | 7 |
| 8 | 9 | 12 | 13 |
| 10 | 11 | 14 | 15 |

Numbers of Block $4 \times 4$ in an $8 \times 8$ region or numbers of Block8x8 in a 16x16 region

|  |  |
| :--- | :--- |
| 0 | 1 |
| 2 | 3 |

## Definition of Chroma Intra Prediction Mode

| ChromalntraPredMode <br> (intra_chroma_pred_mode) | Name of intra_chroma_pred_mode |
| :---: | :---: |
| 0 | Intra_Chroma_DC (prediction mode) |
| 1 | Intra_Chroma_Horizontal (prediction mode) |
| 2 | Intra_Chroma_Vertical (prediction mode) |
| 3 | Intra_Chroma_Plane (prediction mode) |

Reference Indices Defined for Each MB Partition Type and Bit Assignment

|  | frame/field MB/Picture |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| MB partitioning | $\mathbf{1 6 x 1 6}$ | $\mathbf{1 6 x 8}$ | $\mathbf{8 x 1 6}$ | $\mathbf{8 x 8}$ |  |
| RefldxL0/1[0] | blk0 | blk0 | blk0 | blk0 | Bit 7:0 |
| RefldxL0/1[1] | x | blk1 | blk1 | blk1 | Bit 15:8 |
| RefldxL0/1[2] | x | x | x | blk2 | Bit 23:16 |
| RefldxL0/1[3] | x | x | x | blk3 | Bit 31:24 |

## MB Neighbor Availability in Intra-Prediction Modes (IntraPredAvailFlags)

Current MB is labelled as $X$. For non-MBAFF mode, 4 neighbors, $A, B, C, D$, are depicted in the following picture and are defined as the following.

- MB D: top left neighbor of current $M B X$
- MBC: top right neighbor of current $M B X$
- MB B: top neighbor of current MBX
- MB A: left neighbor of the current MB X


## intel.

| mbAddrD <br> D <br> (top-left) | mbAddrB <br> B <br> (top) | mbAddrC <br> C <br> (top-right) |
| :---: | :---: | :---: |
| mbAddrA <br> A <br> (left) | CurrMbAddrX X | N/A |
| N/A | N/A | N/A |

For MBAFF mode, the current MB is labelled as X 0 or $\mathrm{X} 1,4$ neighbor pairs, $\mathrm{A} 0 / \mathrm{A} 1, \mathrm{~B} 0 / \mathrm{B} 1, \mathrm{C} 0 / \mathrm{C} 1, \mathrm{D} 0 / \mathrm{D} 1$, are depicted in the following picture and are defined as the following.

- MB D0: first MB of top left neighbor MB pair of current MB pair X0/X1
- MB D1: second MB of top left neighbor MB pair of current MB pair X0/X1
- MB C0: first MB of top right neighbor MB pair of current MB pair X0/X1
- MB C1: second MB of top right neighbor MB pair of current MB pair X0/X1
- MB B0: first MB of top neighbor MB pair of current MB pari X0/X1
- MB B1: second MB of top neighbor MB pair of current MB pari X0/X1
- MB A0: first $M B$ of left neighbor $M B$ pair of the current $M B$ pair $X 0 / X 1$
- MB A1: second MB of left neighbor MB pair of the current MB pair X0/X1

| mbAddrD D0 | mbAddrB B0 | $\begin{gathered} \text { mbAddrC } \\ \text { C0 } \end{gathered}$ |
| :---: | :---: | :---: |
| $\begin{gathered} \text { mbAddrD+1 } \\ \text { D1 } \end{gathered}$ | $\begin{gathered} \text { mbAddrB+1 } \\ \text { B1 } \end{gathered}$ | $\begin{gathered} \text { mbAddrC }+1 \\ \mathrm{C} 1 \end{gathered}$ |
| mbAddrA A0 | CurrMbAddrX <br> X0 <br> or | N/A |
| $\begin{gathered} \text { mbAddrA+1 } \\ \text { A1 } \end{gathered}$ | CurrMbAddrX X1 | N/A |

For a given macroblock X (or X0/X1), the 6 neighbor availability signals, namely, A, B, C, D, E, F, are defined as the following.

- IntraPredAvailFlagF - F (Single neighbor pixel at the left 8th row $(-1,7)$
- IntraPredAvailFlagA - A (Left neighbor top half pixel group)
- IntraPredAvailFlagE - E (Left neighbor bottom half pixel group)
- IntraPredAvailFlagB - B (Top neighbor pixel group)
- IntraPredAvailFlagC - C (Top right neighbor pixel group)
- IntraPredAvailFlagD - D (Top left corner neighbor pixel)

The following table depicts the generation of IntraPredAvailFlags[5:0] signals in a condensed form. It should note that for most cases only one input neighbor signal is assigned for each condition. The exception is in the four places for deriving left neighbor $A$ and $E$ where the neighbor is only available if left neighbors (A0 and $A 1$ ) are both available (A0\&A1). Also note that $F$ takes output value very similar to that for A except the two "AND" conditions, where F is assigned to A1 instead of (A0\&A1).

Table: Definition of intra-prediction neighbor availability calculation in MBAFF mode

| $\begin{aligned} & \hline \text { Output => } \\ & \hline \text { Current X } \\ & \text { Neighbor Y } \\ & \hline \end{aligned}$ |  | D |  | B |  | C |  | A |  | E |  | F |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | YFrame | Y- <br> Field | YFrame | YField | Y- <br> Frame | YField | YFrame | YField | YFrame | Y- Field | YFrame | YField |
| $\begin{aligned} & \mathbf{X}_{0} \\ & \text { (Top) } \end{aligned}$ | $X$-Frame | $\mathrm{D}_{1}$ | $\mathrm{D}_{1}$ | $\mathbf{B}_{1}$ | $\mathbf{B}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{A}_{0}$ | $\begin{gathered} \mathbf{A}_{0} \& \\ \mathbf{A}_{1} \\ \hline \end{gathered}$ | $\mathrm{A}_{0}$ | $\begin{gathered} \mathbf{A}_{0} \& \\ \mathbf{A}_{1} \end{gathered}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |
|  | X-Field | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathbf{B}_{1}$ | B 0 | $\mathrm{C}_{1}$ | C | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| $\underset{\substack{\mathbf{X}_{1} \\ \text { (Botom) }}}{ }$ | X-Frame | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | X | N/A | 0 | 0 | $\mathrm{A}_{1}$ | $\begin{gathered} \mathbf{A}_{0} \& \\ \mathbf{A}_{1} \end{gathered}$ | $\mathrm{A}_{1}$ | $\begin{gathered} \mathbf{A}_{0} \& \\ \mathbf{A}_{1} \end{gathered}$ | $\mathbf{A}_{1}$ | $\mathrm{A}_{1}$ |
|  | X-Field | $\mathrm{D}_{1}$ | $\mathrm{D}_{1}$ | $\mathbf{B}_{1}$ | $\mathbf{B}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ |

In the table below, Definition of intra-prediction neighbor availability calculation in MBAFF mode, $X$ Frame or $X$-Field indicates the frame/field mode of the current MB; and $Y$-Frame or $Y$-Field indicates the corresponding neighbor $M B$ for the given neighbor location, being upper left (D) or left (A) for example. Therefore, " Y -" takes the selected neighbor MB name as in the output cell in the same column. For example, for output $D$, if $X 1$ is a frame $M B, Y=A$, if $X 1$ is a field $M B, Y=D$.

For non-MBAFF mode, as $A 0=A 1, B 0=B 1, C 0=C 1$ and $D 0=D 1$, the neighbor assignment is degenerated into the following simple table. Here, E is assigned to the same as A and F is forced to 0 .

Table: Definition of intra-prediction neighbor availability calculation in non-MBAFF mode

| Output $=>$ | D | B | C | A | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | D0 | B0 | C0 | A0 | A0 | $\mathbf{0}$ |

To further explain the neighbor assignment rules in Definition of intra-prediction neighbor availability calculation in MBAFF mode, the following table provides description for each condition. Please note that this table is informative as it provides redundant information as in Definition of intra-prediction neighbor availability calculation in MBAFF mode.

## intel.

Table: Detailed explanation of intra-prediction neighbor availability calculation in MBAFF mode

| Current MB | Current <br> MB Field | Neighbor MB Field | Neighbor MB Select $(\mathrm{Y}=?)$ | Neighbor Avail Result (OUTPUT) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D |  |  |  |  |  |
| $\begin{aligned} & \text { X0 } \\ & \text { (Top) } \end{aligned}$ | X-Frame | Y-Frame | D | D1 | Top Frame MB uses $[-1,-1]=$ D_31, thus D1 only, regardless $D$ frame or field pair |
|  | X-Frame | Y-Field | D | D1 |  |
|  | X-Field | Y-Frame | D | D1 | Top Field MB uses $[-1,-2]=D \_30$, thus if $D$ is frame pair, takes D1 (D1_14 pixel), and if $D$ is field pair, takes D0 (D0_15 pixel) |
|  | X-Field | Y-Field | D | D0 |  |
| $\begin{gathered} \mathrm{X} 1 \\ \text { (Bottom) } \end{gathered}$ | X-Frame | Y-Frame | A | A0 | Bottom Frame MB uses [-1,15] = A_15, thus AO (A0_15 pixel) if $A$ is a frame pair, or A1 (A1_7 pixel), if $A$ is a field pair |
|  | X-Frame | Y-Field | A | A1 |  |
|  | X-Field | Y-Frame | D | D1 | Bottom Field MB uses [-1,-1] = D_31, thus D1 only, regardless D frame or field pair |
|  | X-Field | Y-Field | D | D1 |  |
| B |  |  |  |  |  |
| $\begin{gathered} \text { X0 } \\ \text { (Top) } \end{gathered}$ | X-Frame | Y-Frame | B | B1 | Top Frame MB uses [0...15,-1] = B_31, thus B1 only, regardless B frame or field pair |
|  | X-Frame | Y-Field | B | B1 |  |
|  | X-Field | Y-Frame | B | B1 | Top Field MB uses $[0 . .15,-2]=B \_30$, thus if $B$ is frame pair, takes $B 1$ ( $B 1 \_14$ row), and if $B$ is field pair, takes BO (B0_15 row) |
|  | X-Field | Y-Field | B | B0 |  |
| X1 (Bottom) | X-Frame | Y-Frame | X | X0 | $\begin{aligned} & \text { Bottom Frame MB uses [0...15,15], thus X0 } \\ & \text { (X0_15 row) } \end{aligned}$ |
|  | X-Frame | Y-Field | X | n/a | Note: X 0 and X 1 must have the same field type, this row is $\mathrm{n} / \mathrm{a}$. |
|  | X-Field | Y-Frame | B | B1 | Bottom Field MB uses [0...15,-1] = B_31, thus B1 only, regardless B frame or field pair |
|  | X-Field | Y-Field | B | B1 |  |
| C |  |  |  |  |  |
| $\begin{aligned} & \text { X0 } \\ & \text { (Top) } \end{aligned}$ | X-Frame | Y-Frame | C | C1 | Top Frame MB uses [16...23,-1] = C_31, thus C1 only, regardless C frame or field pair |
|  | X-Frame | Y-Field | C | C1 |  |
|  | X-Field | Y-Frame | C | C1 | Top Field MB uses [16...23,-2] = C_30, thus if C is frame pair, takes C1 (C1_14 row), and if C is field pair, takes C0 (C0_15 row) |
|  | X-Field | Y-Field | C | C0 |  |
| X1 (Bottom) | X-Frame | Y-Frame | n/a | 0 | Bottom Frame MB doesn't have left-top neighbor by definition, thus forced to 0 |
|  | X-Frame | Y-Field | n/a | 0 |  |
|  | X-Field | Y-Frame | C | C1 | Bottom Field MB uses [16...23,-1] = C_31, thus C1 only, regardless C frame or field pair |
|  | X-Field | Y-Field | C | C1 |  |
| A |  |  |  |  |  |
| $\begin{aligned} & \text { X0 } \\ & \text { (Top) } \end{aligned}$ | X-Frame | Y-Frame | A | A0 | First Half of Top Frame MB uses [-1,0...7], thus AO if $A$ is a frame pair; but is only avail if both $A 0$ and $A 1$ are avail if $A$ is a field pair |
|  | X-Frame | Y-Field | A | A0\&A1 |  |


| $\begin{gathered} \text { Current } \\ \text { MB } \end{gathered}$ | Current <br> MB Field | Neighbor MB Field | Neighbor MB Select ( $\mathrm{Y}=$ ? ) | Neighbor Avail Result (OUTPUT) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D |  |  |  |  |  |
|  |  |  |  |  | due to the mix |
|  | X-Field | Y-Frame | A | A0 | First Half of Top Field MB uses [-1,0.2..4..14], thus take A0 (if A is frame pair, takes A0 even lines, and if A is field pair, takes AO first half) |
|  | X-Field | Y-Field | A | A0 |  |
| X1 (Bottom) | X-Frame | Y-Frame | A | A1 | First Half of Bottom Frame MB uses [$1,16 \ldots 23$ ], thus A 1 if A is a frame pair; but is only avail if both $A 0$ and $A 1$ are avail if $A$ is a field pair due to the mix |
|  | X-Frame | Y-Field | A | A0\&A1 |  |
|  | X-Field | Y-Frame | A | A0 | First Half of Bottom Field MB uses [1,1..3..15], thus take A0 (if A is frame pair, takes A0 odd lines, and if A is field pair, takes A1 first half) |
|  | X-Field | Y-Field | A | A1 |  |
| E |  |  |  |  |  |
| $\begin{aligned} & \text { X0 } \\ & \text { (Top) } \end{aligned}$ | X-Frame | Y-Frame | A | A0 | Second Half of Top Frame MB uses [-1,8...15], thus A0 if A is a frame pair; but is only avail if both $A 0$ and $A 1$ are avail if $A$ is a field pair due to the mix |
|  | X-Frame | Y-Field | A | A0\&A1 |  |
|  | X-Field | Y-Frame | A | A1 | Second Half of Top Field MB uses [1,16..18..30], thus take A1 (if A is frame pair, takes $A 1$ even lines, and if $A$ is field pair, takes A0 second half) |
|  | X-Field | Y-Field | A | A0 |  |
| X1 (Bottom) | X-Frame | Y-Frame | A | A1 | Second Half of Bottom Frame MB uses [$1,24 \ldots 31$ ], thus A1 if A is a frame pair; but is only avail if both A 0 and A 1 are avail if A is a field pair due to the mix |
|  | X-Frame | Y-Field | A | A0\&A1 |  |
|  | X-Field | Y-Frame | A | A1 | Second Half of Bottom Field MB uses [1,17..19..31], thus takes A1 (if A is frame pair, takes A1 odd lines, and if A is field pair, takes A1 second half) |
|  | X-Field | Y-Field | A | A1 |  |
| F |  |  |  |  |  |
| $\begin{gathered} \text { X0 } \\ \text { (Top) } \end{gathered}$ | X-Frame | Y-Frame | A | A0 | Top Frame MB uses $[-1,7]=$ A_7 (odd location), thus A0 if A is frame pair and A1 if field pair |
|  | X-Frame | Y-Field | A | A1 |  |
|  | X-Field | Y-Frame | A | A0 | Top Field MB uses [-1,14] = A_14 (even location), thus A0 regardless A frame or field pair |
|  | X-Field | Y-Field | A | A0 |  |
| X1 <br> (Bottom) | X-Frame | Y-Frame | A | A1 | Bottom Frame MB uses $[-1,23]=$ A_23 (odd location), thus A1 regardless A frame or field pair |
|  | X-Frame | $Y$-Field | A | A1 |  |
|  | X-Field | Y-Frame | A | A0 | Bottom Field MB uses [-1,15] = A_15 (odd |


| Current <br> MB | Current <br> MB Field | Neighbor <br> MB Field | Neighbor <br> MB Select <br> (Y=?) | Neighbor Avail <br> Result <br> (OUTPUT) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |$|$| D |
| :--- |
|  |

## Macroblock Type for Intra Cases

MbType follows two different tables according to whether the macroblock is an inter or intra macroblock according to IntraMbFlag.

For an intra macroblock, MbType, as defined in MbType definition for Intra Macroblock, carries redundant information as IntraMbMode. The notation I_16x16_x_y_z used in the table, 'x' is Intra16x16LumaPredMode, ' $y$ ' is ChromaCbpInd, and 'z' is LumaCbpInd, as defined in Sub field definition used by MbType for a macroblock with Intra16x16 prediction.

## MbType definition for Intra Macroblock

| Macroblock Type | MbType |
| :---: | :---: |
| l_4x4 | 0 |
| I_8x8 | 0 |
| I_16x16_1_0_0 | 1 |
| I_16x16_2_0_0 | 2 |
| I_16x16_3_0_0 | 4 |
| I_16x16_0_1_0 | 5 |
| I_16x16_1_1_0 | 6 |
| I_16x16_2_1_0 | 7 |
| I_16x16_3_1_0 | 8 |
| I_16x16_0_2_0 | 9 |
| I_16x16_1_2_0 | Ah |
| I_16x16_2_2_0 | Bh |
| I_16x16_3_2_0 |  |


| Macroblock Type | MbType |
| :---: | :---: |
| I_16x16_0_0_1 | Dh |
| I_16x16_1_0_1 | Eh |
| I_16x16_2_0_1 | Fh |
| I_16x16_3_0_1 | 10 h |
| I_16x16_0_1_1 | 11 h |
| I_16x16_1_1_1 | 12 h |
| I_16x16_2_1_1 | 13 h |
| I_16x16_3_1_1 | 14 h |
| I_16x16_0_2_1 | 15 h |
| I_16x16_1_2_1 | 16 h |
| I_16x16_2_2_1 | 17 h |
| I_16x16_3_2_1 | 18 h |
| I_PCM | 19 h |
| (used by HW) |  |

Note: MbType here is identical as specified in DXVA 2.0.
For Intra_16x16 modes, the 5 bits of value (MbType -1 ) have the following meanings.
Sub field definition used by MbType for a macroblock with Intra16x16 prediction

| Bits | Description |
| :---: | :--- |
| 4 | LumaCbpInd - Luma Coded Block Pattern Indicator <br> 0 means none of the luma blocks are coded. 1 means that at least one luma <br> block is coded. <br> $0=$ SUBMODE_I16_L_0 <br> $1=$ SUBMODE_I16_L_NZ <br> In VME output, this field is forced to be 1 before adding 1 in Intra_16x16 mode. |
| $3: 2$ | ChromaCbplnd - Chroma Coded Block Pattern Indicator <br> 00 means none of chroma blocks are coded. 01 means that only the chroma DC <br> block is coded, but all AC blocks are not coded. 10 means that at least one AC |


| Bits | Description |
| :---: | :--- |
|  | chroma block is coded. |
|  | $00=$ SUBMODE_I16_C_0 |
|  | $01=$ SUBMODE_I16_C_DC |
|  | $10=$ SUBMODE_I16_C_NZ |
|  | 11 = Reserved |
|  | In VME output, this field is forced to be 10 before adding 1 in Intra_16x16 mode. <br> Programming Note: Adding 1 to MbType by VME hardware may have carry in to <br> this field. But as '11' is reserved, the carry-in doesn't propagate into bit 4 or higher. <br> This allows software to update MbType, if desired, using the redundant <br> LumalntraPredModes information. |
| $1: 0$ | Intra16x16PredMode - Intra16x16 Prediction Mode <br> These two bits carries redundant (identical) information as that in <br> LumalntraPredModes[0][0]. <br> $0=$ SUBMODE_I16_VER <br> 1 <br> = SUBMODE_I16_HOR <br> $2=$ SUBMODE_I16_DC <br> $3=$ SUBMODE_I16_PLANE |

IntraMbMode definition

| IntraMbMode [1:0] | Description | Supported by VME? | Used by PAK? |
| :---: | :--- | :---: | :---: |
| 0 | INTRA_16x16 (redundant with MbType) | Yes | Ignored |
| 1 | INTRA_8x8 | Yes | Yes |
| 2 | INTRA_4x4 | Yes | Yes |
| 3 | IPCM (redundant with MbType) | No | Ignored |

As an alternative representation, MbType is logically the same as the following, except the I_PCM and I_NxN (i.e. I_4x4 and I_8x8) cases:

- 24 types of $16 \times 16$ intra modes: $\mathbf{A}+\mathbf{B}+\mathbf{C}+\mathbf{D}:(1 \mathrm{~h}-18 \mathrm{~h})$

MBTYPE_INTRA_16x16 1h A

- 4 Intra $16 \times 16$ modes:

| SUBMODE_I16_VER | 0 | $B$ |
| :--- | :--- | :--- |
| SUBMODE_I16_HOR | 1 | $B$ |


| SUBMODE_116_DC | 2 | $B$ |
| :--- | :--- | :--- |
| SUBMODE_116_PLN | 3 | $B$ |

- 3 Chroma Cbp indices:

| SUBMODE_I16_C_0 | 0 | C |
| :--- | :--- | :--- |
| SUBMODE_I16_C_DC | 4 | C |
| SUBMODE_I16_C_NZ | 8 | C |

- 2 Luma Cbp indices:

| SUBMODE_I16_L_0 | 0 | D |
| :--- | :--- | :--- |
| SUBMODE_I16_L_NZ | Ch | D |

## Macroblock Type for Inter Cases

Sub-Macroblock Prediction Mode, SubMbPredMode, indicates the prediction mode for the subpartitions. Prediction mode specifies prediction direction being forward (from L0), backward (from L1) or bi-directional (from both L0 and L1). Its meaning depends on InterMbMode. Definition of SubMbPredMode[i] provides the definition of the field.

- If InterMbMode is INTER16x16, only SubMbPredMode[0] is valid, it describes the prediction mode of the $16 \times 16$ macroblock. The other entries are set to zero by hardware.
- For AVC, SubMbPredMode[0] contains redundant information as encoded in MbType parameter.
- Note: SubMbPredMode[1]-[3] are intentionally set to zero to allow a simple LUT to derive MbType as described later.
- If InterMbMode is INTER16x8, and INTER8x16, only the first two entries SubMbPredMode[0] and SubMbPredMode[1] are valid, describing the sub-macroblock prediction mode.
- For AVC, SubMbPredMode[0]/[1] contains redundant information as encoded in MbType parameter.
- Note: SubMbPredMode[2]-[3] are intentionally set to zero to allow a simple LUT to derive MbType as described later.
- If InterMbMode is INTER8x8, each entry of SubMbPredMode describes the prediction mode of the sub-partition of an $8 \times 8$ sub-macroblock.
- For AVC, SubMbPredMode can be derived from sub_mb_type field for BP_8x8 macroblocks as defined in AVC spec.
- Note on Direct Sub-macroblock Prediction Mode: Direct prediction is not conveyed through SubMbPredMode, instead, it is carried through Direct8x8Pattern.

InterMbMode definition

| MbSkipFlag | InterMbMode | Description |
| :---: | :---: | :--- |
| 0 | 0 | INTER16x16 |
| 0 | 1 | INTER16x8 |
| 0 | 2 | INTER8x16 |
| 0 | 3 | INTER8x8 |
| 1 | 0 | PSKIP/BSKIP16x16* |
| 1 | 3 | BSKIP |
| 1 | 1,2 | Reserved |
| Used by PAK | Ignored by PAK |  |

* BSKIP16x16 is an optional non-standard but equivalent optimization.

Definition of SubMbPredMode based on InterMbMode

| SubMbPredMode | INTER16x16 | INTER16x8 | INTER8x16 | INTER8x8 |
| :---: | :--- | :--- | :--- | :--- |
| Bit | MbType $=[1 \ldots 3]$ | MbType $=[16 \mathrm{~h}]$ | MbType $=[4 \ldots 15 \mathrm{~h}]$ | MbType $=[16 \mathrm{~h}]$ |
| $7: 6$ | MBZ | MBZ | MBZ | Block8x8 3 |
| $5: 4$ | MBZ | MBZ | MBZ | Block8x8 2 |
| $3: 2$ | MBZ | Block16x8 1 | Block8x16 1 | Block8x8 1 |
| $1: 0$ | Block16x16 | Block16x8 0 | Block8x16 0 | Block8x8 0 |
|  | Ignored by PAK | Ignored by PAK | Ignored by PAK | Used by PAK |

Definition of SubMbPredMode[i]

| SubMbPredMode | Description | InterMbMode | VME Output | MvCountPred | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 0 | Pred_L0 | All | Yes | 1 | P or B Slice |
| 1 | Pred_L1 | All | Yes | 1 | B Slice Only |
| 2 | BiPred | All | Yes | 2 | B Slice Only |
| 3 | Reserved | Reserved | Reserved | Reserved | Reserved |

Sub-Macroblock Shape, SubMbShape[i], for $i=0 . . .3$, describes the shape of the sub partitions of the $8 \times 8$ sub-macroblock of a BP_8x8 macroblock. This field is only valid if InterMBMode is INTER8x8. They are defined in Definition of SubMbShape for an $8 \times 8$ region of a BP_8x8 macroblock (including BSKIP, BDIRECT). The parameters can be derived from sub_mb_type field as defined in AVC spec.

Note: These fields must be correctly set even for Direct or Skip $8 \times 8$ cases, the individual B_Direct_8x8 block is flagged by the Direct8x8Pattern variable.

Definition of SubMbShape for an $8 \times 8$ region of a BP_8x8 macroblock (including BSKIP, BDIRECT)

|  | Description |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| SubMbShape | NumSubMbPart | SubMbPartWidth | SubMbPartHeight | MvCountShape |
| 0 | 1 | 8 | 8 | 1 |
| 1 | 2 | 8 | 4 | 2 |
| 2 | 2 | 4 | 8 | 2 |
| 3 | 4 | 4 | 4 | 4 |

For an inter macroblock, MbType, carries redundant information as InterMbMode and SubMbPredMode. MbType definition for Inter Macroblock (and MbSkipflag $=0$ ) provides the typical inter macroblock types and Additional MbType definition with Direct/Skip for Inter Macroblock provides that with skip and direct modes. The definition of MbType for both $P$ slice and $B$ slice is the same and is equivalent to that for mb_type of a B slice in the AVC spec. As direct mode is indicated using a separate field Direct8x8Pattern, 0 is reserved for MbType.

Here, MVCount is the number of motion vectors actually encoded in the bitstream. It is informative. For a BP_8x8 or equivalent Skip/Direct macroblock, MVCount is the sum of the following term for the four $8 \times 8$ sub macroblock (with $\mathrm{i}=0$...3):

> MvCountShape[i] * MvCountPred[i] * MvCountDirect[i]
where MvCountShape[i] is block count for sub macroblock [i], MvCountPred[i] is the motion vector count for each block of sub macroblock[i], and MvCountDirect[i] is the multipler for direct mode for B Slice, indicating whether motion vectors are coded or not. It must be set to 1 for P slice. For B Slice, MvCountDirect[i] = !Direct8x8Pattern[i], which is 0 for a sub macroblock coded as direct mode and 1 otherwise.

In the tables, "DC" stands for "Don't Care" as PAK hardware ignores these fields.
MbType definition for Inter Macroblock (and MbSkipflag = 0)

| Macroblock Type | MbType | MbSkipFlag | Direct8x8Pattern | SubMbShape | SubMbPredMode | MVCount |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reserved | 0 | - | - | - | - | - |
| BP_L0_16x16 | 1 | 0 | 0 | DC | DC | 1 |
| B_L1_16x16 | 2 | 0 | 0 | DC | DC | 1 |
| B_Bi_16x16 | 3 | 0 | 0 | DC | DC | 2 |
| BP_LO_L0_16x8 | 4 | 0 | 0 | DC | DC | 2 |
| BP_L0_L0_8x16 | 5 | 0 | 0 | DC | DC | 2 |
| B_L1_L1_16x8 | 6 | 0 | 0 | DC | DC | 2 |
| B_L1_L1_8×16 | 7 | 0 | 0 | DC | DC | 2 |
| B_LO_L1_16x8 | 8 | 0 | 0 | DC | DC | 2 |


| Macroblock Type | MbType | MbSkipFlag | Direct8x8Pattern | SubMbShape | SubMbPredMode | MVCount |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| B_LO_L1_8x16 | 9 | 0 | 0 | DC | DC | 2 |
| B_L1_LO_16x8 | 0 Ah | 0 | 0 | DC | DC | 2 |
| B_L1_L0_8x16 | OBh | 0 | 0 | DC | DC | 2 |
| B_LO_Bi_16x8 | 0 Ch | 0 | 0 | DC | DC | 3 |
| B_L0_Bi_8x16 | 0Dh | 0 | 0 | DC | DC | 3 |
| B_L1_Bi_16x8 | 0Eh | 0 | 0 | DC | DC | 3 |
| B_L1_Bi_8x16 | 0 Fh | 0 | 0 | DC | DC | 3 |
| B_Bi_L0_16x8 | 10 h | 0 | 0 | DC | DC | 3 |
| B_Bi_L0_8x16 | 11 h | 0 | 0 | DC | DC | 3 |
| B_Bi_L1_16x8 | 12 h | 0 | 0 | DC | DC | 3 |
| B_Bi_L1_8x16 | 13 h | 0 | 0 | DC | DC | 3 |
| B_Bi_Bi_16x8 | 14 h | 0 | 0 | DC | DC | 4 |
| B_Bi_Bi_8x16 | 15 h | 0 | 0 | DC | DC | 4 |
| BP_8x8 | 16 h | 0 | $!=$ Fh | vary | vary | Sum |
| Reserved | $17 \mathrm{~h}-1 \mathrm{Fh}$ | - | - | - | - | - |

Additional MbType definition with Direct/Skip for Inter Macroblock

| Macroblock Type | $\begin{array}{\|c} \hline \text { Mb } \\ \text { Typ } \\ \text { e } \end{array}$ | $\begin{gathered} \mathrm{Xfr} \\ \mathrm{~m} \\ 8 \times 8 \end{gathered}$ | $\begin{array}{\|c} \hline \text { MbSki } \\ \text { p } \\ \text { Flag } \\ \hline \end{array}$ | Direct8x <br> 8 <br> Pattern | $\begin{array}{\|l} \hline \text { SubM } \\ \text { b } \\ \text { Shape } \end{array}$ | SubMb <br> PredMod e | MvCoun t | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P_Skip_16x16 | 1 | - | 1 | DC | DC | DC | 0 | Skipped macroblock. Motion compensation like P_LO_16x16 |
| B_Skip_16x16_4MVPair | 16h | vary | 1 | Fh | 0 | vary | 0 | Skipped macroblock. Motion compensation like B_8x8 with 8x8 subblocks, when direct_8x8_inference_fI ag is set to 1 |
| B_Skip_16x16_16MVPair | 16h | 0 | 1 | Fh | FFh | vary | 0 | Skipped macroblock. Motion compensation like B_8x8 with $4 \times 4$ subblocks, when direct_8x8_inference_fI ag is set to 0 |
| B_Direct_16x16_4MVPai <br> r | 16h | vary | 0 | Fh | 0 | vary | 0 | MbType coded as B_Direct_16x16. Motion compensation like B_8x8 with $8 \times 8$ subblocks, when |


| Macroblock Type | $\begin{array}{\|c} \hline \mathrm{Mb} \\ \text { Typ } \\ \mathrm{e} \\ \hline \end{array}$ | $\begin{gathered} \mathrm{Xfr} \\ \mathrm{~m} \\ 8 \times 8 \\ \hline \end{gathered}$ | MbSki <br> p <br> Flag | Direct8x 8 Pattern | $\begin{gathered} \text { SubM } \\ \text { b } \\ \text { Shape } \\ \hline \end{gathered}$ | $\qquad$ | $\begin{array}{\|c\|} \hline \text { MvCoun } \\ \mathrm{t} \\ \hline \end{array}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | direct_8x8_inference_fl ag is set to 1 |
| B_Direct_16x16_16MVP air | 16h | 0 | 0 | Fh | FFh | vary | 0 | MbType coded as B_Direct_16x16. Motion compensation like B_8x8 with $4 \times 4$ subblocks, when direct_8x8_inference_fl ag is set to 0 |

People might notice that B_DIRECT_16x16 and B_SKIP are mapped on BP_8x8 for AVC decoding interface in IT mode as the motion compensation operation for both modes are the same as BP_8x8. According to AVC Spec, motion vectors for B_DIRECT_16x16 and B_SKIP are derived from temporally co-located macroblock on an $8 \times 8$ sub macroblock basis if direct_8x8_inference_flag is set to 1 or on a $4 \times 4$ block basis if it is set to 0 . For each sub macroblock or block, SubMbPredMode is derived, thus can any of the valid numbers. Motion vectors may also be different. In spatial direct mode, the motion vectors are subject to spatial neighbor macroblocks as well as co-located macroblock. The spatial prediction is based on the neighbor macroblocks, so the same spatial predicted motion vector applies to all sub macroblocks or blocks. However, under certain conditions, temporal predictor may replace (colZeroFlag) the spatial predictor for a given sub macroblock or block. Thus the motion vectors may differ.

In MbType definition for Inter Macroblock (and MbSkipflag $=0$ ), the macroblock type names for major partitions nicely follow forms BP_MbPredMode_MbShape (like BP_L0_16x16) and B_MbPredModeO_MbPredMode1_MbShape (like B_LO_Bi_16x8). For minor partitions it is fixed as BP_MbShape as BP_8x8.

However, in Additional MbType definition with Direct/Skip for Inter Macroblock the macroblock types for Skip and Direct modes does not follow the same rule. The third field in P_Skip_16x16 or B_Direct_16x16_x indicates that "Skip" or "Direct" applies to the entire $16 \times 16$ macroblock, even though MbShape is $8 \times 8$ as that in BP_8x8. In order to distinguish the SubMbShape being $8 \times 8$ or $4 \times 4$ for B_Skip and B_Direct, the fourth field is added. 4MVPair indicates upto 4 MV pairs are presented with SubMbShape equals to 0; and 16MVPair indicates up to 16 MV pairs are presented with SubMbShape equals to FFh. Also note that P_8x8ref0 is not specified in PAK input interface, it is up to hardware to detect and choose its packing format based on number of reference indices and reference index for the given macroblock.

## Macroblock Type Conversion Rules

For improved coding efficiency the PAK hardware has the capability to convert macroblock types to use more efficiency coding modes such as DIRECT and SKIP. For an inter macroblock or a sub macroblock coded as DIRECT, no motion vector is needed in the bitstream for the macroblock or sub macroblock. If a macroblock is coded as SKIP, it only consumes one SKIP bit (no motion vector, no coefficients are coded). And information about the macroblock is 'inferred' according to the rules stated in the AVC Spec.

## intel.

As the input to PAK, the following signals can convey the information regarding DIRECT and SKIP:

- MbSkipFlag
- Direct8x8Pattern
- CodecBlockPattern (CbpY, CbpCb, CbpCr)

Such conversion can be enabled or disabled through the SLICE_STATE fields DirectConvDisable and SkipConvDisable as well as the in line command field MbSkipConvDisable.

A P slice doesn't support direct mode, it only supports P_Skip, which is equivalent to a 16_16_L0 prediction. Other prediction types cannot be converted to P_Skip. The following table describes the macroblock type conversion rules for a P slice. Here $\mathrm{CBP}=\mathrm{CbpY} / \mathrm{CbpCb} / \mathrm{CbpCr}$ are the final computed results after quantization by the hardware. Note that hardware honors the input $\mathrm{CbpY} / \mathrm{CbpCb} / \mathrm{CbpCr}$ fields - if the value corresponding to a block is set to zero, the resulting CBP is also zero. The output mb_skip_flag and mb_type are the symbols coded in the bitstream as defined in the AVC spec. DC stands for Don't care, $T$ for True.

Note that the internal condition of $M V==$ MVP is subject to the precise rules stated in the AVC Spec as quoted below. Note that there are exceptions for P_Skip from the normal motion vector prediction rules.

Derivation process for luma motion vectors for skipped macroblocks in $P$ and SP slices
This process is invoked when mb_type is equal to $P_{-}$Skip.
Outputs of this process are the motion vector mvLO and the reference index refldxL0.
The reference index refldxL0 for a skipped macroblock is derived as follows.
refldxLO $=0 .(8-168)$
For the derivation of the motion vector mvL0 of a P_Skip macroblock type, the following applies.

- The process specified in subclause 8.4.1.3.2 is invoked with mbPartldx set equal to 0 , subMbPartldx set equal to 0 , currSubMbType set equal to "na", and listSuffixFlag set equal to 0 as input and the output is assigned to $m b A d d r A, m b A d d r B, m v L O A, m v L O B$, refldxLOA, and refldxLOB.
- The variable mvL0 is specified as follows.
- If any of the following conditions are true, both components of the motion vector mvL0 are set equal to 0.
- mbAddrA is not available
- mbAddrB is not available
- refIdxLOA is equal to 0 and both components of mvLOA are equal to 0
- refldxLOB is equal to 0 and both components of mvLOB are equal to 0
- Otherwise, the derivation process for luma motion vector prediction as specified in subclause 8.4.1.3 is invoked with $m b P a r t l d x=0$, subMbPartldx $=0$, refldxL0, and currSubMbType $=$ "na" as inputs and the output is assigned to mvLO.

NOTE - The output is directly assigned to mvLO, since the predictor is equal to the actual motion vector.

Macroblock type conversion rule for an inter macroblock in a P slice

| Input |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisable \|| SkipConvDisable | CBP | $\begin{aligned} & \text { MV } \\ & == \\ & \text { MVP } \end{aligned}$ | MbAffSkipAllowed | mb_skip_flag | mb_type |  |
| P_Skip_16x16 | DC | DC | DC | 1 | 1 |  | Forced to P_Skip; Hardware will force CBP to zero and also ignore SkipConvDisable control. Hardware doesn't check for MV==MVP error condition |
| P_Skip_16x16 | DC | DC | DC | 0 | 0 | 0 | Reverse convert to P_L0_16x16; Hardware will force CBP to zero but reversely convert MbType as P_LO_16x16 once it determines that Skip is not allowed. |
| BP _16x16_L0 | 0 | 0 | T | 1 | 1 | - | Converted to P_Skip. Even input doesn't provide skip hint, hardware can performance the optimization by detecting CBP and $\mathrm{MV}==\mathrm{MVP}$ condition. |
| BP _16x16_L0 | 0 | 0 | T | 0 | 0 | 0 | Reverse back to P_L0_16x16; Hardware will reverse back to P_L0_16x16 even Skip conditions are met once it determines that Skip is not allowed. |
| BP _16x16_L0 | 1 | 0 | T | T | 0 | 0 | Still coded as $\text { P_LO_16x16 = } 0 .$ |

A B slice supports both direct and skip modes. The following table describes the macroblock type conversion rules for a B slice. Hardware does not verify MV==MVP condition for a Skip/Direct macroblock in a B Slice as no DMV is performed by hardware.

Macroblock type conversion rule for an inter macroblock in a B slice

| Input |  |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisa ble \|| SkipConvDisa ble | DirectConvDis able | $\begin{gathered} \mathrm{CB} \\ \mathrm{P} \end{gathered}$ | $\begin{gathered} \hline \text { MV } \\ == \\ \text { MV } \\ \text { P } \end{gathered}$ | MbAffSkipAllo wed | $\begin{array}{\|c} \text { mb_skip_fl } \\ \text { ag } \end{array}$ | $\begin{gathered} \text { mb_ty } \\ \text { pe } \end{gathered}$ |  |
| $\begin{array}{\|l} \text { B_Skip_8x8 } \\ \text { B_Skip_4x4 } \end{array}$ | DC | DC | DC | n/a | 1 | 1 | - | Forced to B_Skip; Hardware will force CBP to zero and also ignore SkipConvDisa ble control. |
| $\begin{aligned} & \text { B_Skip_8x8 } \\ & \text { B_Skip_4x4 } \end{aligned}$ | DC | DC | DC | $\mathrm{n} / \mathrm{a}$ | 0 | 0 | 0 | REVERSE convert to B_Direct_16x 16; Hardware will force CBP to zero and also reverse convert to B_Direct_16x 16 when it discovers Skip is not allowed. |
| B_Direct_16x16_4MVPair/16 MVPair | 0 | 0 | 0 | $\mathrm{n} / \mathrm{a}$ | 1 | 1 | - | Converted to B_Skip. Hardware first converts to B_Direct_16x 16 and then further to B_Skip if CBP $=0$. |
| B_Direct_16x16_4MVPair/16 MVPair | 0 | 0 | 0 | $\mathrm{n} / \mathrm{a}$ | 0 | 0 | 0 | Converted to B_Direct_16x 16. Hardware first converts to B_Direct_16x 16 and stop there as it discovers Skip is not |


| Input |  |  | Internal |  |  | Output |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Macroblock Type | SkipConvDisa ble \|| SkipConvDisa ble | DirectConvDis able | $\begin{gathered} C B \\ P \end{gathered}$ | $\begin{gathered} \text { MV } \\ == \\ \text { MV } \\ \text { P } \end{gathered}$ | MbAffSkipAllo wed | mb_skip_fl ag | $\begin{gathered} \text { mb_ty } \\ \text { pe } \end{gathered}$ |  |
|  |  |  |  |  |  |  |  | allowed even $\text { CBP }=0 \text {. }$ |
| B_Direct_16x16_4MVPair/16 MVPair | 1 | 0 | 0 | n/a | DC | 0 | 0 | Converted to B_Direct_16x 16. Hardware converts to B_Direct_16x 16 and stops there even though CBP = 0 as input disallows Skip conversion. |
| B_Direct_16x16_4MVPair/16 MVPair | DC | 0 | NZ | n/a | DC | 0 | 0 | Converted to B_Direct_16x 16. Hardware converts to B_Direct_16x 16 and stops there because CBP $!=0$. |
| B_Direct_16x16_4MVPair/16 MVPair | DC | 1 | DC | $\mathrm{n} / \mathrm{a}$ | DC | 0 | 16h | Stay as B_8x8. <br> Hardware stays at B_8x8 and codes each sub macroblocks even all are direct. |

The internal signal MbAffSkipAllowed is added to deal with a restriction on the frame/field flag (MbFieldFlag) which is unique to MBAFF. MbAffSkipAllowed is always set to 1 in non-MBAFF modes. In MBAFF mode, a macroblock pair may be both skipped only if its MbFieldFlag is the same as its available neighbor macroblock pair $A$ or $B$ if $A$ or $B$ is available (in that order), or is not 0 if $A / B$ are both not available. Otherwise, one of the macroblocks in the pair must be coded.

To reduce the burden on software, PAK hardware handles the above restriction correctly. For the first MB in a pair, MbAffSkipAllowed is always set to 1. Therefore, hardware allows converting the first MB to Skip if skip conversion is enabled. For the second $M B$ in a pair, hardware sets MbAffSkipAllowed to 0 if the following is true:

## intel

- The current MB Pair has different MbFieldFlag than its available neighbor $A$ or $B$ if $A$ or $B$ is available, or is not 0 if $A / B$ are both not available
- And the first MB is coded as a SKIP (could be forced or converted)

Otherwise, it sets MbAffSkipAllowed to 1. As MbAffSkipAllowed is to 0 for the above condition, hardware will disallow Skip mode for the second MB. If the input signal forces it to Skip, hardware performs reverse-conversion to code it as P_L0_16x16 or B_Direct_16x16 with CBP $=0$ for a macroblock in a P or B Slice. This means that hardware is able to correct the programming mistake by software. If the macroblock is not forced to skip, hardware simply disallows Skip conversion.

Software still has an option to disallow Skip Conversion on a per-MB basis using the MbSkipConvDisable control field in the inline command.

## Indirect Data Description

For each macroblock, an ENC-PAK data set consists of two types of data blocks: indirect MV data block and inline MB information.

The indirect MV data block may be in two modes: unpackedmode and packed-size mode.

## Unpacked Motion Vector Data Block

Unpacked Motion Vector Data Block
In the unpacked mode, motion vectors are expanded (or duplicated) to either bidirectional 8x8 8MV major partition format, or bidirectional $4 \times 432 \mathrm{MV}$ format. Thus either 32 bytes or 128 bytes is assigned to each MB.

Motion Vector block contains motion vectors in an intermediate format that is partially expanded according to the sub- macroblock size. During the expansion, a place that does not contain a motion vector is filled by replicating the relevant motion vector according to the following motion vector replication rules. If the relevant motion vector doesn't exist (for the given L0 or L1), it is zero filled.

Motion Vector Replication Rules:

- Rule \#1
- \#1.1: For L0 MV, for any sub-macroblock or sub-partition where there is at least one motion vector
- If LO inter prediction exists, the corresponding LO MV is used
- Else it must be zero
- \#1.2: For L1 MV, for any sub-macroblock or sub-partition where there is at least one motion vector
- If L1 inter prediction exists, the corresponding L1 MV is used
- Else it must be zero
- For a macroblock with a $16 \times 16,16 \times 8$ or $8 \times 16$ sub-macroblock, MvSize $=8$. The eight MV fields follow Rule \#1.
- The $16 \times 16$ is broken down into $48 \times 8$ sub-macroblocks. The $16 x 16 \mathrm{MVs}$ (after rule \#1) are replicated into all $8 \times 8$ blocks.
- For an $8 \times 16$ partition, each $8 \times 16$ is broken down into $28 \times 8$ stacking vertically. The $8 \times 16$ MVs (after rule \#1) are replicated into both $8 \times 8$ blocks.
- For a $16 x 8$ partition, each $16 x 8$ is broken down into $28 x 8$ stacking horizontally. The $16 \times 8$ MVs (after rule \#1) are replicated into both $8 \times 8$ blocks.
- For macroblock with sub-macroblock of $8 \times 8$ without minor partition (SubMbShape[0...3] = 0), MvSize = 8, (e.g. mb_type equal to P_8x8, P_8x8ref0, or B_8x8)
- There is no motion vector replication
- For macroblock with sub-macroblock of $8 \times 8$ with at least one minor partition (if any SubMbShape[i] !=0), MvSize $=32$, (e.g. mb_type equal to $P_{-} 8 \times 8, P_{-} 8 \times 8$ ref0, or $B_{-} 8 \times 8$ )
- For an $8 \times 8$ sub-partition, the $8 \times 8$ MVs (after rule \#1) is replicated into all the four $4 \times 4$ blocks.
- For an $4 \times 8$ sub-partition within an $8 \times 8$ partition, each $4 \times 8$ is broken down into $24 \times 4$ stacking vertically. The $4 \times 8$ MVs (after rule \#1) are replicated into both $4 \times 4$ blocks.
- For an $8 \times 4$ sub-partition within an $8 \times 8$ partition, each $8 \times 4$ is broken down into $24 \times 4$ stacking horizontally. The $8 \times 4 \mathrm{MVs}$ (after rule \#1) are replicated into both $4 \times 4$ blocks.
- For a $4 \times 4$ sub-partition within an $8 \times 8$ partition, each $4 \times 4$ has its own MVs (after rule \#1).

Motion Vector block and MvSize

|  | DWord | Bit | MvSize |  |
| :---: | :---: | :--- | :--- | :---: |
|  |  |  | MV_Y0_L0.y |  | MV_Y0_0_L0.y


| DWord | Bit | MvSize |  |
| :---: | :---: | :---: | :---: |
|  |  | 8 | 32 |
| W1.6 | 31:0 | MV_Y3_L0 | MV_YO_3_LO |
| W1.7 | 31:0 | MV_Y3_L1 | MV_YO_3_L1 |
| W2.0 | 31:0 | n/a | MV_Y1_0_L1 |
| W2. 1 | 31:0 | n/a | MV_Y1_0_L0 |
| W2. 2 | 31:0 | n/a | MV_Y1_1_L1 |
| W2.3 | 31:0 | n/a | MV_Y1_1_L0 |
| W2.4 | 31:0 | n/a | MV_Y1_2_L1 |
| W2.5 | 31:0 | n/a | MV_Y1_2_L0 |
| W2.6 | 31:0 | n/a | MV_Y1_3_L0 |
| W2.7 | 31:0 | n/a | MV_Y1_3_L1 |
| W3.0 | 31:0 | n/a | MV_Y2_0_L1 |
| W3.1 | 31:0 | n/a | MV_Y2_0_L0 |
| W3.2 | 31:0 | n/a | MV_Y2_1_L1 |
| W3.3 | 31:0 | n/a | MV_Y2_1_L0 |
| W3.4 | 31:0 | n/a | MV_Y2_2_L1 |
| W3.5 | 31:0 | n/a | MV_Y2_2_L0 |
| W3.6 | 31:0 | n/a | MV_Y2_3_L0 |
| W3.7 | 31:0 | n/a | MV_Y2_3_L1 |
| W4.0 | 31:0 | n/a | MV_Y3_0_L1 |
| W4.1 | 31:0 | n/a | MV_Y3_0_L0 |
| W4.2 | 31:0 | n/a | MV_Y3_1_L1 |


|  | DWord | Bit | MvSize |  |
| :---: | :---: | :--- | :--- | :---: |
|  |  |  |  |  |
| W4.3 | $31: 0$ | n/a | MV_Y3_1_L0 |  |
| W4.4 | $31: 0$ | n/a | MV_Y3_2_L1 |  |
| W4.5 | $31: 0$ | n/a | MV_Y3_2_L0 |  |
| W4.6 | $31: 0$ | n/a | MV_Y3_3_L0 |  |
| W4.7 | $31: 0$ | n/a | MV_Y3_3_L1 |  |

The motion vector(s) for a given sub-macroblock or a sub-partition are uniquely placed in the output message as shown by the non-duplicate fields in Motion Vector duplication by sub-macroblocks for a $16 \times 16$ macroblock, whereas the $8 \times 8$ column is for $4 \times(8 \times 8)$ partition without minor shape and Motion Vector duplication by sub-partitions for the first $8 \times 8$ sub-macroblock Y0 if any Y0-Y3 contains minor shape ( $\mathrm{Y} 1_{-}$to $\mathrm{Y} 3_{-}$have the same format in W2 to W4).
MV_Yx_L0 and MV_Yx_L1 may be present individually or both. If one is not present, the corresponding field must be zero. Subsequently, the duplicated fields will be zero as well.

Motion Vector duplication by sub-macroblocks for a $16 \times 16$ macroblock, whereas the $8 \times 8$ column is for $4 \mathrm{x}(8 \times 8)$ partition without minor shape

| DWord | Bit | 16x16 | 16x8 | $8 \times 16$ | 8x8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W1.0 | 31:16 | MV_Y0_L1 <br> (A) | MV_YO_L1 (A) | MV_Y0_L1 | $\begin{aligned} & \text { MV_Y } \\ & \text { O_L1 } \end{aligned}$ |
|  | 15:0 | MV_YO_LO <br> (A) | MV_YO_LO (A) | MV_Y0_LO | $\begin{aligned} & \text { MV_Y } \\ & \text { O_LO } \end{aligned}$ |
| W1.1 | 31:16 | Duplicate <br> (A) | Duplicate (A) | MV_Y1_L1 | $\begin{aligned} & \text { MV_Y } \\ & \mathbf{1}_{1} \text { L1 } \end{aligned}$ |
|  | 15:0 | Duplicate <br> (A) | Duplicate (A) | MV_Y1_L0 | $\begin{aligned} & \text { MV_Y } \\ & \mathbf{1}^{\prime} \text { LO } \end{aligned}$ |
| W1.2 | 31:16 | Duplicate <br> (A) | MV_Y2_L1 (B) | Duplicate (A) | $\begin{aligned} & \text { MV_Y } \\ & \text { 2_L1 } \end{aligned}$ |
|  | 15:0 | Duplicate <br> (A) | MV_Y2_LO (B) | Duplicate (A) | $\begin{aligned} & \text { MV_Y } \\ & \text { 2_LO } \end{aligned}$ |

## intel.

| DWord | Bit |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16x16 | 16x8 | 8x16 | 8x8 |
| W1.3 | 31:16 | Duplicate <br> (A) | Duplicate (B) | Duplicate (B) | $\begin{aligned} & \text { MV_Y } \\ & 3 \_ \text {L1 } \end{aligned}$ |
|  | 15:0 | Duplicate <br> (A) | Duplicate (B) | Duplicate (B) | $\begin{aligned} & \text { MV_Y } \\ & 3 \_ \text {_O } \end{aligned}$ |

Motion Vector duplication by sub-partitions for the first $8 \times 8$ sub-macroblock Y0 if any Y0-Y3 contains minor shape ( Y 1 _ to Y 3 _ have the same format in W2 to W4)

| DWord | Bit |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | MV_Y0_L1 | MV_Y0_0_L1 (A) | MV_Yo_0_L1 (A) | MV_Y0_0_L1 |
|  | $15: 0$ | MV_Y0_L0 | MV_Y0_0_L0 (A) | MV_Y0_0_L0 (A) | MV_Y0_0_L0 |
| W1.1 | $31: 16$ | Duplicate (A) | Duplicate (A) | MV_Y0_1_L1 (B) | MV_Y0_1_L1 |
|  | $15: 0$ | Duplicate (A) | Duplicate (A) | MV_Y0_1_L0 (B) | MV_Y0_1_L0 |
| W1.2 | $31: 16$ | Duplicate (A) | MV_Y0_2_L1 (B) | Duplicate (A) | MV_Y0_2_L1 |
|  | 15:0 | Duplicate (A) | MV_Y0_2_L0 (B) | Duplicate (A) | MV_Y0_2_L0 |
| W1.3 | 31:16 | Duplicate (A) | Duplicate (B) | Duplicate (B) | MV_Y0_3_L0 |
|  | 15:0 | Duplicate (A) | Duplicate (B) | Duplicate (B) | MV_Y0_3_L1 |

## Packed-Size Motion Vector Data Block

In the packed case, no redundant motion vectors are sent. So the number of motion vectors sent, as specified by MvQuantity is the same as the motion vectors that will be packed (MvPacked).

The following tables are for information only. Fields like MvQuantity and MvPacked are not required interface fields.

| MbSkipFlag | MbType | Description | Mv Quantity | MvSize | (Minimal MvSize) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | P_Skip_16x16 | 0 | 8 | 1 |
| 0 | 1 | BP_L0_16x16 | 1 | 8 | 1 |
| 0 | 2 | B_L1_16x16 | 1 | 8 | 1 |
| 0 | 3 | B_Bi_16x16 | 2 | 8 | 2 |
| 0 | 4 | BP_LO_LO_16x8 | 2 | 8 | 4 |
| 0 | 5 | BP_LO_LO_8×16 | 2 | 8 | 4 |
| 0 | 6 | B_L1_L1_16x8 | 2 | 8 | 8 |
| 0 | 7 | B_L1_L1_8x16 | 2 | 8 | 8 |
| 0 | 8 | B_L0_L1_16x8 | 2 | 8 | 8 |
| 0 | 9 | B_LO_L1_8x16 | 2 | 8 | 8 |
| 0 | 0Ah | B_L1_L0_16x8 | 2 | 8 | 8 |
| 0 | OBh | B_L1_L0_8x16 | 2 | 8 | 8 |
| 0 | OCh | B_LO_Bi_16x8 | 3 | 8 | 8 |
| 0 | 0Dh | B_LO_Bi_8x16 | 3 | 8 | 8 |
| 0 | OEh | B_L1_Bi_16x8 | 3 | 8 | 8 |
| 0 | OFh | B_L1_Bi_8x16 | 3 | 8 | 8 |
| 0 | 10h | B_Bi_LO_16x8 | 3 | 8 | 8 |
| 0 | 11h | B_Bi_LO_8x16 | 3 | 8 | 8 |
| 0 | 12h | B_Bi_L1_16x8 | 3 | 8 | 8 |
| 0 | 13h | B_Bi_L1_8x16 | 3 | 8 | 8 |
| 0 | 14h | B_Bi_Bi_16x8 | 4 | 8 | 8 |
| 0 | 15h | B_Bi_Bi_8x16 | 4 | 8 | 8 |
| 0 | 16h | BP_8x8 | $\wedge 34$ | 8 or 32 | 8 or 32 |

## intel.

When MbType $=22$, BP_8x8, take the sum of four individual $8 \times 8$ subblocks

| Direct8x8Pattern | SubMb <br> Shape | SubMb PredMode | Description | Mv Quantity | $\mathbf{M v}$ Size | (Min MvSize) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OR | OR | OR |  | ADD | ADD | ADD |
| 1 | 0 | 0 | $\begin{gathered} \text { P_Skip_8×8 } \\ \text { B_Direct_L0_8×8 } \\ (\text { B-Skip_LO_8×8) } \end{gathered}$ | 0 | 2 | 1 |
| 1 | 0 | 1 | $\begin{aligned} & \text { B_Direct_L1_8x8 } \\ & \text { (B-Skip_L1_8x8) } \end{aligned}$ | 0 | 2 | 1 |
| 1 | 0 | 2 | B_Direct_Bi_8x8 <br> (B-Skip_Bi_8x8) | 0 | 2 | 2 |
| 1 | 3 | 0 | $\begin{gathered} \text { P_Skip_4×4 } \\ \text { B_Direct_LO_4×4 } \\ \text { (B-Skip_ LO_4×4) } \end{gathered}$ | 0 | 8 | 4 |
| 1 | 3 | 1 | $\begin{aligned} & \text { B_Direct_L1_4×4 } \\ & \text { (B-Skip_L1_4×4) } \end{aligned}$ | 0 | 8 | 4 |
| 1 | 3 | 2 | B_Direct_Bi_4x4 <br> (B-Skip_Bi_4x4) | 0 | 8 | 8 |
| 0 | 0 | 0 | BP_LO_8x8 | 1 | 2 | 1 |
| 0 | 0 | 1 | B_L1_8x8 | 1 | 2 | 1 |
| 0 | 0 | 2 | B_BI_8x8 | 2 | 2 | 2 |
| 0 | 1 | 0 | BP_L0_8x4 | 2 | 8 | 4 |
| 0 | 1 | 1 | B_L1_8x4 | 2 | 8 | 4 |
| 0 | 1 | 2 | B_BI_8x4 | 4 | 8 | 8 |
| 0 | 2 | 0 | BP_L0_4x8 | 2 | 8 | 4 |
| 0 | 2 | 1 | B_L1_4x8 | 2 | 8 | 4 |
| 0 | 2 | 2 | B_BI_4x8 | 4 | 8 | 8 |
| 0 | 3 | 0 | BP_LO_4x4 | 4 | 8 | 4 |
| 0 | 3 | 1 | B_L1_4x4 | 4 | 8 | 4 |
| 0 | 3 | 2 | B_BI_4x4 | 8 | 8 | 8 |

## Macroblock Level Rate Control

The QRC (Quantization Rate Control) unit receives data from BSP (Bit Serial Packer) and VIN (Video In) and generates adjustments to QP values across macroblocks.


QRC can be logically partitioned into two units as shown below.


Macroblock level rate control is handled by the RC logic and the quantization logic.


The signals QPmod and panic are generated by the RC logic based on data feedback from BSP. A flowchart of the RC logic is given below.


## Theory of Operation Overview

BSP will generate a byte estimate for each macroblock packed. Additionally, the user will specify a target and max size per macroblock. The running sum of these signals (actual, target, max) creates "curves" which are used to identify when QP adjustments are necessary (see figure below). Three more curves are symmetrically generated by QRC (upper_midpt, lower_midpt, sum_min) from target and max. The values of target and max are specified by the user will dictate the shape of these curves.

The difference between sum_actual and sum_target (called 'bytediff') identifies the margin of error between the target and actual sizes. The difference between the current bytediff and the previously calculated bytediff represents the rate of change in this margin over time. The sign of this rate is used to identify if the correction is trending in the appropriate direction (towards bytediff $=0$ ).


## QPmod

Each macroblock will have a requested QP (which could vary across macroblocks or remain constant). QPmod is to be added to the QP requested. QPmod will be positive when the target was underpredicted and negative when the target is over-predicted.

QPmod is incremented or decremented when internal counters (called 'over' and 'under') reach tripping points (called 'grow' and 'shrink'). For each MB processed and based on which region (1-6) sum_actual falls in, various amounts of points are added to either counters. If over exceeds grow, QPmod is incremented whereas if under exceeds shrink, QPmod is decremented.

To dampen the effect of repeated changes in the same direction, an increase in resistance for that direction and decrease in resistance for the complementary direction occurs (called 'grow_resistance' and 'shrink_resistance'). This resistance is added to grow or shrink, which then requires more points to trip the next correction in that direction.

The user can specify guard-bands that limit the amount QPmod can be modified. QPmod cannot exceed QPmax_pos_mod or become less than -QPmax_neg_mod_abs.

## Triggering

The RC unit begins to modify QPmod occurs only when it is triggered.
Three levels of triggering exist: always, gentle, loose. Always means that RC will be active once sum_actual reaches regions 3 or 4 . Gentle will trigger RC once sum_actual reaches regions 2 or 5 . Loose waits to trigger RC when sum_actual reaches regions 1 or 6 .

RC will deactivate (triggered = false) once sum_actual begins to track sum_target over a series of macroblocks. Specifically, the sign of the rate of change for bytediff is monitored over a window of
macroblocks. When the sum of these signs over the window falls within a tolerance value (called 'stable'), triggered will reset to false.

## Panic

When enabled, panic mode will occur whenever sum_actual reaches region 1 and will remain so until sum_actual reaches region 4 . When panicking, all macroblocks will be quantized with $\mathrm{QP}=\mathrm{MB}(\mathrm{n}) . \mathrm{QP}+$ QPmax_pos_mod, clamped to 51.

## User Controls

This unit achieves a large flexibility by allowing the user to define various key parameters. At the permacroblock level, the values of target and max are specified and will create various shapes of curves that sum_actual will be compared against.

Per-slice, the user can specify the triggering sensitivity and the tolerance required to disable the trigger. Additionally, the user can enable panic detection.

The point values assigned to each of the 6 regions are exposed to the user which allow for asymmetrical control for over and under predictions amongst other things. Additionally, the user can specify the initial values of grow and shrink along with the resistance values applied when correction is invoked.

Lastly, the maximum and minimum values for QPmod are also exposed to the user.

## AVC Encoder MBAFF Support

## 1. Algorithm

Prediction of current macroblock motion vector is possible from neighboring macroblocks $\mathrm{mbAddrA} / \mathrm{mb}$ AddrD/mbAddrB/mbAddrC/mbAddrA+1/mbAddrD+1/mbAddrB+1/mbAddrC+1. The selection of these macroblocks depends on coding type(field/frame) of current macroblock pair and the coding of neighboring macroblock pair.

Selection of these macroblock pairs is described in detail in following sections.
1.1 Selection of Top LeftMB pair: The selection of Top Left MB pair depends on coding type of current and also top left macroblock pair.
1.2 Selection of LeftMB pair: The selection of Left MB pair depends on coding type of current and also left macroblock pair.
1.3 Selection of Top MB pair: The selection of Top MB pair depends on coding type of current and also top macroblock pair.
1.4 Selection of Top RightMB pair: The selection of Top Right MB pair depends on coding type of current and also top right macroblock pair.
1.5 Motion Vector and refldx Scaling: Motion vectors and reference index of neighboring macroblocks ( $\mathrm{mbAddrA} / \mathrm{mbAddrB} / \mathrm{mbAddrC} / \mathrm{mbAddrD}$ ) should be scaled before using them into prediction equations. Again, the scaling depends on coding type of current and neighboring macroblock pair which is described as follows,

- If the current macroblock is a field macroblock and the macroblock mbAddrN is a frame macroblock ...

```
mvLXN[ 1 ] = mvLXN[ 1 ] / 2 (8-214)
refIdxLXN = refIdxLXN * 2 (8-215)
```

- Otherwise, if the current macroblock is a frame macroblock and the macroblock mbAddrN is a field macroblock ...

```
mvLXN[ 1 ] = mvLXN[ 1 ] * 2 (8-216)
refIdxLXN = refIdxLXN / 2 (8-217)
```

- Otherwise, the vertical motion vector component mvLXN[ 1 ] and the reference index refldxLXN remain unchanged.


## MPEG-2

This topic is currently under development.

## MPEG2 Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

## MFX_MPEG2_PIC_STATE

## MPEG2 Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

MFD_MPEG2_BSD_OBJECT
MFD_MPE2_BSD_OJBECT Inline Data Description

## Indirect Data Description

The indirect data start address in MFD_MPEG2_BSD_OBJECT specifies the starting Graphics Memory address of the bitstream data that follows the slice header. It provides the byte address for the first macroblock of the slice. Together with the First Macroblock Bit Offset field in the inline data, it provides the bit location of the macroblock within the compressed bitstream.

The indirect data length in MFD_MPEG2_BSD_OBJECT provides the length in bytes of the bitstream data for this slice. It includes the first byte of the first macroblock and the last non-zero byte of the last macroblock in the slice. Specifically, the zero-padding bytes (if present) and the next start-code are excluded. Hardware ignores the contents after the last non-zero byte. The image below, Indirect data buffer for a slice illustrates these parameters for a slice data.

Indirect data buffer for a slice


## MPEG2 Encoder PAK Commands

The MFC_MPEG2_PAK_INSERT_OBJECT Command is identical to the MFC_AVC_PAK_INSERT_OBJECT command as described in this document.

The MFC_MPEG2_STITCH_OBJECT Command is identical as MFC_AVC_STITCH_OBJECT command as described in this document.

## MFC_MPEG2_SLICEGROUP_STATE

MFC_MPEG2_PAK_OBJECT

## PAK Object Inline Data Description - MPEG-2

The Inline Data includes all the required MB encoding states, constitute part of the Slice Data syntax elements, MB Header syntax elements and their derivatives. It provides information for the following operations:

1. Forward and Inverse Transform
2. Forward and Inverse Quantization
3. Advanced Rate Control (QRC)
4. MB Parameter Construction (MPC)
5. VLC encoding
6. Bit stream packing
7. Internal error handling

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFC_MPEG2_PAK_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC_MPEG2_PAK_OBJECT command. The inline data has been designed to match AVC MB structure for efficient transcoding.

Current MB $[x, y]$ address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 1 | 31:27 | Reserved: MBZ |
|  | $\begin{aligned} & 22- \\ & 20 \end{aligned}$ | MvFormat (Motion Vector Size). This field specifies the size and format of the input motion vectors. <br> This field is reserved (MBZ) when the IntraMbFlag = 1. <br> The valid encodings are: <br> 011 = Unpacked: Two motion vector pairs <br> Others are reserved. <br> (The following encodings are intended for other formats: $\begin{aligned} & 001=1 \text { MV: one } 16 \times 16 \text { motion vector } \\ & 010=2 M V: \text { One } 16 \times 16 \text { motion vector pair } \\ & 011=4 M V: \text { Four } 8 \times 8 \text { motion vectors, or Two } 16 \times 8 \text { motion vector pairs } \\ & 100=8 M V: \text { Four } 8 \times 8 \text { motion vector pairs } \\ & 101=16 M V: 164 \times 4 \text { motion vectors } \\ & 110=32 M V: 164 \times 4 \text { motion vector pairs } \\ & 111=\text { Packed, number of MVs is given by packedMvNum.) } \end{aligned}$ |
|  | 19 | CbpDcY. This field specifies if the Luma DC coded. Must be 1 for MPEG-2. |
|  | 18 | CbpDcU. This field specifies if the Chroma Cb DC coded. Must be 1 for MPEG-2. |
|  | 17 | CbpDcV. This field specifies if the Chroma Cb DC coded. Must be 1 for MPEG-2. |
|  | 16 | Reserved: MBZ |
|  | 15 | TransformFlag <br> Used to indicate transformation type for MPEG-2. $0=$ Frame DCT transformation <br> 1 = Field DCT transformation |
|  | 14 | FieldMbFlag <br> For MPEG-2, this flag is set to 1 if either the picture is in field type or the MB is INTER of field type, i.e. split into two $16 \times 8$ field blocks. |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 13 | IntraMbFlag <br> This field specifies whether the current macroblock is an Intra (I) macroblock. <br> For I-picture MB (IntraPicFlag $=1$ ), this field must be set to 1 . <br> This flag must be set in consistent with the interpretation of MbType (inter or intra modes). <br> 0: INTER (inter macroblock) <br> 1: INTRA (intra macroblock) |
|  | 12:8 | MbType <br> This field is encoded to match with the best macroblock mode determined as described in the next section. It follows an unified encoding for inter and intra macroblocks according to MFX Encoding reference as shown in Figure A. |
|  | 7:3 | Reserved: MBZ |
|  | 2 | SkipMbFlag <br> By setting it to 1, this field forces an inter macroblock to be encoded as a skipped macroblock. It is equivalent to mb_skip_flag in AVS spec, Hardware honors input MVs for motion prediction and forces CBP to zero. <br> By setting it to 0, an inter macroblock will be coded as a normal inter macroblock. The macroblock may still be coded as a skipped macroblock, according to the macroblock type conversion rules described in the later sub sections. <br> This field can only be set to 1 for certain values of MbType. See details later. <br> This field is only valid for an inter macroblock. Hardware ignores this field for an intra macroblock. $0=\text { not a skipped macroblock }$ <br> 1 = is coded as a skipped macroblock <br> Note: When this flag is set to 1 , the correct MVs are assumed for HW decoder to generate decoded reconstruction frame. |
|  | 1:0 | InterMbMode <br> This field is provided to carry redundant information as that encoded in MbType. This field is only valid if IntraMbFlag $=0$, otherwise, it is ignored by hardware. |
| 2 | 31:16 | MbYCnt (Vertical Origin). This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks. <br> Format $=\mathrm{U} 16$ in unit of macroblock. |
|  | 15:0 | MbXCnt (Horizontal Origin). This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks. |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | Format $=\mathrm{U} 16$ in unit of macroblock. |
| 3 | 31:24 | MaxSizeInWord <br> PAK should not exceed this budget accumulatively, otherwise it will trickle the PANIC mode. |
|  | 23:16 | TargetSizeInWord <br> PAK should use this budget accumulatively to decide if it needs to limit the number of non-zero coefficients. |
|  | 15:13 | MBZ |
|  | 12:0 | Cbp - Coded Block Pattern. This field specifies whether blocks are present or not. <br> Format $=6$-bit mask (or 8 -bit, \& 12-bit, for 422 and 444). <br> Bit 11: YOBit 10: Y1Bit 9: Y2Bit 8: Y3 <br> Bit 7: Cb4Bit 6: Cr5Bits 0-5: MBZ |
| 4 | 31 | LastMbInSlice - the last MB in a slice. |
|  | 30 | FirstMbInSlice - the first slice in a slice, it requires slice header insertion. |
|  | 29:28 | MBZ |
|  | 27 | EnableCoeffClamp <br> 1 = the magnitude of coefficients of the current MB will be clamped based on the clamping matrix after quantization $0 \text { = no clamping }$ |
|  | 26 | LastMbInSG <br> 1 - the current MB is the last MB in the current slice group. |
|  | 25 | MbSkipConvDisable <br> This is a per-MB level control to enable and disable skip conversion. This field is ORed with SkipConvDisable field. This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Macroblock Type Conversion Rules. <br> 0 - Enable skip type conversion for the current macroblock <br> 1 - Disable skip type conversion for the current macroblock |
|  | 24 | FirstMbInSG <br> 1 - the current $M B$ is the last $M B$ in the current slice group. |


| DWord | Bit | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 23:20 | MBZ |  |  |  |
|  | 19:16 | MvFieldSelect - Motion Vertical Field Select. A bit-wise representation of a long [2][2] array as defined in Section 6.3.17.2 of the ISO/IEC 13818-2 (see also Section 7.6.4). |  |  |  |
|  |  | Bit | MVector[r] | MVector[s] | MotionVerticalFieldSelect Index |
|  |  | 16 | 0 | 0 | 0 |
|  |  | 17 | 0 | 1 | 1 |
|  |  | 18 | 1 | 0 | 2 |
|  |  | 19 | 1 | 1 | 3 |
|  |  | Format $=$ MC_MotionVerticalFieldSelect. <br> $0=$ The prediction is taken from the top reference field. <br> $1=$ The prediction is taken from the bottom reference field. |  |  |  |
|  | 15:5 | MBZ Reserved |  |  |  |
|  | 4:0 | QpScaleCode |  |  |  |
| 5 | 31:16 | $\mathbf{M V [ 0 ] [ 0 ] . y ~ - ~ t h e ~ y ~ c o o r d i n a t e ~ o f ~ t h e ~ f i r s t ~ f o r w a r d ~ M V ~}$ if $\mathrm{Mv}[0][0] \mathrm{n} / \mathrm{a}$ : <br> if $\mathrm{Mv}[1][0]$ available, it MUST be set to the same value as $\mathrm{Mv}[1][0]$. else it MUST be set to the value 0 |  |  |  |
|  | 15:0 | $\mathbf{M V}[\mathbf{0}][\mathbf{0}] . \mathbf{x}$ - the x coordinate of the first forward MV if $\mathrm{Mv}[0][0] \mathrm{n} / \mathrm{a}$ : if $\mathrm{Mv}[1][0]$ available, it MUST be set to the same value as $\mathrm{Mv}[1][0]$. else it MUST be set to the value 0 |  |  |  |
| 6 | 31:0 | MV[1][0] - the first backward MV <br> if $\operatorname{Mv[1][0]~} \mathrm{n} / \mathrm{a}$ : it MUST be set to the same value as Mv[0][0] |  |  |  |
| 7 | 31:0 | MV[0][1] - the second forward MV <br> if $\operatorname{Mv}[0][1] \mathrm{n} / \mathrm{a}$ : <br> if Mv[1][1] available, it MUST be set to the same value as Mv[1][1]. <br> else it MUST be set to the same value as $\operatorname{Mv[0][0]~}$ |  |  |  |
| 8 | 31:0 | MV[1][1] - the second backward MV |  |  |  |


| DWord | Bit |  |
| :---: | :---: | :---: |
|  |  | if Mv[1][1] n/a: it MUST be set to the same value as Mv[1][0] |

The mapping between MPEG-2 spec and MfxMbCode can be achieved according to the following:

1) Renamed variables with identical meaning:

| MPEG-2 Spec | MFX API | Value |
| :--- | :--- | :---: |
| macroblock_quant | MbQuantPresent | 0 or 1 |
| macroblock_intra | IntraMbFlag | 0 or 1 |
| dct_type | Transform8x8Flag | 0 or 1 |
| macroblock_pattern | Cbp8x8 | remapped |

2) Macroblock type remapping:

|  |  | PRM Entry |  |  |  |  | MPEG-2 Spec |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fram e Type | Mb <br> Typ <br> e | Intra <br> Mb <br> Flag | Ski <br> p <br> Mb <br> Fla <br> g | Mb <br> Typ <br> e <br> 5Bit <br> s | Fiel <br> d <br> Mb <br> Fla <br> g | Inter <br> Mb <br> Mod <br> e | macroblock_i ntra | motion_type_ bit0 | motion_type_ bit1 | motion forw ard | motion_backw ard |
| IPB | Intra | 1 | 0 | 1Ah | 0/1 | - | 1 | - | - | - | - |
| $\begin{aligned} \text { P } \\ \text { B } \\ \text { B } \end{aligned}$ | Skip | 0 | 1 | 01h <br> 02h <br> 03h | 0/1 | 0 | 0 | - | - | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |
| P | 0MV* | 0 | 0 | 01h | 0/1 | 0 | 0 | - | - | 0 | 0 |
| Fram e | Fram e type | 0 | 0 | 01h | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Fram e | Field type | 0 | 0 | 04h | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
|  | dual prim e | 0 | 0 | 19h | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

intel.

|  |  | PRM Entry |  |  |  |  | MPEG-2 Spec |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fram e Type | $\begin{gathered} \text { Mb } \\ \text { Typ } \\ \text { e } \end{gathered}$ | Intra Mb Flag | Ski <br> p <br> Mb <br> Fla <br> g | Mb <br> Typ <br> e <br> 5Bit <br> s | $\begin{gathered} \text { Fiel } \\ \text { d } \\ \text { Mb } \\ \text { Fla } \\ \text { g } \end{gathered}$ | Inter <br> Mb <br> Mod <br> e | macroblock_i ntra | motion_type_ bito | motion_type_ bit1 | motion_forw ard | motion backw ard |
| P <br> Field | $\begin{aligned} & \text { One } \\ & 16 \times 1 \\ & 6 \end{aligned}$ | 0 | 0 | 01h | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| Field | $\begin{array}{\|l\|l} \text { Two } \\ 16 \times 8 \end{array}$ | 0 | 0 | 04h | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| P <br> Field | dual prim e | 0 | 0 | 19h | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| B <br> Fram e | $\begin{aligned} & \text { Fram } \\ & \text { e } \\ & \text { type } \end{aligned}$ | 0 | 0 | $\begin{aligned} & 01 \mathrm{~h} \\ & 02 \mathrm{~h} \\ & 03 \mathrm{~h} \end{aligned}$ | 0 | 0 | 0 | 0 | 1 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |
| B <br> Fram e | Field type | 0 | 0 | 04h <br> 06h <br> 14h | 1 | 1 | 0 | 1 | 0 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |
| B Field | $\begin{array}{\|l} \text { One } \\ 16 \times 1 \\ 6 \end{array}$ | 0 | 0 | 01h <br> 02h <br> 03h | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |
| B <br> Field | $\begin{array}{\|l\|l} \text { Two } \\ 16 \times 8 \end{array}$ | 0 | 0 | 04h <br> 06h <br> 14h | 1 | 1 | 0 | 0 | 1 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ |

- Notice that there is no special way to indicate 0 motion vector case for $P$ frame. It is for PAK to handle internally by checking up the motion vector values.
- Notice also, the MbType5bits is adapted from AVC DXVA macroblock types. It may seems awkward from MPEG-2 perspective, but provides a common VME interface for us for simpler HW design and help the advanced transcoding solution.


## MFX HW Interface and DXVA Conversion

Map DXVA to HW BSpec

| Location | Dword | HW |  |
| :---: | :---: | :---: | :---: |
|  |  | BSPEC |  |
| BYTE |  | MPEG-2 | DXVA |
| DW0 |  |  |  |
| 0 |  | MbMode |  |
| 0.0-1 | 0[0-1] | InterMbIMode | see (A) |
| 0.2 | O[2] | SkipMbFlag | <-MBskipsFollowing |
| 0.3 | $0[3]$ | mbz |  |
| 0.4-0.5 | 0[4-5] | IntraMbMode | IntraMacroblock |
| 0.6 | 0[6] | mbz |  |
| 0.7 | 0[7] | FieldMlbPolarity | derived |
| 1 |  | MbType |  |
| 1.0-1.4 | 0[8-12] | MbType5Bits | see (A) |
| 1.5 | O[13] | IntraMbFlag | IntraMacroblock |
| 1.6 | O[14] | FieldIMbFlag | see (A) |
| 1.7 | O[15] | TransformFlag | FieldResidual |
| 2 |  | MbFlag |  |
| 2.0 | 0[16] | Resid DataFlag | HostResDiff |
| 2.1 | O[17] | CbpDcV | PAK control |
| 2.2 | O[18] | CbpDcU | PAK control |
| 2.3 | O[19] | CbpDcY | PAK control |
| 2.4-2.6 | 0[20-22] | MvFormat | = 3, derived |
| 2.7 | O[23] | mbz |  |
| 3 | O[24-31] | PackedMvNum | see (A) |
| DW1 |  |  |  |
| 4-5 | 1[0-15] | MbXCnt | wMBaddress |
| 6-7 | 1[16-31] | MbYCnt | wMBaddress |
| DW2 |  |  |  |
| 8 | 2[0-7] |  | bNumCoef [0] |
| 8.0-8.5 | 2[0-5] | mbz |  |
| 8.6-8.7 | 2[6-7] | CbpAcUV | PAK control |
| 9 | 2[8-11] | CbpAcY | PAK control |
|  | 2[12-15] | mbz |  |
| 10 | 2[16-23] | TargetedSzInWord |  |


| Location | Dword | HW |  |
| :---: | :---: | :---: | :---: |
|  |  | BSPEC |  |
| BYTE |  | MPEG-2 | DXVA |
| 11 | 2[24-31] | MaxSzInWord |  |
| DW3 |  |  |  |
| 12 |  | Qscale | derived |
| 12.0-6 | 3[0-6] | QScaleCode |  |
| 12.7 | 3[7] | QScaleType |  |
| 13 | 3[8-15] | mbz |  |
| 14 | 3[16-19] | MvFieldSelect | MvertFieldSel |
|  | 3[20-23] | mbz |  |
| 15 |  | MbExtFlag |  |
| 15.0 | 3[24] | mbz |  |
| 15.1 | 3[25] | SkipMvConvDisable |  |
| 15.2 | 3[26] | LastMbFlag | PAK control |
| 15.3 | 3[27] | EnableCoeffClamp | PAK control |
| 15.4-5 | 3[28-29] | MbScanMethod | MBscanMethod |
| 15.6 | 3[30] | NewSliceFlag | PAK control |
| 15.7 | 3[31] | EndSliceFlag | PAK control |
| DW4-7 |  |  |  |
| 16-32 | 4-7[all] | MV[2][2][2] | MVector [4][2] |

(A): Set InterMbMode, MbType5bits, FieldMbFlag, and PackedMvNum from DXVA parameters:

```
if(IntraMacroblock) return (TYPE_INTRA);
else if(MotionType==3){ // dual p
    MbType5bits = 0x19; FieldMbFlag = 0; InterMbMode = 0; PackedMvNum = 2; return
(DUAL PRIME);
}
else{
    IsFieldFrame = a PicState derivative; switch(MotionType+IsFieldFrame{
        case 1: // Two 16x8 field in Frame Frame
        case 3: // Two 16x8 field in Field Frame
            FieldMbFlag = 1; InterMbMode= 1; switch(MotionForward |Motionbackward <1)){
                        case 1:
                                MbType5bits = 4; PackedMvNum = 2; break;
                        case 2:
                            MbType5bits = 6; PackedMvNum = 2; break;
                        case 3:
                            MbType5bits = 0x14; PackedMvNum = 4; break;
            }
            break;
        case 2: // 16x16 block in either case
            FieldMbFlag = IsFieldFrame; InterMbMode = 0;
switch (MotionForward|(Motionbackward<1)) {
            case 1:
                MbType5bits = 1; PackedMvNum = 1; break;
            case 2:
                MbType5bits = 2; PackedMvNum = 1; break;
            case 3:
```


## MbType5bits $=3$; PackedMvNum $=2$;

break;
\}
break;
\}
\}

## Map HW Bspec to DXVA

| Location | BSPEC |  |
| :---: | :--- | :--- |
| BYTE | DXVA | MPEG-2 |
| $0-1$ | wMBaddress | = MbYCnt*MbW + MbXCnt |
| $2-3$ | wMBtype |  |
| 2.0 | IntraMacroblock | $=$ IntraMbFlag |
| 2.1 | MotionForward | see (B) |
| 2.2 | MotionBackward | see (B) |
| 2.3 | Motion4MV | VC-1 only, MBZ for Mpeg-2 |
| 2.4 | Reserved | $=$ TranformFlag |
| 2.5 | FieldResidual | $=$ MbScanMethod |
| $2.6-2.7$ | MBscanMethod | = |
| $3.0-3.1$ | MotionType | see (B) |
| 3.2 | HostResDiff | $=$ ResidDataFlag |
| 3.3 | Reserved |  |
| $3.4-3.7$ | MvertFieldSel | $=$ MvFieldSelect |
| 4 | MBskipsFollowing | count SkipMbFlag |
| $5-7$ | MBdataLocation | n/a |
| $8-9$ | wPatternCode | $=$ CbpAcY\|UV |
| $10-15$ | bNumCoef [6] | n/a |
| $16-32$ | MVector[4] [2] | $=$ MV[2][2][2] |

(B): Set MBtype and MotionType from Bspec interface

```
if(MbIntraFlag) return (TYPE_INTRA);
else {
    if(MbType5Bits&8) { // dual prime
    MotionForward = 1;
    MotionBackward = 0;
    MotionType = 3;
    return (DUAL_PRIME);
    }
    else {
        // redundant: InterMbMode = !!(MbType5Bits&4);
        if(InterMbMode) {
            MotionForward = !(MbType5Bits&2);
            MotionBackward = !!(MbType5Bits&0x12);
        }
```

```
        else {
            MotionForward = (MbType5Bits&1);
        MotionBackward = !!(MbType5Bits&2);
        }
        MotionType = 2-(InterMbMode^FieldMbFlag);
        // equivalently the 2 bits are:
        // MotionType0 = (InterMbMode^FieldMbFlag);
        // MotionType1 = ~MotionType0;
        return (TYPE_INTER);
    }
}
```


## Video Codec VC-1

This section describes support for the open video compression standard VC-1, which is the common name for SMPTE 421M approved on April 3, 2006.

## VC1 Common Commands

MFX Commands are organized into groups based on their scope of functioning. There are Pipeline Common state commands that are common to all codecs (encoder and decoder) and is applicable to the processing of one full frame/field. There are also individual codec Common state commands that are common to both encoder and decoder of that particular codec. These latter common state commands, some are applicable at the processing of one full frame/field, and some are applicable at the processing of an individual slice level.

MFX_VC1_PRED_PIPE_STATE
MFX_VC1_DIRECTMODE_STATE

## VC1 Decoder Commands

These are decoder-only commands. They provide the pointer to the compressed input bitstream to be decoded.

```
MFD_VC1_LONG_PIC_STATE
```

AltPQuantConfig and AltPQuantEdgeMask are derived based on the following variables: DQUANT, DQUANTFRM, DQPROFILE, DQSBEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in the following table.

Definition of AltPQuantConfig and AltPQuantEdgeMask

| Inputs |  |  |  |  |  | Outputs |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DQUANT | DQUANT FRM | DQ PROFILE | $\begin{gathered} \text { DQDB } \\ \text { EDGE } \end{gathered}$ | $\begin{gathered} \text { DQSB } \\ \text { EDGE } \end{gathered}$ | DQBI <br> LEVEL | AltPQuant Config | AltPQuant EdgeMask |  |
| 0 | - | - | - | - | - | 00b | 0000b | No AltPQuant |
| 1 | 0 | - | - | - | - | 00b | 0000b | No AltPQuant |
| 1 | 1 | 11b | - | - | 0 | 10b | 0000b | All MBs are different with MQDIFF and ABSMQ |
| 1 | 1 | 11b | - | - | 1 | 11b | 0000b | All MBs may switch with 1-bit MQDIFF |
| 2 | - | - | - | - | - | 01b | 1111b | All edge MBs |
| 1 | 1 | 00b | - | - | - | 01b | 1111b | All edge MBs |
| 1 | 1 | 01b | 00b | - | - | 01b | 0011b | Left and top MBs |
| 1 | 1 | 01b | 01b | - | - | 01b | 0110b | Top and right MBs |
| 1 | 1 | 01b | 10b | - | - | 01b | 1100b | Right and bottom MBs |
| 1 | 1 | 01b | 11b | - | - | 01b | 1001b | Bottom and left MBs |
| 1 | 1 | 10b | - | 00b | - | 01b | 0001b | Left MBs |
| 1 | 1 | 10b | - | 01b | - | 01b | 0010b | Top MBs |
| 1 | 1 | 10b | - | 10b | - | 01b | 0100b | Right MBs |
| 1 | 1 | 10b | - | 11b | - | 01b | 1000b | Bottom MBs |

## MFD_VC1_SHORT_PIC_STATE

Intel HW does not use the MVMODE and MVMODE2 provided at the revised DXVA2 VC1 VLD interface, instead, HW will decode them directly from the bitstream picture header.

## MFD_VC1_BSD_OBJECT

For VC1, a slice/picture is always started with MB $\times$ position equal to 0 . Hence, no need to include in the Object Command.

## Handling Emulation Bytes

In general, VC1 BSD unit is capable of handling emulation prevention bytes. However, there is a corner case that requires host software's intervention. Host software needs to overwrite the emulation byte if it overlaps the macroblock layer decode and there is not enough information for the hardware to detect the emulation byte.

The emulation bytes might have an overlap between the picture states and the first macroblock data. If the emulation bytes are $0 \times 00 \mathbf{0 \times 0 0 0 \times 0 3} 0 \times 00$ and the macroblock data starts in the middle of byte 1 ( $\mathbf{0 x 0 0}$ ), then the host software needs to overwrite the $\mathbf{0 x 0 3}$ byte location with the previous byte ( $\mathbf{0 x 0 0}$ ) and change the byte offset accordingly. The hardware wouldn't know what the $1^{\text {st }}$ byte was and will miss this $\mathbf{0 x 0 3}$ removal.

## JPEG and MJPEG

## JPEG Decoder Commands

Following are JPEG Decoder Commands:
MFD_JPEG_BSD_OBJECT
MFX_JPEG_PIC_STATE command is used for both encoding and decoding. Note the duplicate bits and the "Exists If" rows that specify what the bits represent for Encoder and Decoder.

## MFX_JPEG_PIC_STATE

For JPEG decoding, the following program note is informative.
For Rotation, it is important to note that rotation of 90 or 270 degrees also requires exchanging FrameWidthInBlksMinus1 with FrameHeightInBIksMinus1 in the command. In addition, the rotation of 90 or 270 degrees also requires transportation of the quantization matrix will be transposed into the position ( $\mathrm{y}, \mathrm{x}$ ).

Chroma type is determined by the values of horizontal and vertical sampling factors of the components (Hi and Vi where $i$ is a component id) in the Frame header as shown in the following table.

|  | H1 | H2 | H3 | V1 | V2 | V3 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 0: YUV400 | r | Not available | Not available | r | Not available | Not available |
| 1: YUV420 | 2 | 1 | 1 | 2 | 1 | 1 |
| 2: YUV422H_2Y | 2 | 1 | 1 | 1 | 1 | 1 |
| 3: YUV444 | 1 | 1 | 1 | 1 | 1 | 1 |
| 4: YUV411 | 4 | 1 | 1 | 1 | 1 | 1 |
| 5: YUV422V_2Y | 1 | 1 | 1 | 2 | 1 | 1 |
| 6: YUV422H_4Y | 2 | 1 | 1 | 2 | 2 | 2 |
| 7: YUV422V_4Y | 2 | 2 | 2 | 2 | 1 | 1 |

For YUV400, the value of $V 1$ can be 1,2 , or 3 and will be same as the value of $H 1$, and the Minimum coded unit (MCU) is one $8 \times 8$ block. For the other chroma formats, if non-interleaved data, the MCU is one $8 \times 8$ block. For interleaved data, the MCU is the sequence of block units defined by the sampling factors of the components.

For example, the following figures show the MCU structures of interleaved data and the decoding order of blocks in the MCU:

## 422H_2Y



## 422H_4Y

| 0 | 1 |
| :--- | :--- |
| 2 | 3 |

$Y \quad U \quad V$
422V_2Y


## 422V_4Y



U

Y






VertDownSamplingEnb is used to convert an input chroma422 to an output chroma420 in the surface format NV12. To enable this flag, the input should be interleaved Scan, InputFormatYUV should be set to YUV422H_2Y or YUV422H_4Y, and OutputFormatYUV should be set to NV12. Combined with AvgDownSampling flag, the following table and figures show the down-sampling methods.

| VertDownSamplingEnb | AvgDownSampling | Down-Sampling Methods |
| :---: | :---: | :---: |
| 0 | 0 or 1 | No down-sampling. |
| 1 | 0 | Drop every other line: <br> $8 \times 16$ |
| 1 | 1 | Average vertically neighboring two pixels: |


| VertDownSamplingEnb | AvgDownSampling | Down-Sampling Methods |  |
| :--- | :--- | :--- | :--- |
|  |  | $8 \times 16$ | $8 \times 8$ |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

The recent history forJPEG Decoder Commands are described in the following:

- If the InputFormat is YUV400 or YUV444 or YUV411, then output cannot be NV12, YUY2 or UYVY, it has to be planar. But for 420 and 422 InputFormat, there's a choice of having Planar, NV12, YUY2 or UYVY OutputFormat. And the surface state should be programmed accordingly.
- Refer "Output Format YUV" field for more details.

MFX_JPEG_HUFF_TABLE_STATE
JPEG Encoder Commands
JPEG Encoder Command Sequence:

| Commands |
| :--- |
| MFX_PIPE_MODE_SELECT |
| MFX_SURFACE_STATE |
| MFX_PIPE_BUF_ADDR_STATE |
| MFX_IND_OBJ_BASE_ADDR_STATE |
| MFX_JPEG_PIC_STATE |
| MFX_FQM_STATE (One each for Luma, CB and CR) |
| MFC_JPEG_HUFF_TABLE_STATE(Huffman table 0 and 1 need two commands to be issued). |
| MFC_JPEG_SCAN_OBJECT |
| MFX_PAK_INSERT_OBJECT (Multiple commands can be given based on the need) |

Following are JPEG Encoder Commands:
MFX_JPEG_PIC_STATE command is used for both encoding and decoding. Note the duplicate bits and the "Exists If" rows that specify what the bits represent for Encoder and Decoder.
MFX_JPEG_PIC_STATE
Programming Note: For completion of partial MCUs in JPEG encoding, it is important to note the following:

If the image's dimensions are not an exact multiple of the MCU size, the encoded data should include padding to round up to the next complete MCU, which is called completion of partial MCU. If the number of lines is not aligned with MCU structure (not a multiple of MCU size, i.e. 8, 16, 32), the encoding process needs to extend the number of lines to complete the bottom-most MCU-row. Similarly, if the number of samples per line is not aligned with MCU structure, the encoding process needs to extend the number of columns to complete the right-most sample MCUs. JPEG standard recommends that any incomplete MCUs be completed by replication of the right-most column and the bottom line of each component $\mathrm{Y}, \mathrm{U}$, and V .

The following equations are used to set the command for encoding partial MCUs.
FrameWidthInBIksMinus1 $=\left(\left(\left(X+\left(H_{1} * 8-1\right)\right) /\left(H_{1} * 8\right)\right) * H_{1}\right)-1$
FrameHeightInBlksMinus1 $=\left(\left(\left(Y+\left(V_{1}{ }^{\star} 8-1\right)\right) /\left(V_{1}{ }^{*} 8\right)\right) * V_{1}\right)-1$

```
For YUV400,
    PixelsInHoriLastMCU = X % 8
    PixelsInVertLastMCU = Y % 8
For YUV420,
    PixelsInHoriLastMCU = X % 16 if X % 2 = 0, ((X % 16) + 1) % 16 if X % 2 = 1
    PixelsInVertLastMCU = Y % 16 if Y % 2 = 0, ((Y % 16) + 1) % 16 if Y % 2 = 1
For YUV422H 2Y,
    PixelsIn̄HoriLastMCU = X % 16 if X % 2 = 0, (( X % 16) + 1) % 16 if X % 2 = 1
    PixelsInVertLastMCU = Y % 8
    X: the number of samples per line in Y-image
    Y: the number of lines in Y-image
    H1: horizontal sampling factor of Y-image in the Frame header
    V1: vertical sampling factor of Y-image in the Frame header
```

Note that PixelsInHoriLastMCU=0 does not mean the num of pixels in the right-most MCUs $=0$, but does mean that the right-most MCUs are fully filled with pixels, i.e., not a partial MCU.

For example, for input image dimension $17 \times 26$ pixels and an interleaved Scan, the following equations and the table show how to set the command for each OutputMcuStructure.

|  | YUV400 | YUV420 | YUV422H_2Y |
| :--- | :--- | :--- | :--- |
| MCU size of Y | $8 \times 8$ | $16 \times 16$ | $16 \times 8$ |
| MCU size of U and V | $8 \times 8$ | $8 \times 8$ | $8 \times 8$ |
| $H_{1}$ and $V_{1}$ | 1,1 | 2,2 | 2,1 |
| FrameWidthInBlksMinus1 | 2 | 3 | 3 |
| FrameHeightlnBIksMinus1 | 3 | 3 | 3 |
| PixelsInHoriLastMCU | 1 | 2 | 2 |

## intel

|  | YUV400 | YUV420 | YUV422H_2Y |
| :--- | :--- | :--- | :--- |
| PixelsInVertLastMCU | 2 | 10 | 2 |

## MFC_JPEG_SCAN_OBJECT

The JPEG standard Table K. 5 shows the real table of code length and code word as follows:
MFC_JPEG_ HUFF_TABLE_STATE

| Run/Size | Code length | Code word |
| :--- | :--- | :--- |
| $0 / 0$ (EOB) | 4 | 1010 |
| $0 / 1$ | 2 | 00 |
| $0 / 2$ | 2 | 01 |
| $0 / 3$ | 3 | 100 |
| $0 / 4$ | 4 | 1011 |
| $0 / 5$ | 5 | 11010 |
| $0 / 6$ | 7 | 1111000 |
| $0 / 7$ | 8 | 11111000 |
| $0 / 8$ | 10 | 1111110110 |
| $0 / 9$ | 16 | 1111111110000010 |
| $0 / A$ | 16 | 1111111110000011 |

It is not necessary to send Run/size in the command as driver will send the increasing order of run/size. Each symbol aligns to a DWord with the following byte structure. Each DWord (a group of 4 bytes) contains Byte0 for Code length, Byte1 and Byte2 for Code word, and Byte3 for dummy.


Driver will program to always send 12 pairs of Code length and Code Word in DC coefficient table and 162 pairs in AC coefficient table. When a Huffman table contains valid full entries of Run/Size, all the Code word and Code length will not be zero. If a Huffman table is customized or optimized, the table can contain smaller set of Code length and Code Word, i.e., the number of entries of the real Huffman table will be less than 12 for DC, or less than 162 for AC. For the customized Huffman table, driver will set the missing entry (Run/Size) to Code length $=0$ and Code word $=0$.

## More Decoder and Encoder

## MFD IT Mode Decode Commands

These are decoder-only commands to support the IT-mode specified in DXVA interface.

## MFD_IT_OBJECT

## Common Indirect IT-COEFF Data Structure

Transform-domain residual data block in AVC-IT, VC1-IT and MPEG2-IT mode follows the same data structure.

The indirect IT-COEFF data start address in MFD_IT_OBJECT command specifies the doubleword aligned address of the first non-zero DCT coefficient of the first block of the macroblock. Only the non-zero coefficients are present in the data buffer and they are packed in the $8 \times 8$ block sequence of $\mathrm{Y} 0, \mathrm{Y} 1, \mathrm{Y} 2$, Y3, Cb4 and Cr5, as shown in Structure of the IDCT Compressed Data Buffer. When an $8 \times 8$ block is further subdivided into $4 \times 4$ subblocks, the coefficients, if present, are organized in the subblock order. The smallest subblock division is referred to as a transform block. The indirect IT-COEFF data length in the command includes all the non-zero coefficients for the macroblock. It must be doubleword aligned.

Structure of the IDCT Compressed Data Buffer


| Dword | Coeff[0] | Coeff[0] | $\ldots$ | Coeff[0] | Dword |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Buffer address <br> indirect Data Start Address (dword aligned) | Next <br> macroblock |  |  |  |

Each non-zero coefficient in the indirect data buffer is contained in a doubleword-size data structure consisting of the coefficient index, end of block (EOB) flag and the fixed-point coefficient value in 2's compliment form. As shown in Structure of a transform-domain residue unit, index is the row major 'raster' index of the coefficient within a transform block (please note that it is not converted to $8 \times 8$ block basis). A coefficient is a 16-bit value in 2's complement.

Structure of a transform-domain residue unit

| DWord | Bit | Description |
| :---: | :---: | :--- |
| 0 | $31: 16$ | Transform-Domain Residual (coefficient) Value. This field contains the value of the non-zero <br> transform-domain residual data in 2's compliment. |
|  | $15: 7$ | Reserved: MBZ |
| $6: 1$ | Index. This field specifies the raster-scan address (raw address) of the coefficient within the <br> transform block. For a coefficient at Cartesian location (row, column) $=(\mathrm{y}, \mathrm{x})$ in a transform block of <br> width W, Index is equal to $(\mathrm{y} * \mathrm{~W}+\mathrm{x})$. For example, coefficient at location (row, column) $=(0,0)$ in a <br> $4 \times 4$ transform block has an index of 0; that at $(2,3)$ has an index of $2 * 4+3=11$. <br> The valid range of this field depends on the size of the transform block. <br> Format $=U 6$ <br> Range $=[0,63]$ |  |
|  | 0 | EOB (End of Block). This field indicates whether the transform-domain residue is the last one of <br> the current transform block. |

## Allowed transform block dimensions per coding standard

| Transform Block Dimension | AVC | VC1 | MPEG2 |
| :---: | :---: | :---: | :---: |
| $8 \times 8$ | Yes | Yes | Yes |
| $8 \times 4$ | No | Yes | No |
| $4 \times 8$ | No | Yes | No |
| $4 \times 4$ | Yes | Yes | No |

For AVC, there is intra16x16 mode, in which the DC Luma coefficients of all $4 \times 4$ sub-blocks within the current MB are sent separately in its own $4 \times 4$ Luma block. As such, only 15 coefficients remains in each of the $164 x 4$ Luma blocks.

## Inline Data Description in AVC-IT Mode

The Inline Data includes all the required MB decoding states, extracted primarily from the Slice Data, MB Header and their derivatives. It provides information for the following operations:

1. Inverse Quantization
2. Inverse Transform
3. Intra and inter-Prediction decoding operations
4. Internal error handling

IT Mode supports only packed MV data as specified in the DXVA spec.

These state/parameter values may subject to change on a per-MB basis, and must be provided in each MFD_IT_OBJECT command. The values set for these variables are retained internally, until they are reset by hardware Asynchronous Reset or changed by the next MFC_AVC_PAK_OBJECT command.

The inline data has been designed to match the DXVA 2.0, with the exception of the starting byte (DW0:0-7) and the ending dword (DW7:0-31).

The Deblocker Filter Control flags (FilterInternalEdgesFlag, FilterTopMbEdgeFlag and FilterLeftMbEdgesFlag) are generated by H/W, which are depending on MbaffFrameFlag, CurrMbAddr, PicWidthInMbs and disable_deblocking_filter_idc states.

Current MB $[x, y]$ address is not sent, it is assumed that the H/W will keep track of the MB count and current MB position internally.

| DWord | Bit | Description |
| :---: | :---: | :--- |
| 0 | $31: 24$ | MvQuantity <br> Specify the number of MVs (in unit of motion vector, 4 bytes each) to be fetched for motion <br> compensation operation. <br> Decoder IT mode only supports packed MV format (DXVA). This field specifies the exact number <br> of MVs present for the current MB. <br> For a P-Skip MB, there is still 1 MV being sent (Skip MV is sent explicitly); for a B-Direct/Skip MB, <br> there are 2 MVs being sent. <br> For an Intra-MB, MvQuantity is set to 0. <br> MvQuantity = 0, signifies there is no MV indirect data for the current MB. <br> This field must be set in consistent with Indirect MV Data Length, so as not to exceed its <br> bound <br> Unsigned. |
|  | $23: 20$ | Reserved MBZ (DXVA) |
| 19 | DcBlockCodedYFlag <br> 1 - the 4x4 DC-only Luma sub-block of the Intra16x16 coded MB is present; it is still possible <br> that all DC coefficients are zero. <br> 0 - no 4x4 DC-only Luma sub-block is present; either not in Intra16x16 MB mode or all DC <br> coefficients are zero. |  |
| 18 | DcBlockCodedCbFlag <br> For 4:2:0 case : <br> 1 - the 2x2 DC-only Chroma Cb sub-block of all coded MB (any type) is present; it is still <br> possible that all DC coefficients are zero. <br> $0-n o$ 2x2 DC-only Chroma Cb sub-block is present; all DC coefficients are zero. |  |
| 17 | DcBlockCodedCrFlag |  |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | For 4:2:0 case : <br> 1 - the $2 \times 2$ DC-only Chroma Cr sub-block of all coded MB (any type) is present; it is still possible that all DC coefficients are zero. <br> 0 - no $2 \times 2$ DC-only Chroma Cr sub-block is present; all DC coefficients are zero. |
|  | 16 | Reserved MBZ (DXVA) |
|  | 15 | Transform8x8Flag <br> 0 : indicates the current MB is coded with $4 \times 4$ transform and therefore the luma residuals are presented in $4 \times 4$ blocks. <br> 1: indicates the current MB is coded with $8 \times 8$ transform and therefore the luma residuals are presented in $8 \times 8$ blocks. <br> Same as the transform_szie_8x8_flag syntax element in AVC spec. |
|  | 14 | MbFieldFlag <br> This field specifies whether current macroblock is coded as a field or frame macroblock in MBAFF mode. <br> 1 = Field macroblock <br> 0 = Frame macroblock <br> This field is exactly the same as FIELD_PIC_FLAG syntax element in non-MBAFF mode. <br> Same as the mb_field_decoding_flag syntax element in AVC spec. |
|  | 13 | IntraMbFlag <br> This field specifies whether the current macroblock is an Intra (I) macroblock. <br> 0 - not an intra MB <br> 1 - is an intra MB <br> I_PCM is considered as Intra MB. <br> For I-picture MB (IntraPicFlag $=1$ ), this field must set to 1 . <br> This flag must be set in consistent with the interpretation of MbType (inter or intra modes). |
|  | 12:8 | MbType <br> This field carries the Macroblock Type. The meaning depends on IntraMbFlag. <br> If IntraMbFlag is 1 , this field is the intra macroblock type as defined in MbType definition for Intra Macroblock. <br> If IntraMbFlag is 0 , this field is the inter macroblock type as defined in the first two columns of MbType definition for Inter Macroblock (and MbSkipflag $=0$ ). All macroblock types in a P Slice are mapped into the corresponding types in a B Slice. Skip and Direct modes are converted into its corresponding processing modes. |



| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | 1 in a bit - indicates the corresponding $8 \times 8$ block or $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). |
|  | 15:8 | VertOrigin (Vertical Origin). This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks. <br> For field macroblock pair in MBAFF frame, the vertical origins for both macroblocks should be set as if they were located in corresponding field pictures. For example, for field macroblock pair originated at $(16,64)$ pixel location in an MBAFF frame picture, the Vertical Origin for both macroblocks should be set as 2 (macroblocks). Whether the current macroblock is the first/second (top/bottom) in a MBAFF pair is specified by FieldMbPolarityFlag. <br> The macroblocks with (VertOrigin, HorzOrigin) must be delivered in the strict order as coded in the bitstream (raster order for progressive frame or field pictures and MBAFF pair order for MBAFF pictures). No gap is allowed. Otherwise, hardware behavior is undefined. <br> Format $=\mathrm{U8}$ in unit of macroblock. |
|  | 7:0 | HorzOrigin (Horizontal Origin). This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks. <br> Format = U8 in unit of macroblock. |
| 2 | 31:16 | CbpCr (Coded Block Pattern Cr 4:2:0-only) <br> Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored (only valid for $4: 2: 2$ and $4: 4: 4$ ). The $4 \times 4$ Chroma Cr sub-blocks are numbered as <br> The cbpCr bit assignment is cbpCr bit [3-X] for sub-block_num X . <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient values are zero) <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. |
|  | 15-0 | CbpCb (Coded Block Pattern Cb 4:2:0-only) <br> Only the lower 4 bits [3:0] are valid; the remaining upper bits [15:4] are ignored (only valid for $4: 2: 2$ and $4: 4: 4)$. The $4 \times 4$ Chroma Cb sub-blocks are numbered as <br> The cbpCb bit assignment is cbpCb bit [ $3-\mathrm{X}$ ] for sub-block_num X . <br> 0 in a bit - indicates the corresponding $4 \times 4$ sub-block is not present (because all coefficient |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  |  | values are zero) <br> 1 in a bit - indicates the corresponding $4 \times 4$ sub-block is present (although it is still possible to have all its coefficients be zero - bad coding). <br> For monochrome, this field is ignored. |
| 3 | 31:24 | Reserved MBz |
|  | 23:16 | QpPrimeCr <br> Driver is responsible for deriving the QpPrimeCr from QpPrimeY. <br> For 8-bit pixel data, QpCr is the same as QpPrimeCr, and it takes on a value in the range of 0 to 51, positive integer. |
|  | 15:8 | QpPrimeCb <br> Driver is responsible for deriving the QpPrimeCb from QpPrimeY. <br> For 8-bit pixel data, QpCb is the same as QpPrimeCb , and it takes on a value in the range of 0 to 51, positive integer. |
|  | 7:0 | QpPrimeY <br> This is the per-MB QP value specified for the current MB. <br> For 8-bit pixel data, QpY is the same as QpPrimeY, and it takes on a value in the range of 0 to 51, positive integer. |
| 4 to 6 | $\begin{aligned} & \text { 31:0 } \\ & \text { Each } \end{aligned}$ | For intra macroblocks, definition of these fields are specified in Inline data subfields for an Intra Macroblock <br> For inter macroblocks, definition of these fields are specified in Inline data subfields for an Inter Macroblock |

## Indirect Data Format in AVC-IT Mode

Indirect data in AVC-IT mode consist of Motion Vectors, Transform-domain Residue (Coefficient) and ILDB control data. All three data records have variable size. Size of each Motion Vector record is determined by the MvQuantity value as shown in Indirect MV record size in AVC-IT mode. ILDB control record is fixed at the same size for all MBs in a picture. Coefficient data record is variable size per MB, since it may only consist of non-zero coefficients.

Each MV is represented in 4 bytes, in the form of

- Lower 2 bytes : horizontal MVx component in q-pel units
- Upper 2 bytes : vertical MVy component in q-pel units
- Integer distance is measured in unit of samples in the frame or field grid position.
- Chroma MVs are not sent and are derived in the H/W.

Indirect MV record size in AVC-IT mode

| Macroblock Type | MVQuant |
| :---: | :---: |
| BP_LO_16x16 | 1 |
| B_L1_16x16 | 1 |
| B_Bi_16x16 | 2 |
| BP_LO_LO_16x8 | 2 |
| BP_LO_LO_8x16 | 2 |
| B_L1_L1_16x8 | 2 |
| B_L1_L1_8x16 | 2 |
| B_L0_L1_16x8 | 2 |
| B_L0_L1_8x16 | 2 |
| B_L1_L0_16x8 | 2 |
| B_L1_L0_8x16 | 2 |
| B_LO_Bi_16x8 | 3 |
| B_LO_Bi_8x16 | 3 |
| B_L1_Bi_16x8 | 3 |
| B_L1_Bi_8x16 | 3 |
| B_Bi_LO_16x8 | 3 |
| B_Bi_LO_8x16 | 3 |
| B_Bi_L1_16x8 | 3 |
| B_Bi_L1_8x16 | 3 |
| B_Bi_Bi_16x8 | 4 |
| B_Bi_Bi_8x16 | 4 |
| BP_8x8 | Sum |

For macroblock type of BP_8x8, MvQuant takes the sum of value MvQ[i] of the four individual $8 \times 8$ sub macroblocks.

| SubMbShape[i] | SubMbPredMode[i] | Description | MvQ[i] |
| :---: | :---: | :---: | :---: |
| 0 | 0 | BP_LO_8x8 | 1 |
| 0 | 1 | B_L1_8x8 | 1 |
| 0 | 2 | B_BI_8x8 | 2 |
| 1 | 0 | BP_L0_8x4 | 2 |
| 1 | 1 | B_L1_8x4 | 2 |
| 1 | 2 | B_BI_8x4 | 4 |
| 2 | 1 | BP_L0_4x8 | 2 |
| 2 | 2 | B_L1_4x8 $^{2}$ | 2 |
| 2 | 0 | B_BI_4x8 | 4 |
| 3 | 1 | BP_L0_4x4 | 4 |
| 3 | 2 | B_L1_4x4 | 4 |
| 3 | B_BI_4x4 | 8 |  |

## Indirect data Deblocking Filter Control block in AVC-IT mode:

AVC Deblocker Control Data record has a fixed size for each MB in a picture and is 12 Dwords in size.

| DWord | Bit | Description |
| :---: | :---: | :---: |
| 0 | 31:24 | Reserved: MBZ (DXVA Decoder) |
|  | 23 | FilterTopMbEdgeFlag |
|  | 22 | FilterLeftMbEdgeFlag |
|  | 21 | FilterInternal4x4EdgesFlag |
|  | 20 | FilterInternal8x8EdgesFlag |
|  | 19 | FieldModeAboveMbFlag |
|  | 18 | FieldModeLeftMbFlag |
|  | 17 | FieldModeCurrentMbFlag |
|  | 16 | MbaffFrameFlag (DXVA Decoder reserved bit) |
|  | 15:8 | VertOrigin Current MB y position (address) |
|  | 7:0 | HorzOrigin Current MB x position (address) |


| DWord | Bit | Description |
| :---: | :---: | :---: |
| 1 | 31:30 | bS_h13 2-bit boundary strength for internal top horiz 4-pixel edge 3 |
|  | 29:28 | bS_h12 2-bit boundary strength for internal top horiz 4-pixel edge 2 |
|  | 27:26 | bS_h11 2-bit boundary strength for internal top horiz 4-pixel edge 1 |
|  | 25:24 | bS_h10 2-bit boundary strength for internal top horiz 4-pixel edge 0 |
|  | 23:22 | bS_v33 2-bit boundary strength for internal right vert 4-pixel edge 3 |
|  | 21:20 | bS_v23 2-bit boundary strength for internal right vert 4-pixel edge 2 |
|  | 19:18 | bS_v13 2-bit boundary strength for internal right vert 4-pixel edge 1 |
|  | 17:16 | bS_v03 2-bit boundary strength for internal right vert 4-pixel edge 0 |
|  | 15:14 | bS_v32 2-bit boundary strength for internal mid vert 4-pixel edge 3 |
|  | 13:12 | bS_v22 2-bit boundary strength for internal mid vert 4-pixel edge 2 |
|  | 11:10 | bS_v12 2-bit boundary strength for internal mid vert 4-pixel edge 1 |
|  | 9:8 | bS_v02 2-bit boundary strength for internal mid vert 4-pixel edge 0 |
|  | 7:6 | bS_v31 2-bit boundary strength for internal left vert 4-pixel edge 3 |
|  | 5:4 | bS_v21 2-bit boundary strength for internal left vert 4-pixel edge 2 |
|  | 3:2 | bS_v11 2-bit boundary strength for internal left vert 4-pixel edge 1 |
|  | 1:0 | bS_v01 2-bit boundary strength for internal left vert 4-pixel edge 0 |
| 2 | 31:28 | bS_v30_0 4-bit boundary strength for Left0 4-pixel edge 3 (MSbit is wasted) |
|  | 17:24 | bS_v20_0 4-bit boundary strength for Left0 4-pixel edge 2 (MSbit is wasted) |
|  | 23:20 | bS_v10_0 4-bit boundary strength for Left0 4-pixel edge 1 (MSbit is wasted) |
|  | 19:16 | bS_v00_0 4-bit boundary strength for Left0 4-pixel edge 0 (MSbit is wasted) |
|  | 15:14 | bS_h33 2-bit boundary strength for internal bot horiz 4-pixel edge 3 |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 13:12 | bS_h32 2-bit boundary strength for internal bot horiz 4-pixel edge 2 |
|  | 11:10 | bS_h31 2-bit boundary strength for internal bot horiz 4-pixel edge 1 |
|  | 9:8 | bS_h30 2-bit boundary strength for internal bot horiz 4-pixel edge 0 |
|  | 7:6 | bS_h23 2-bit boundary strength for internal mid horiz 4-pixel edge 3 |
|  | 5:4 | bS_h22 2-bit boundary strength for internal mid horiz 4-pixel edge 2 |
|  | 3:2 | bS_h21 2-bit boundary strength for internal mid horiz 4-pixel edge 1 |
|  | 1:0 | bS_h20 2-bit boundary strength for internal mid horiz 4-pixel edge 0 |
| 3 | 31:28 | bS_h03_0 4-bit boundary strength for Top0 4-pixel edge 3 (MSbit is wasted) |
|  | 27:24 | bS_h02_0 4-bit boundary strength for Top0 4-pixel edge 2 (MSbit is wasted) |
|  | 23:20 | bS_h01_0 4-bit boundary strength for Top0 4-pixel edge 1 (MSbit is wasted) |
|  | 19:16 | bS_h00_0 4-bit boundary strength for Top0 4-pixel edge 0 (MSbit is wasted) |
|  | 15:12 | bS_v03 4-bit boundary strength for Left1 4-pixel edge 3 (MSbit is wasted) |
|  | 11:8 | bS_v02 4-bit boundary strength for Left1 4-pixel edge 2 (MSbit is wasted) |
|  | 7:4 | bS_v01 4-bit boundary strength for Left1 4-pixel edge 1 (MSbit is wasted) |
|  | 3:0 | bS_v00 4-bit boundary strength for Left1 4-pixel edge 0 (MSbit is wasted) |
| 4 | 31:24 | bIndexBinternal_Y Internal index B for Y |
|  | 23:16 | bIndexAinternal_Y Internal index A for Y |
|  | 15:12 | bS_h03_1 4-bit boundary strength for Top1 4-pixel edge 3 (MSbit is wasted) |
|  | 11:8 | bS_h02_14-bit boundary strength for Top14-pixel edge 2 (MSbit is wasted) |
|  | 7:4 | bS_h01_1 4-bit boundary strength for Top1 4-pixel edge 1 (MSbit is wasted) |
|  | 3:0 | bS_h00_14-bit boundary strength for Top14-pixel edge 0 (MSbit is wasted) |


| DWord | Bit | Description |
| :---: | :---: | :---: |
| 5 | 31:24 | bIndexBleft1_Y |
|  | 23:16 | bIndexAleft1_Y |
|  | 15:8 | bIndexBleft0_Y |
|  | 7:0 | bIndexAleft0_Y |
| 6 | 31:24 | bIndexBtop1_Y |
|  | 23:16 | bIndexAtop1_Y |
|  | 15:8 | bIndexBtop0_Y |
|  | 7:0 | bIndexAtop0_Y |
| 7 | 31:24 | bIndexBleft0_Cb |
|  | 23:16 | bIndexAleft0_Cb |
|  | 15:8 | bIndexBinternal_Cb |
|  | 7:0 | bIndexAinternal_Cb |
| 8 | 31:24 | bIndexBtop0_Cb |
|  | 23:16 | bIndexAtop0_Cb |
|  | 15:8 | bIndexBleft1_Cb |
|  | 7:0 | bIndexAleft1_Cb |
| 9 | 31:24 | bIndexBinternal_Cr |
|  | 23:16 | bIndexAinternal_Cr |
|  | 15:8 | bIndexBtop1_Cb |
|  | 7:0 | bIndexAtop1_Cb |
| 10 | 31:24 | bIndexBleft1_Cr |


| DWord | Bit |  |
| :---: | :---: | :--- |
|  | $23: 16$ | bIndexAleft1_Cr |
|  | $15: 8$ | bIndexBleft0_Cr |
|  | $7: 0$ | bindexAleft0_Cr |
|  | $31: 24$ | bIndexBtop1_Cr |
|  | $23: 16$ | bIndexAtop1_Cr |
|  | 15:8 | bIndexBtop0_Cr |
|  | 7:0 | bIndexAtop0_Cr |

## Inline Data Description in VC1-IT Mode

| DWord | Bits | Description |
| :---: | :---: | :---: |
| +0 | 31:28 | MvFieldSelect. A bit-wise representation indicating which field in the reference frame is used as the reference field for current field. It's only used in decoding interlaced pictures. <br> This field is valid for non-intra macroblock only. <br> Each corresponding bit has the following indication. <br> $0=$ The prediction is taken from the top reference field. <br> $1=$ The prediction is taken from the bottom reference field. |
|  | 27 | Reserved. MBZ |
|  | 26 | MvFieldSelectChroma . This field specifies the polarity of reference field for chroma blocks when their motion vector is derived in Motion4MV mode for interlaced (field) picture. <br> Non-intra macroblock only. This field is derived from MvFieldSelect. <br> $0=$ The prediction is taken from the top reference field. |


| DWord | Bits | Description |
| :---: | :---: | :---: |
|  |  | 1 = The prediction is taken from the bottom reference field. |
|  | 25:24 | MotionType - Motion Type <br> For frame picture, a macroblock may only be either 00 or 10. <br> For interlace picture, a macroblock may be of any motion types. It can be 01 if and only if DctType is 1. <br> This field is 00 if and only if IntraMacroblock is 1. $\begin{aligned} & 00=\text { Intra } \\ & 01=\text { Field Motion. } \\ & 10=\text { Frame Motion or no motion. } \\ & \text { Others = Reserved. } \end{aligned}$ |
|  | 23 | Reserved. MBZ |
|  | 22 | MvSwitch. This field specifies whether the prediction needs to be switched from forward to backward or vice versa for single directional prediction for top and bottom fields of interlace frame B macroblocks. <br> $0=$ No directional prediction switch from top field to bottom field <br> 1 = Switch directional prediction from top field to bottom field |
|  | 21 | DctType. This field specifies whether the residual data is coded as field residual or frame residual for interlaced picture. This field can be 1 only if MotionType is 00 (intra) or 01 (field motion). <br> For progressive picture, this field must be set to '0', i.e. all macrobalcoks are frame macroblock. $\begin{aligned} & 0=\text { Frame residual type. } \\ & 1=\text { Field residual type. } \end{aligned}$ |
|  | 20 | OverlapTransform. This field indicates whether overlap smoothing filter should be performed on Iblock boundaries. $\begin{aligned} & 0=\text { No overlap smoothing filter. } \\ & 1=\text { Overlap smoothing filter performed. } \end{aligned}$ |
|  | 19 | Motion4MV. This field indicates whether current macroblock a progressive $P$ picture uses 4 motion vectors, one for each luminance block. <br> It's only valid for progressive P-picture decoding. Otherwise, it is reserved and MBZ. For example, with MotionForward is 0 , this field must also be set to 0 . $\begin{aligned} & 0=1 \mathrm{MV} \text {-mode } . \\ & 1=4 \mathrm{MV} \text {-mode. } \end{aligned}$ |


| DWord | Bits | Description |
| :---: | :---: | :--- |
| 18 | MotionBackward. This field specifies whether the backward motion vector is active for B-picture. <br> This field must be 0 if Motion4MV is 1 (no backward motion vector in 4MV-mode). <br> $0=$ No backward motion vector. <br> $1=$ Use backward motion vector(s). |  |
| 17 | MotionForward. This field specifies whether the forward motion vector is active for P and B <br> pictures. <br> $0=$ No forward motion vector. <br> 1 = Use forward motion vector(s). |  |
| 16 | IntraMacroblock. This field specifies if the current macroblock is intra-coded. When set, Coded <br> Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used). <br> For field motion, this field indicates whether the top field of the macroblock is coded as intra. <br> $0=$ Non-intra macroblock. <br> $1=$ Intra macroblock. |  |
| $15: 12$ | Lumalntra8x8Flag - Luma Intra 8x8 Flag <br> This field specifies whether each of the four 8x8 luminance blocks are intra or inter coded when <br> Motion4MV is set to 4MV-Mode. <br> Each bit corresponds to one block. "0" indicates the block is inter coded and '1' indicates the block <br> is intra coded. <br> When Motion4MV is not 4MV-Mode, this field is reserved and MBZ. <br> Bit 15: Y0 <br> Bit 14: Y1 <br> Bit 13: Y2 <br> Bit 12: Y3 |  |
| $11: 6$ | CBP - Coded Block Pattern <br> This field specifies whether the 8x8 residue blocks in the macroblock are present or not. <br> Each bit corresponds to one block. "0" indicates residue block isn't present, "1" indicates residue <br> block is present. <br> Note: For each block in an intra-coded macroblock or an intra-coded block in a P macroblock in <br> 4 MV -Mode, the corresponding CBP must be 1. Subsequently, there must be at least one coefficient <br> (this coefficient might be zero) in the indirect data buffer associated with the bock (i.e. residue block <br> must be present). <br> Bit 11: Y0 <br> Bit 10: Y1 |  |


| DWord | Bits | Description |
| :---: | :---: | :---: |
|  |  | Bit 9: Y2 <br> Bit 8: Y3 <br> Bit 7: Cb4 <br> Bit 6: Cr5 |
|  | 5 | ChromalntraFlag - Derived Chroma Intra Flag <br> This field specifies whether the chroma blocks should be treated as intra blocks based on motion vector derivation process in 4MV mode. <br> $0=$ Chroma blocks are not coded as intra. <br> $1=$ Chroma blocks are coded as intra |
|  | 4 | LastRowFlag - Last Row Flag <br> This field indicates that the current macroblock belongs to the last row of the picture. <br> This field may be used by the kernel to manage pixel output when overlap transform is on. $\begin{aligned} & 0=\text { Not in the last row } \\ & 1=\text { In the last row } \end{aligned}$ |
|  | 3 | LastMBInRow - This field indicates the last MB in row flag. |
|  | 2:0 | Reserved. MBZ |
| +1 | 32:26 | Reserved. MBZ |
|  | 25:24 | OSEdgeMaskChroma <br> This field contains the overscan edge mask for the Chroma blocks. <br> The left edge masks are hardware and the top edge masks are used by the kernel software. <br> Bit 24: Top edge of block $\mathrm{Cb} / \mathrm{Cr}$ <br> Bit 25: Left edge of block $\mathrm{Cb} / \mathrm{Cr}$ |
|  | 23:16 | OSEdgeMaskLuma <br> This field contains the overscan edge mask for the Luma blocks. <br> The left edge masks are hardware and the top edge masks are used by the kernel software. <br> Bit 16: Top edge of block Y0 <br> Bit 17: Top edge of block Y 1 <br> Bit 18: Top edge of block Y2 <br> Bit 19: Top edge of block Y 3 |


| DWord | Bits | Description |
| :---: | :---: | :---: |
|  |  | Bit 20: Left edge of block Y0 <br> Bit 21: Left edge of block Y1 <br> Bit 22: Left edge of block Y2 <br> Bit 23: Left edge of block Y3 <br> Programming Note: In order to create 8 predication bits from each edge mask bit, software may first create a 0,1 vector by using a shr instruction with a step shift vector like 0, 1, 2, 3 (e.g. using immediate of type :v. Then each 0 or 1 of the LSB can be repeated by an and instruction to create 8 bits to the flag register. Alternatively, this can be achieved with one and instruction using a CURBE constant map of bit 0 and bit 1 mask. |
|  | 15:8 | VertOrigin - Vertical Origin <br> In unit of macroblocks relative to the current picture (frame or field). |
|  | 7:0 | HorzOrigin - Horizontal Origin In unit of macroblocks. |
| +2 | 31:16 | MotionVector[0].Vert |
|  | 15:0 | MotionVector[0].Horz |
| +3 | 31:0 | MotionVector[1] |
| +4 | 31:0 | MotionVector[2] |
| +5 | 31:0 | MotionVector[3] |
| +6 | 31:0 | MotionVectorChroma <br> This field is not valid for a field motion in an interlaced frame picture where 4 MVs for chroma blocks. <br> Notes: This field is derived from MotionVector[3:0] as described in the following section. |


| DWord | Bits | Description |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $+7$ | 31:24 | Subblock Code for Y3 <br> The following subblock coding definition applies to all 6 subblock coding bytes. Bits 7:6 are reserved. |  |  |  |  |  |  |
|  |  | Subblock Partitioning <br> (Bits [1:0])  <br> Specify Transform uses for an  <br> $8 \times 8$ block $\|$ |  | Subblock Present (0 means not present, 1 means present) |  |  |  |  |
|  |  |  |  | Bit 2 | Bit 3 | Bit 4 | Bit 5 |  |
|  |  | 00 | Single 8x8 block (sb0) | Sb0 | Don't care | Don't care | Don't care |  |
|  |  | 01 | Two 8x4 subblocks (sb0-1) | Sb1 (bot) | Sb0 (top) | Don't care | Don't care |  |
|  |  | 10 | Two 4x8 subblocks (sb0-1) | Sb1 (right) | Sb0 (left) | Don't care | Don't care |  |
|  |  | 11 | Four $4 \times 4$ subblocks (sb0- <br> 3) | Sb3 (lower right) | $\begin{aligned} & \text { Sb2 (lower } \\ & \text { left) } \end{aligned}$ | Sb1 (upper right) | Sb0 (upper left) |  |
|  | 23:16 | Subblock Code for Y2 |  |  |  |  |  |  |
|  | 15:8 | Subblock Code for Y1 |  |  |  |  |  |  |
|  | 7:0 | Subblock Code for YO |  |  |  |  |  |  |
| +8 | 31:16 | Reserved. MBZ |  |  |  |  |  |  |
|  | 15:8 | Subblock Code for Cr |  |  |  |  |  |  |
|  | 7:0 | Subblock Code for Cb |  |  |  |  |  |  |
| +9 | 31:24 | ILDB control data for block Y3 |  |  |  |  |  |  |
|  | 23:16 | ILDB control data for block Y2 |  |  |  |  |  |  |
|  | 15:8 | ILDB control data for block Y1 |  |  |  |  |  |  |
|  | 7:0 | ILDB control data for block Y0 |  |  |  |  |  |  |
| +10 | 31:16 | Reserved |  |  |  |  |  |  |
|  | 15:8 | ILDB control data for Cr block |  |  |  |  |  |  |
|  | 7:0 | ILDB control data for Cb block |  |  |  |  |  |  |

## Indirect Data Format in VC1-IT Mode

VC1-IT mode only contains IT-COEFF indirect data which is described in Common Indirect IT-COEFF Data Structure.

## Inline Data Description in MPEG2-IT Mode

The content in this command is similar to that in the MEDIA_OBJECT command in IS mode described in the Media Chapter.

Each MFD_IT_OBJECT command corresponds to the processing of one macroblock. Macroblock parameters are passed in as inline data and the non-zero DCT coefficient data for the macroblock is passed in as indirect data.
Inline data in MPEG2-IT Mode depicts the inline data format. Inline data starts at dword 7 of MFD_IT_OBJECT command. There are 7 dwords total.

Inline data in MPEG2-IT Mode

| DWord | Bit |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| +0 | 31:28 | Motion Vertical Field Select. A bit-wise representation of a long [2][2] array as defined in Section 6.3.17.2 of the ISO/IEC 13818-2 (see also Section 7.6.4). |  |  |  |
|  |  | Bit | MVector[r] | MVector[s] | MotionVerticalFieldSelect Index |
|  |  | 28 | 0 | 0 | 0 |
|  |  | 29 | 0 | 1 | 1 |
|  |  | 30 | 1 | 0 | 2 |
|  |  | 31 | 1 | 1 | 3 |
|  |  | Format = MC_MotionVerticalFieldSelect. <br> $0=$ The prediction is taken from the top reference field. <br> $1=$ The prediction is taken from the bottom reference field. |  |  |  |
|  | 27 | Reserved (was Second Field) |  |  |  |
|  | 26 | Reserved. (HWMC mode) |  |  |  |


| DWord | Bit | Description |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 25:24 | Motion Type. When combined with the destination picture type (field or frame) this Motion Type field indicates the type of motion to be applied to the macroblock. See ISO/IEC 13818-2 Section 6.3.17.1, Tables 6-17, 6-18. In particular, the device supports dual-prime motion prediction (11) in both frame and field picture type. <br> Format $=$ MC_MotionType |  |  |
|  |  | Value | Destination = Frame <br> Picture_Structure = 11 | Destination = Field Picture_Structure != 11 |
|  |  | '00' | Reserved | Reserved |
|  |  | '01' | Field | Field |
|  |  | '10' | Frame | 16x8 |
|  |  | '11' | Dual-Prime | Dual-Prime |
|  | 23:22 | Reserved. (Scan method) |  |  |
|  | 21 | DCT Type. This field specifies the DCT type of the current macroblock. The kernel should ignore this field when processing Cb/Cr data. See ISO/IEC 13818-2 Section 6.3.17.1. This field is zero if Coded Block Pattern is also zero (no coded blocks present).$\begin{aligned} & 0=\text { MC_FRAME_DCT (Macroblock is frame DCT coded). } \\ & 1 \text { = MC_FIELD_DCT (Macroblock is field DCT coded). } \end{aligned}$ |  |  |
|  | 20 | Reserved (was Overlap Transform - H261 Loop Filter). |  |  |
|  | 19 | Reserved (was 4MV Mode - H263/WMV) |  |  |
|  | 18 | Macroblock Motion Backward. This field specifies if the backward motion vector is active. See ISO/IEC 13818-2 Tables B-2 through B-4. <br> $0=$ No backward motion vector. <br> 1 = Use backward motion vector(s). |  |  |
|  | 17 | Macroblock Motion Forward. This field specifies if the forward motion vector is active. See ISO/IEC 13818-2 Tables B-2 through B-4.$\begin{aligned} & 0=\text { No forward motion vector. } \\ & 1=\text { Use forward motion vector(s). } \end{aligned}$ |  |  |
|  | 16 | Macroblock Intra Type. This field specifies if the current macroblock is intra-coded. When set, Coded Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used). See ISO/IEC 13818-2 Tables B-2 through B-4.$\begin{aligned} & 0=\text { Non-intra macroblock. } \\ & 1=\text { Intra macroblock. } \end{aligned}$ |  |  |
|  | 15:12 | Reserved : MBZ |  |  |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 11:6 | Coded Block Pattern. This field specifies whether blocks are present or not. <br> Format = 6-bit mask. <br> Bit 11: Y0 <br> Bit 10: Y1 <br> Bit 9: Y2 <br> Bit 8: Y3 <br> Bit 7: Cb4 <br> Bit 6: Cr5 |
|  | 5:4 | Reserved. (Quantization Scale Code) |
|  | 3 | LastMBInRow - This field indicates the last MB in each row. |
|  | 2:0 | Reserved: MBZ |
| +1 | 31:16 | Reserved : MBZ |
|  | 15:8 | VertOrigin - Vertical Origin <br> In unit of macroblocks relative to the current picture (frame or field). |
|  | 7:0 | HorzOrigin - Horizontal Origin In unit of macroblocks. |
| +2 | 31:16 | Motion Vectors - Field 0, Forward, Vertical Component. Each vector component is a 16 -bit two's-complement value. The vector is relative to the current macroblock location. According to ISO/IEC 13818-2 Table 8, the valid range of each vector component is [-2048, +2047.5], implying a format of s11.1. However, it should be noted that motion vector values are sign extended to 16 bits. |
|  | 15:0 | Motion Vectors - Field 0, Forward, Horizontal Component |
| +3 | 31:16 | Motion Vectors - Field 0, Backward, Vertical Component |
|  | 15:0 | Motion Vectors - Field 0, Backward, Horizontal Component |
| +4 | 31:16 | Motion Vectors - Field 1, Forward, Vertical Component |
|  | 15:0 | Motion Vectors - Field 1, Forward, Horizontal Component |
| +5 | 31:16 | Motion Vectors - Field 1, Backward, Vertical Component |
|  | 15:0 | Motion Vectors - Field 1, Backward, Horizontal Component |

## Indirect Data Format in MPEG2-IT Mode

MPEG2-IT mode only contains IT-COEFF indirect data which is described in Section Common Indirect ITCOEFF Data Structure.

## MFX Deblocking Commands

## Following are MFX Deblocking Commands:

MFX_DBK_OBJECT

## MFX Error Handling

## Encoder StreamOut Mode Data Structure Definition

When StreamOut is enabled, per MB (and/or per Slice, per Picture) intermediated coding data (for example, bit allocated for each MB, and so on) are sent to the memory in a fixed record format (and of fixed size) from the PAK. The per-MB records must be written in a strict raster order and with no gap (that is, every MB regardless of its mb_type and slice type, must have an entry in the StreamOut buffer). Therefore, the consumer of the StreamOut data can offset into the StreamOut Buffer (StreamOut Data
Destination Base Address) using individual MB addresses.
Adding per macroblock stream out for PAK is for the following purposes:

- Immediate multi-pass PAK (without host or EU intervention)
- 3200-bit conformance
- Re-quantization
- Providing information for host for offline processing
- Providing information for updated QP's

The description for the fixed format PAK streamout record:
Streamout Pointer: Use the existing streamout pointer and enabler
Per Macroblock Information (a fixed size structure)

| DWord | Bit | Description |
| :---: | :---: | :--- |
| 0 | $31: 24$ | MbQpY - Actual QPY used by the macroblock. |
|  | $23: 16$ | MbClock16 - MB compute clocks in 16-clock unit. |
|  | $15: 8$ | Reserved: MBZ |
|  | $7: 4$ | Reserved: MBZ (future conformance flags) |
|  | 3 | Reserved |
|  | 2 | MbRcFlag: MB level Rate control flag(pass through) <br> The same value as RateControlCounterEnable of MFX_AVC_SLICE_STATE Command |
|  | 1 | MbInterConfFlag: MB level InterMB conformance flag to trigger mutli-pass <br> 1-if total Bit Count of an inter macroblock is more than Inter Conformance Max size limit in the <br> MFX_AVC_IMG_STATE Command |


| DWord | Bit | Description |
| :---: | :---: | :---: |
|  | 0 | MbIntraConfFlag: MB level IntraMB conformance flag to trigger mutli-pass <br> 1- if total Bit Count of an intra macroblock is more than Intra Conformance Max size limit in the MFX_AVC_IMG_STATE Command |
| 1 | 31:29 | Reserved |
|  | 28:16 | MbBits: Total Bit Count for the macroblock |
|  | 15:12 | Reserved |
|  | 12:0 | MbHdrBits: Header Bit count (bit count due to Pre-coefficient data) for the macroblock |
| 2 | 31:27 | Reserved |
|  | 26:0 | Cbp: Coded Block Pattern of sub-blocks |
| 3 | 31:30 | Reserved |
|  | 29 | IntraMBFlag |
|  | 28:24 | MBType5Bits |
|  | 23:17 | Reserved |
|  | 16 | ClampFlag: Coefficient clamping flag for RC (Status) <br> 1 - Indicates if clamping of any coefficient is done on the macroblock for Rate Control |
|  | 15:0 | Reserved (future QRC stat output) |

## PAK Frame Statistics StreamOut

The following frame statistics are written to memory at the conclusion of a frame. If Multipass occurs, these values are overwritten by the end of any subsequent passes of the current frame (hence it contains only the final pass statistics).

The streamout is done to the MB streamout surface, starting at the next CL boundary. If $M B$ streamout is disabled, Frame level streamout starts with 0 offset.

| MFX_PAK_FRAME_STATISTICS |  |  |
| :---: | :---: | :--- |
| Source: | VideoCS |  |
| Length <br> Bias: | 2 |  |
| DWord | Bit |  |
| 0 | $31: 16$ | Reserved : MBZ |
|  | $15: 0$ | SumSliceHeader - Report the total size (in bits) of all slice headers inserted into the bitstream for <br> this frame. |
| 1 | $31: 0$ | SumMBHeader - Report the total size (in bits) of all MB headers (non coeff bits) inserted into the <br> bitstream for this frame. |
| 2 | $31: 0$ | SumNZC - Report the total number of nonzero coefficients after quantization. |
| 3 | $31: 0$ | Reserved: MBZ |


| MFX_PAK_FRAME_STATISTICS |  |  |
| :---: | :---: | :---: |
| 4 | 31:16 | IntraMB16x16-Count of \# of MB's that were of type Intra $16 \times 16$ |
|  | 15:0 | IntraMB8x8 - Count of \# of MB's that were of type Intra $8 \times 8$ |
| 5 | 31:16 | IntraMB4x4 - Count of \# of MB's that were of type Intra $4 \times 4$ |
|  | 15:0 | InterMB16x16-Count of \# of MB's that were of type Inter 16x16 |
| 6 | 31:16 | InterMB16x8 - Count of \# of MB's that were of type Inter 16x8 |
|  | 15:0 | InterMB8x16-Count of \# of MB's that were of type Inter $8 \times 16$ |
| 7 | 31:16 | InterMB8x8 - Count of \# of MB's that were of type Inter $8 \times 8$ |
|  | 15:0 | InterSkip16x16-Count of \# of MB's that were of type Inter 16x16 skip |
| 8:49 | 31:0 | RhoDomainStats - Each DW contains 1 of the 42 registers containing the raw Rho Domain coefficient metrics. DW 8 is QP 10 and DW 49 is QP51. |
| 50 | 31:0 | Reserved: MBZ |

## PAK Multi-Pass

## Multi-Pass PAK Usages:

- Intra MB 3200-bit conformance
- Inter MB Re-quantization
- Frame level Re-quantization


## How to Enable Multi-Pass PAK?

- Using the existing conditional batch buffer execution capability to skip/execute the second pass
- How to dynamically change the condition?
- Defined one error condition register with a mask. Do HW status page update at the end of the first pass. 0 means all OK, non-zero means there is an error condition, requiring second pass. Mask is used by the host to control what kind of multi-pass is intended.
- For example, one error bit is 3200-bit conformance violation. Another error bit is the total bit count exceeds (too much or too little) the target range (need to define the target range in the state).
- The logic perfectly fits in the conditional batch buffer control logic that VCS has today in GT. There is no additional logic need to be added in VCS to support media functionality. (Batch Buffer Skip: This field only takes effect if Compare Semaphore is set and the value at Semaphore Address is NOT greater than the Semaphore Data Dword).
- Adding a picture level state command to enable and control the behavior of the second pass PAK
- How to control the re-PAK? Added 3 conformance flags (error registers) in the per-MB streamout. Then the error control is based on the error register and the mask defined in
picture level states. There are 8 register flags defined out of which only the 3200-bit case has usage model defined for today. The rest are left for future usage.


## Issues and Limitations:

- There is no programmable engine in MFX for flexible control: Therefore, whatever we have defined must consider flexibility

Following 2 MI packets are used inside VCS without any change to support Multipass-PAK behaviour.

- MI_Conditional_Batch_Buffer_End
- Memory Interface Registers


## Driver Usage

Driver places Image states in one batch buffer and all slice level and macroblock level states into another batch buffer and link 2 batch buffers. Also replicate Image states with multipass changes in another batch buffer link them to slice/macroblock batch buffer. In this way, only Image states are replicated but not the slice/macroblock states. The image states includes all buffers defined at image(indirectMV, original pixel buffer, etc). Following changes are needed in the Multipass Image State,

- Reset- Stream-Out Enable(disable stream out in the second pass)
- Set- MacroblockStatEnable (enable reading of macroblock status buffer)
- Reset- 3200-bit conformance (do not report 3200-bit conformance)


Define Conditional Batch Buffer End for CS/VCSVINunit

## Programming Reference

## Monochrome Picture Processing

Monochrome picture is specified using the Surface State with Surface Format of 12. Therefore, MFX hardware, in either decode or encode mode, does not generate any read or write traffic for U/V components. The motivation for this bandwidth optimization is that monochrome video coding might be used for wireless display.

## intel.

## For Encoder:

1. No read in UV original components
2. Processing UV component - no
3. Reconstructed UV component reference picture - no
4. Filter UV component - no

## For Decoder:

1. VLD mode: There is no color component coming out of the decoding pipeline in Monochrome mode and so no processing and not writing output.
2. IT mode: There is no color component in the coefficient buffer, and so no processing and not writing output.

## Context Switch

There is no pre-emption for the BCS pipeline; hence every command buffer is required to contain all the states setup (preamble). Specifically, CPU cannot interrupt the BCS-BSD pipe, to stop the operation in the middle of decoding a bitstream data.

Switch of contexts can only be performed at picture boundary.
No state needs to be saved.

## PMSI Support

## Pipeline Flush

Implicit flush for AVC and VC1 is performed at the end of Slice : for MPEG2 is done when a new image/picture command is issued. Because MPEG2 a slice can be one MB, no point to flush. MPEG2 will snoop the next command if it is an img_state command.

Explicit flush MI (1 bit to do media pipeline vs Gx pipeline) flush and cache flush (switch reference frame) - MI flush has bit to do cache flush. MI flush is for driver synchronization.

## MMIO Interface

A set of registers are defined and accessible through MMIO interface to serve multiple purposes:

- Use for system configuration
- For accessing Performance counters

The following is the table for all the MMIO addresses for MFX.

## Decoder Registers

Following are Decoder Registers:

| Registers |
| :--- |
| MFD_ERROR_STATUS - MFD Error Status |
| AVC CAVLC |
| AVC CABAC |
| VC1 |
| MPEG2 |
| JPEG |
| MFD_PICTURE_PARAM - MFD Picture Parameter |
| MFX_STATUS_FLAGS - MFX Pipeline Status Flags |
| MFX_MB_COUNT - MFX Frame Macroblock Count |
| MFX_SE-BIN_CT - MFX Frame BitStream SE/BIN Count |

## Encoder Registers

## Following are the Encoder Registers:

| Register |
| :--- |
| MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter. |
| MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register |
| MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only <br> Register |
| MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register |
| AVC_CABAC_INSERTION_COUNT - MFC_AVC_CABAC_INSERTION_COUNT |
| MFC_AVC_MINSIZE_PADDING_COUNT - Bitstream Output Minimal Size Padding Count Report Register |
| MFC_IMAGE_STATUS_MASK - MFC Image Status Mask |
| MFC_IMAGE_STATUS_CONTROL - MFC Image Status Control |
| MFC_QUP_CT - MFC QP Status Count |
| MFC_BITSTREAM_BYTECOUNT_SLICE - Bitstream Output Byte Count Per Slice Report Register |
| MFC_BITSTREAM_SE_BITCOUNT_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register |
| MFX_PAK_ERROR Register |
| MFX_PAK_WARNING Register |


| Register |
| :--- |
| MFX_VP8_CNTRL_MASK - Reported BitRateControl parameter Mask |
| MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter Status |
| MFX_VP8_FRM_BYTE_CNT - Reported Final Bitstream Byte Count |
| MFX_VP8_FRM_ZERO_PAD - Reported Frame Zero Padding Byte Count |
| MFX_VP8_BRC_DQindex - Reported BitRateControl DeltaQindex |
| MFX_VP8_BRC_DLoopFilter - Reported BitRateControl DeltaLoopFilter |
| MFX_VP8_BRC_CumulativeDQindex01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01 |
| MFX_VP8_BRC_CumulativeDQindex23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23 |
| MFX_VP8_BRC_CumulativeDLoopFilter01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter <br> 01 |
| MFX_VP8_BRC_CumulativeDLoopFilter23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter <br> 23 |
| MFX_VP8_BRC_Convergence_Status - Reported BitRateControl Convergence Status |

## MMIO Interface

A set of registers are defined and accessible through MMIO interface to serve multiple purposes:

- Use as Status register for Bit Rate Control
- Use for Context Switch in Multipass

| Register Name | Description | Register <br> Type | Address <br> Offset | Dec/Enc |
| :--- | :--- | :--- | :--- | :--- |$|$| Enc |  |
| :--- | :--- |
| MFX_VP8_CNTRL_MASK | BitRateControl parameter Mask <br> register |
| MFX_VP8_CNTRL_STATUS | RitRateControl parameter Status <br> register |
| Final Bitstream Byte count | RO |
| MFX_VP8_FRM_BYTE_CNT | Final Bitstream Zero Padding Byte <br> count |
| RO | RO |

The following registers are the same as above except they have a different Address Offset. They are used if the second VDbox (VP8 Encoder) exists.

| Register Name | Rescription | Register <br> Type | Address <br> Offset | Dec/Enc |
| :--- | :--- | :--- | :--- | :--- |
| MFX_VP8_CNTRL_MASK | BitRateControl parameter Mask <br> register | RO | 1 C900 | Enc |
| MFX_VP8_CNTRL_STATUS | BitRateControl parameter Status <br> register | RO | 1 C904 | Enc |
| MFX_VP8_FRM_BYTE_CNT | Final Bitstream Byte count | RO | 1 C908 | Enc |
| MFX_VP8_FRM_ZERO_PAD | Final Bitstream Zero Padding Byte <br> count | RO | 1 C90B | Enc |
| MFX_VP8_BRC_DQindex | BitRateControl Delta Qindex | RO | 1 C910 | Enc |
| MFX_VP8_BRC_DLoopFilter | BitRateControl Delta LoopFilter | RO | 1 C914 | Enc |
| MFX_VP8_BRC_CumulativeDQindex01 | BitRateControl Cumulative Delta <br> Qindex for Seg0/1 | RW | 1 C918 | Enc |
| MFX_VP8_BRC_CumulativeDQindex23 | BitRateControl Cumulative Delta <br> Qindex for Seg2/3 | RW | 1 C91C | Enc |
| MFX_VP8_BRC_CumulativeDLoopFilter01 | BitRateControl Cumulative Delta <br> LoopFilter for Seg0/1 | RW | 1 C920 | Enc |
| MFX_VP8_BRC_CumulativeDLoopFilter23 | BitRateControl Cumulative Delta <br> LoopFilter for Seg2/3 | RW | 1 C924 | Enc |
| MFX_VP8_BRC_Convergence_Status | BitRateControl Convergence Status | RW | 1 C928 | Enc |

## Row Store Sizes and Allocations

|  | AVC | VC1 | MPEG2 | JPEG | IT | ENC | SEC ENC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| vin_vmx_pixcoefind addr[31:6] | Bitstream | Bitstream | Bitstream | Bitstream | VDS COEF | Orig Pix | BSP data |
| vin_vmx_mvbsdrs_ addr[31:6] | VAD BSD |  | VMD RS |  | VDS MV | MPC MV |  |
| vin_vmx_mpcildbmpr_ addr[31:6] | VAM MPR |  |  |  | VDS ILDB | MPC RS |  |
| ```vin_vmx_dmv*_ addr[31:6]``` | VAM DMV | VCP DMV |  |  |  |  |  |
| vin_vmx_bp_addr [31:0] |  | VCP BP |  |  |  |  |  |


| Write | Surf Size |
| :---: | :---: |
| Read |  |

MPEG2 VLD Decoding Mode :
use BSD Row Store only, and
MPEG2 IT Decoding Mode :
MPEG2 IT mode does not need row-store
JPEG VLD Decoding Mode : no row store is needed

## VDBOX Registers

This section describes the VDBOX Command Memory Interface registers.

## MMIO Ranges

MMIO ranges for media are described in this section. The base address of $\operatorname{MFX}(x), \operatorname{VCS}(x), \operatorname{VECS}(x)$, HEVC(x) are modified.

HEVC MMIO is split into two ranges as HEVC is split into frontend and Backend. The x value can range from 0 through 7.

The address offset is defined in hierarchical manner. Each VDBOX has 16 KB of MMIO address range and is allocated as shown in the table below. Unallocated address with-in 16KB space would be claimed by HEVCFE for writes and read zeros.

Offset Address of Each Engines:

| UNIT | Address | Size |
| :--- | :---: | :---: |
| VCS (range 0) | $0 \times 0000-0 \times 07 F F$ | 2 KB |
| MFX Pipe (VIN) | $0 \times 0800-0 \times 0 F F F$ | 2 KB |
| VCS (range 1) | $0 \times 1000-0 \times 1 \mathrm{FFF}$ | 4 KB |
| HEVC Pipe (HWM) | $0 \times 2800-0 \times 2 \mathrm{AFF}$ | 750 B |
| AVP Pipe (AWM) | $0 \times 2 \mathrm{~B} 00-0 \times 2 \mathrm{CFF}$ | 500 B |
| VDENC | $0 \times 2 \mathrm{D} 00-0 \times 2 \mathrm{DFF}$ | 1 KB |
| Reserved | $0 \times 2 \mathrm{E} 00-0 \times 3 \mathrm{EFF}$ | 4096 B |
| CFCFG | $0 \times 3 \mathrm{~F} 00-0 \times 3 \mathrm{FFF}$ | 128 B |
| SCR (no mmio space but MsgCh endpoints) |  |  |
| Total allocation: |  | 12.5 KB |

VDBOX and VEBOX Offset Table:

| Media Boxes | Base Address | Offset Range | Size | Media sliceid[2:0] | Media subsliceid[1:0] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDBOX0 | 0x1C_0000 | 0x0000-0x3FFF | 16KB | 000 | 00 |
| VDBOX1 | 0x1C_4000 | 0x0000-0x3FFF | 16KB | 000 | 01 |
| VEBOXO | 0x1C_8000 | 0x0000-0x3FFF | 16KB | 000 | 00 |
| VDBOX2 | 0x1D_0000 | 0x0000-0x3FFF | 16KB | 001 | 00 |
| VDBOX3 | 0x1D_4000 | 0x0000-0x3FFF | 16KB | 001 | 01 |
| VEBOX1 | 0x1D_8000 | 0x0000-0x3FFF | 16KB | 001 | 00 |
| VDBOX4 | 0x1E_0000 | 0x0000-0x3FFF | 16KB | 010 | 00 |
| VDBOX5 | 0x1E_4000 | 0x0000-0x3FFF | 16KB | 010 | 01 |
| VEBOX2 | 0x1E_8000 | 0x0000-0x3FFF | 16KB | 010 | 00 |
| VDBOX6 | 0x1F_0000 | 0x0000-0x3FFF | 16KB | 011 | 00 |
| VDBOX7 | 0x1F_4000 | 0x0000-0x3FFF | 16KB | 011 | 01 |
| VEBOX3 | 0x1F_8000 | 0x0000-0x3FFF | 16KB | 011 | 00 |

Media VEBOX
This chapter describes the VEBOX Media Engine.

## Media VEBOX Introduction

The VEBOX is an independent pipe with a variety of image enhancement functions.
The following sections are contained in Media VEBOX:

| Feature |
| :--- |
| Denoise |
| Deinterlacer |
| Image Enhancement/Color Processing (IECP) |
| Capture Pipe |
| VEBOX State |
| VEBOX Surface State |
| VEB DI IECP Commands |
| Command Stream Backend - Video |
| Video Enhancement Engine Functions |

The IECP consists of these functions:

| Feature |
| :--- |
| STD - Skin Tone Detection detects colors which might represent skin. |
| STE - Skin Tone Enhancement modifies colors marked by STD. |
| GCC - Gamut Compression |
| ACE - Automatic Contrast Enhancement changes luma values to enhance contrast. |
| TCC - Total Color Control allows UV values to be modified to adjust color saturation. |
| ProcAmp - implements the ProcAmp DDI functions to modify the brightness, contrast, hue, and saturation. |
| CSC - Color Space Conversion |
| GEE - Gamut Expansion and Color Correction in Linear RGB Space |

## Programming Note

The input and output dimensions are restricted to 16 K for VEBOX DN/DI/IECP/Capture Pipe.

## VEBOX State and Primitive Commands

Every engine can have internal state that can be common and reused across the data entities it processes instead of reloading for every data entity.
There are two kinds of state information:

1. Surface state or state of the input and output data containers.
2. Engine state or the architectural state of the processing unit.

For example, in the case of DN/DI, architectural state information such as denoise filter strength can be the same across frames. This section gives the details of both the surface state and engine state.

Each frame should have these commands, in this order:

1. VEBOX_State
2. VEBOX_Surface_state for input \& output
3. VEB_DI_IECP

Alternatively, VEBOX_Tiling_Convert can be used instead of VEB_DI_IECP.

## VEBOX State

This chapter discusses various commands that control the internal functions of the VEBOX. The following commands are covered:

| Command |
| :--- |
| DN/DI State Table Contents |
| VEBOX_IECP_STATE |
| VEBOX_FORWARD_GAMMA_CORRECTION_STATE |
| VEBOX_STATE |
| VEBOX_Ch_Dir_Filter_Coefficient |

## DN-DI State Table Contents

This section contains tables that describe the state commands that are used by the Denoise and Deinterlacer functions.
VEBOX_DNDI_STATE

## VEBOX_IECP_STATE

For all piecewise linear functions in the following table, the control points must be monotonically increasing (increasing continuously) from the lowest control point to the highest. Functions which have bias/correction values associated with each control point have the additional restriction that any control points which have the same value must also have the same bias/correction value. The piecewise linear functions include:

- For Skin Tone Detection:
- Y_point_4 to Y_point_0
- P3L to POL
- P3U to POU
- SATP3 to SATP1
- HUEP3 to HUEP1
- SATP3_DARK to SATP1_DARK
- HUEP3_DARK to HUEP1_DARK
- For ACE:
- Ymax, Y10 to Y1 and Ymin
- There is no state variable to set the bias for Ymin and Ymax. The biases for these two points are equal to the control point values: B0 = Ymin and B11 = Ymax. That means that if control points adjacent to Ymin and Ymax have the same value as $Y \min / Y m a x$ then the biases must also be equal to the $Y m i n / Y m a x$ control points based on the restriction mentioned above.
- Forward Gamma correction
- Gamma correction table ( 1 K points $\&$ correction values)
- Gamut Expansion:
- Gamma Correction (256 points \& correction values)

Inverse Gamma Correction (256 points \& correction values)

| Command |
| :--- |
| VEBOX_STD_STE_STATE |
| VEBOX_ACE_LACE_STATE |
| VEBOX_TCC_STATE |
| VEBOX_PROCAMP_STATE |
| VEBOX_CSC_STATE |
| VEBOX_ALPHA_AOI_STATE |
| VEBOX_CCM_STATE |
| VEBOX_FRONT_END_CSC_STATE |
| VEBOX_GAMUT_CONTROL_STATE |
| Gamut_Expansion_Gamma_Correction |
| VEBOX_VERTEX_TABLE |
| VEBOX_CAPTURE_PIPE_STATE |
| VEBOX_FORWARD_GAMMA_CORRECTION_STATE |
| VEBOX_RGB_TO_GAMMA_CORRECTION |

## VEBOX Surface State

VEBOX_SURFACE_STATE

## Surface Format Restrictions

The surface formats and tiling allowed are restricted, depending on which function is consuming or producing the surface.

## Surface Format Restrictions

| FourCC Code | Format | DN/DI Input | DN/DI <br> Output | IECP <br> Input | IECP <br> Output | Capture Output | Scalar Input/Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YUYV | YCRCB_NORMAL (4:2:2) | X | X | X | X | X | X |
| VYUY | YCRCB_SwapUVY (4:2:2) | $x$ | X | X | X | X | X |
| YVYU | YCRCB_SwapUV (4:2:2) | X | X | X | X | X | X |
| UYVY | YCRCB_SwapY (4:2:2) | X | X | X | X | X | X |
| Y8 | Y8 Monochrome | $x$ | X | X | X | X | X |
| NV12 | NV12 (4:2:0 with interleaved U/V) | X | X | X | X | X | X |
| AYUV | 4:4:4 with Alpha (8-bit per channel) |  |  | X | X | X | X |
| Y216 | 4:2:2 packed 16-bit |  |  | X | X | X | X |
| Y416 | 4:4:4 packed 16-bit |  |  | X | X | X | X |
| Y410 | 4:4:4 packed 10-bit |  |  |  | X | X | X |
| P216 | 4:2:2 planar 16-bit |  |  | X | X | X | X |
| P016 | 4:2:0 planar 16-bit |  |  | X | X | X | X |
| Y16 | Y16 Monochrome | X | X | X | X | X | X |
|  | RGBA 10:10:10:2 |  |  |  | X | X |  |
|  | RGBA 8:8:8:8 | Spatial DN |  | X | X | X |  |
|  | RGBA 16:16:16:16 | Spatial DN |  | X | X | X |  |
|  | BGRA 8:8:8:8 |  |  |  | X | X |  |
| Tiling |  |  |  |  |  |  |  |
|  | Tile Y | X | X | X | X | X | X |
|  | Tile X | X | X | X | X | X | X |
|  | Linear | X | X | X | X | X | X |

## intel.

Surface Format Restrictions

| FourCC Code | Format | DN Input/Output | DI Input/Output | IECP <br> Input | IECP <br> Output | Capture Output | Scalar Input/Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YUYV | YCRCB_NORMAL (4:2:2) | X | X | X | X | X | X |
| VYUY | YCRCB_SwapUVY (4:2:2) | X | X | X | X | X | X |
| YVYU | YCRCB_SwapUV (4:2:2) | X | X | X | X | X | X |
| UYVY | YCRCB_SwapY (4:2:2) | X | X | X | X | X | X |
| Y8 | Y8 Monochrome | X | X | X | X | X | X |
| NV12 | NV12 (4:2:0 with interleaved U/V) | X | X | X | X | X | X |
| AYUV | 4:4:4 with Alpha (8-bit per channel) | X | Output only | X | X | X | X |
| Y216 | 4:2:2 packed 16-bit | X | X | X | X | X | X |
| Y416 | 4:4:4 packed 16-bit | X | Output only | X | X | X | X |
| Y410 | 4:4:4 packed 10-bit | X | Output only | X | X | X | X |
| P216 | 4:2:2 planar 16-bit | X | X | X | X | X | X |
| P016 | 4:2:0 planar 16-bit | X | X | X | X | X | X |
| Y16 | Y16 Monochrome | X | X | X | X | X | X |
|  | RGBA 10:10:10:2 |  |  |  | X | X |  |
|  | RGBA 8:8:8:8 | Spatial DN |  | X | X | X |  |
|  | RGBA 16:16:16:16 | Spatial DN |  | X | X | X |  |
|  | BGRA 8:8:8:8 |  |  |  | X | X |  |
| Tiling |  |  |  |  |  |  |  |
|  | Tile Y | X | X | X | X | X | X |
|  | Tile X | X | X | X | X | X | X |
|  | Linear | X | X | X | X | X | X |


| Feature |
| :--- |
| Surfaces are 4 kb aligned, chroma X offset is cache line aligned (16 byte). |
| If Y8/Y16 is used as the input format, it must also be used for the output format (chroma is not created by VEBOX). |
| If IECP and either DN or DI are enabled at the same time, it is possible to select any input that is legal for DN/DI <br> and any output which is legal for IECP. The only exception is that if DN or DI are enabled, the IECP is not able to <br> output P216 and P016. |
| 16-bit data from IECP or DN is rounded when converting to 8-bit output formats. |
| High Speed Bypass has the same format limitations as IECP Input/Output, but the surface formats for the input and <br> output must be the same. |
| Capture Input is only linear Bayer Surface Format. |
| Input formats for Demosaic, White Balance, Vignette and Black Level Correction must be linear Bayer. |
| For capture pipe, we can support the combination of DN and P216 and P016. For capture pipe with a P016 output <br> the U/V output is not an average of the 4 component pixels, but the U/V for pixel 4 (the lower right pixel of the 4). <br> Output format Y410 is supported for DN, DI and DM modes only with IECP enabled. <br> In non IECP cases, default of "0xFFFF" is sent if output format requires alpha. <br> For DN 444 input formats interlaced input content is not supported <br> If IECP and either DN or DI are enabled at the same time, it is possible to select any input that is legal for DN/DI <br> and any output which is legal for IECP. |

## intel

## SFC

This chapter describes the SFC Media Engine.

## SFC Overview

Scaler \& Format Converter (SFC) pipeline is a multi-format scaling engine to accelerate several media usages and achieve ultra low-power video playback.

## Ultra Low-Power Usages

Several power saving techniques are brought into consideration and incorporated into the architecture of SFC pipeline: offloading from EU to fixed function to reduce Cdyn power, memory traffic reduction to lower IO and DDR power, and native surface support between acceleration engines.

Two ultra low-power playback modes are introduced to achieve sub 1-Watt solution: Decode->Scale-> Display (sprite) and Decode-> Image Enhancement-> Scale-> Display (sprite).


- In these two usages, SFC is fed by the decoder (VDBOX) and image enhancer (VEBOX) directly instead of writing to memory and read back from memory. A direct data bus is added between VD-to-SFC and VE-to-SFC. SFC will also include an internal store buffer to capture overlap pixel data between column/rows. In another word, the only IO traffic to DDR is the final scaled surface writes. All input and intermediate traffics related to SFC engine are confined inside GT and not expose to external components.
- EU-less usage: SFC is a fixed function engine architects to run concurrently along VDBOX or VEBOX. i.e. Decode and scaling will be happening at the same time, or Image enhancement and scaling will be occurring at the same time. It saves power by offloading the scaling workload off the media render engine to this dedicated engine which is much smaller.
- In both cases, scaling operation is the last processing step before final pixels are presented by the display engine. SFC is designed to generate output format native to display engine. This reduces the memory traffic caused by elimination of the extra memory copy used to convert the format incompatibility between engines. In addition, SFC supports 90 degree clockwise rotation of the final pixel surface for tablet space.
- SFC pipeline is chained together with VDBOX and VEBOX with direct interface and ability to run concurrently. VDBOX/VEBOX sends control parameters and pixel data directly to SFC through direct interface. This help reduces the IO and package power by eliminating the traffic to memory, and allows VD/VE to run concurrently along with SFC pipeline. SFC pipeline is a shared resource that can be called and accessed by VDBOX or VEBOX. A lock must be placed and granted with an acknowledgement ahead of transferring data to SFC. On completion, the lock must be removed to free up the shared resource (SFC).


## SFC Commands Definition

This section contains definitions for commands used with the scaler and format converter (SFC). These commands are sent from the VDBOX/VEBOX to the SFC pipeline.

SFC_AVS_LUMA_Coeff_Table
SFC_AVS_CHROMA_Coeff_Table
SFC_AVS_STATE
SFC_FRAME_START
SFC_LOCK
SFC_STATE


[^0]:    VP9 Frame statistics

