

Intel® Open Source HD Graphics, Intel Iris™ Graphics, and Intel Iris™ Pro Graphics

Programmer's Reference Manual

For the 2015 - 2016 Intel Core™ Processors, Celeron™ Processors, and Pentium™ Processors based on the "Skylake" Platform

Volume 2c: Command Reference: Registers

Part 2 – Registers M through Z

May 2016, Revision 1.0



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- No Derivative Works. You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2016, Intel Corporation. All rights reserved.



Table of Contents

Main Graphic Arbiter Error Report	2
Main Graphic Arbiter Error Report 2	6
Main Graphic Arbiter Error Report 3	7
MASTER_INT_CTL	10
Master Latency Timer	13
Master start timer	14
Maximum Latency	15
Max Outstanding Pending TLB Requests 0	16
Max Outstanding Pending TLB Requests 1	18
Max Outstanding Pending TLB Requests 2	20
Max Outstanding Pending TLB Requests 3	21
MAX Requests Allowed - GAM	23
MAX Requests Allowed - MFX	25
MAX Requests Allowed - VEBX and BLT	26
MBC Control Register	27
ME Data Registers Valid	29
Media0 MOCS Register0	30
Media0 MOCS Register1	32
Media0 MOCS Register2	34
Media0 MOCS Register3	36
Media0 MOCS Register4	38
Media0 MOCS Register5	40
Media0 MOCS Register6	42
Media0 MOCS Register7	44
Media0 MOCS Register8	46
Media0 MOCS Register9	48
Media0 MOCS Register10	50
Media0 MOCS Register11	52
Media0 MOCS Register12	54
Media0 MOCS Register13	56
Media0 MOCS Register14	58
Median MOCS Register15	60



Media0 MOCS Register16	62
Media0 MOCS Register17	64
Media0 MOCS Register18	66
Media0 MOCS Register19	68
Media0 MOCS Register20	70
Media0 MOCS Register21	72
Media0 MOCS Register22	74
Media0 MOCS Register23	76
Media0 MOCS Register24	78
Media0 MOCS Register25	80
Media0 MOCS Register26	82
Media0 MOCS Register27	84
Media0 MOCS Register28	86
Media0 MOCS Register29	88
Media0 MOCS Register30	90
Media0 MOCS Register31	92
Media0 MOCS Register32	94
Media0 MOCS Register33	96
Media0 MOCS Register34	98
Media0 MOCS Register35	100
Media0 MOCS Register36	102
Media0 MOCS Register37	104
Media0 MOCS Register38	106
Media0 MOCS Register39	108
Media0 MOCS Register40	110
Media0 MOCS Register41	112
Media0 MOCS Register42	114
Media0 MOCS Register43	116
Media0 MOCS Register44	118
Media0 MOCS Register45	120
Media0 MOCS Register46	122
Media0 MOCS Register47	124
Media0 MOCS Register48	126
Media0 MOCS Register49	128



Media0 M	OCS Register50	130
Media0 M	OCS Register51	132
Media0 M	OCS Register52	134
Media0 M	OCS Register53	136
Media0 M	OCS Register54	138
Media0 M	OCS Register55	140
Media0 M	OCS Register56	142
Media0 M	OCS Register57	144
Media0 M	OCS Register58	146
Media0 M	OCS Register59	148
Media0 M	OCS Register60	150
Media0 M	OCS Register61	152
Media0 M	OCS Register62	154
Media0 M	OCS Register63	156
Media1 M	OCS Register0	158
Media1 M	OCS Register1	160
Media1 M	OCS Register2	162
Media1 M	OCS Register3	164
Media1 M	OCS Register4	166
Media1 M	OCS Register5	168
Media1 M	OCS Register6	170
Media1 M	OCS Register7	172
Media1 M	OCS Register8	174
Media1 M	OCS Register9	176
Media1 M	OCS Register10	178
Media1 M	OCS Register11	180
Media1 M	OCS Register12	182
Media1 M	OCS Register13	184
Media1 M	OCS Register14	186
Media1 M	OCS Register15	188
Media1 M	OCS Register16	190
Media1 M	OCS Register17	192
Media1 M	OCS Register18	194
Media1 M	OCS Register19	196



Media1	MOCS Register20	198
Media1	MOCS Register21	200
Media1	MOCS Register22	202
Media1	MOCS Register23	204
Media1	MOCS Register24	206
Media1	MOCS Register25	208
Media1	MOCS Register26	210
Media1	MOCS Register27	212
Media1	MOCS Register28	214
Media1	MOCS Register29	216
Media1	MOCS Register30	218
Media1	MOCS Register31	220
Media1	MOCS Register32	222
Media1	MOCS Register33	224
Media1	MOCS Register34	226
Media1	MOCS Register35	228
Media1	MOCS Register36	230
Media1	MOCS Register37	232
Media1	MOCS Register38	234
Media1	MOCS Register39	236
Media1	MOCS Register40	238
Media1	MOCS Register41	240
Media1	MOCS Register42	242
Media1	MOCS Register43	244
Media1	MOCS Register44	246
Media1	MOCS Register45	248
Media1	MOCS Register46	250
Media1	MOCS Register47	252
Media1	MOCS Register48	254
Media1	MOCS Register49	256
Media1	MOCS Register50	258
Media1	MOCS Register51	260
Media1	MOCS Register52	262
Media1	MOCS Register53	264



Media1 MOCS Register54	. 266
Media1 MOCS Register55	. 268
Media1 MOCS Register56	. 270
Media1 MOCS Register57	. 272
Media1 MOCS Register58	. 274
Media1 MOCS Register59	. 276
Media1 MOCS Register60	. 278
Media1 MOCS Register61	. 280
Media1 MOCS Register62	. 282
Media1 MOCS Register63	. 284
Media 1 PGFET control register with lock	. 286
Media 1 Power Context Save request	. 288
Media 1 Power Down FSM control register with lock	. 289
Media 1 Power Gate Control Request	. 292
Media 1 Power on FSM control register with lock	. 293
Media 1 TLB Control Register	. 295
Media 2 PGFET control register with lock	. 296
Media 2 Power Context Save request	. 298
Media 2 Power Down FSM control register with lock	. 299
Media 2 Power Gate Control Request	. 302
Media 2Power on FSM control register with lock	. 303
Media 2 TLB Control Register	. 305
Media Control Surface Cache Invalidate	. 306
ME Message Trigger	. 309
Message Address	. 310
Message Control	. 311
Message Data	. 312
Message Register	. 313
Message Signaled Interrupts Capability ID	. 316
Messaging Register for GPMunit	. 317
Messaging Register for MDRBunit	. 320
Messaging Register for MGSRunit	. 321
Messaging Register for SPCunit	. 322
MFC_AVC_CABAC_INSERTION_COUNT	. 323



MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter	324
MFC Image Status Control	325
MFC Image Status Mask	326
MFC QP Status Count	327
MFD Error Status	328
MFD Picture Parameter	329
MFX_Memory_Latency_Count1	330
MFX0 Context Element Descriptor (High Part)	331
MFX0 Context Element Descriptor (Low Part)	332
MFX0 Context Element Descriptor (Low Part)	333
MFX0 Fault Counter	334
MFX0 Fixed Counter	335
MFX0 PDP0/PML4/PASID Descriptor (High Part)	336
MFX0 PDP0/PML4/PASID Descriptor (Low Part)	337
MFX0 PDP1 Descriptor Register (High Part)	338
MFX0 PDP1 Descriptor Register (Low Part)	339
MFX0 PDP2 Descriptor Register (High Part)	340
MFX0 PDP2 Descriptor Register (Low Part)	341
MFX0 PDP3 Descriptor Register (High Part)	342
MFX0 PDP3 Descriptor Register (Low Part)	343
MFX1 Context Element Descriptor (High Part)	344
MFX1 Context Element Descriptor (Low Part)	345
MFX1 Fault Counter	346
MFX1 Fixed Counter	347
MFX1 PDP0/PML4/PASID Descriptor (High Part)	348
MFX1 PDP0/PML4/PASID Descriptor (Low Part)	349
MFX1 PDP1 Descriptor Register (High Part)	350
MFX1 PDP1 Descriptor Register (Low Part)	351
MFX1 PDP2 Descriptor Register (High Part)	352
MFX1 PDP2 Descriptor Register (Low Part)	353
MFX1 PDP3 Descriptor Register (High Part)	354
MFX1 PDP3 Descriptor Register (Low Part)	355
MFX Frame BitStream SE/BIN Count	356
MFX Frame Macroblock Count	357



MFX Frame Motion Comp Miss Count	358
MFX Frame Motion Comp Read Count	359
MFX Frame Performance Count	360
MFX Frame Row-Stored/BitStream Read Count	361
MFX LRA 0	362
MFX LRA 1	363
MFX LRA 2	364
MFX LRA SL1 0	365
MFX LRA SL1 1	366
MFX LRA SL1 2	367
MFX Memory Latency Count2	368
MFX Memory Latency Count3	369
MFX Memory Latency Count4	370
MFX Pipeline Status Flags	371
MFX SFC LOCK Request	373
MFX SFC LOCK Status	374
MFX Slice Performance Count	375
MGSR2GAM Message Register	376
MGSR Control Register 1	379
MGSR Program Register 1	380
MGSR Program Register 2	382
MGSR Program Register 3	383
MGSR Program Register 4	384
Minimum Grant	385
Mirror of Base Data of Stolen Memory	386
Mirror of Capabilities A	387
Mirror of Capabilities B	390
Mirror of Device Enable	393
Mirror of DSMBASE	395
Mirror of EMRR Base LSB	396
Mirror of EMRR Base MSB	397
Mirror of EU Disable Fuses - Register0	398
Mirror of EU Disable Fuses - Register1	399
Mirror of EU Disable Fuses - Register2	400



Mirror of FUSE1 Control DW	. 401
Mirror of FUSE2 Control DW	. 403
Mirror of Global Command Register	. 405
Mirror of GMCH Graphics Control	. 409
Mirror of GMCH Graphics Control Register	. 411
Mirror of Graphics Translation Table and Memory Mapped Range Address	. 413
Mirror of Graphics Translation Table and Memory Mapped Range Address UDW	. 414
Mirror of GSMBASE	. 415
Mirror of PCICMD MAE/BME	. 416
Misc Clocking / Reset Control Registers	. 418
MISC CTX control register	. 420
Misc Reset Control Register	. 421
MMCD Misc Control	. 422
Mode Register for GAB	. 424
Mode Register for GAC	. 425
Mode Register for GAFS	. 426
Mode Register for Software Interface	. 427
MTRR Capability Register 0	. 431
MTRR Capability Register 1	. 432
MTRR Default Type Register 0	. 433
MTRR Default Type Register 1	. 434
MT Virtual Page Address Registers	. 435
Multi Size Aperture Control	. 436
NDE_RSTWRN_OPT	. 437
NFADFL Count Current El	. 438
NFADFL Count Previous El	. 439
NOP Identification Register	. 440
Null Range 0 Base Register	. 441
Null Range 1 Base Register	. 442
OA Interrupt Mask Register	. 443
OA TLB Control Register	. 444
Observation Architecture Buffer	. 445
Observation Architecture Control	. 447
Observation Architecture Control Context ID	. 449



Observation Architecture Control per Context	450
Observation Architecture Head Pointer	452
Observation Architecture Report Trigger 2	453
Observation Architecture Report Trigger 6	457
Observation Architecture Report Trigger Counter	460
Observation Architecture Start Trigger 5	461
Observation Architecture Start Trigger Counter	462
Observation Architecture Status Register	463
Observation Architecture Tail Pointer	466
Outstanding Page Request Allocation	467
Outstanding Page Request Capacity	468
Page Directory Pointer Descriptor - PDP0/PML4/PASID	469
Page Directory Pointer Descriptor - PDP1	471
Page Directory Pointer Descriptor - PDP2	472
Page Directory Pointer Descriptor - PDP3	473
Page Request Control	474
Page Request Extended Capability Header	475
Page Request Queue Address Register 0	476
Page Request Queue Address Register 1	477
Page Request Queue Head Register 0	478
Page Request Queue Head Register 1	479
Page Request Queue Tail Register 0	480
Page Request Queue Tail Register 1	481
Page Request Status	482
PAK_Stream-Out Report (Errors)	484
PAK_Stream-Out Report (Warnings)	485
PAK Report Running Status	486
PAL_EXT_GC_MAX	487
PAL_GC_MAX	489
PAL_LGC	491
PAL_PREC_DATA	493
PAL_PREC_INDEX	495
PASID Capability	497
PASID Control	498



PASID Extended Capability Header	499
PAT Index	500
PAT Index High	501
PAT Index Low	502
PCI Command	503
PCI Express Capability	505
PCI Express Capability Header	506
PCI Express Device Capabilities	507
PCI Express Device Control	509
PCI Express Device Status	512
PCI Status	514
PCU Interrupt Definition	516
Pending Head Pointer Register	. 517
Performance Counter 1 LSB	519
Performance Counter 1 MSB	520
Performance Counter 2 LSB	522
Performance Counter 2 MSB	. 523
Performance Matrix Events LSB	525
Performance Matrix Events MSB	529
Per-process GTT Page Directory Pointer 0	531
Per-process GTT Page Directory Pointer 1	532
Per-process GTT Page Directory Pointer 2	. 533
Per-process GTT Page Directory Pointer 3	534
PIPE_BOTTOM_COLOR	535
PIPE_FLIPCNT	. 537
PIPE_FLIPTMSTMP	538
PIPE_FRMCNT	539
PIPE_FRMTMSTMP	540
PIPE_MISC	541
PIPE_SCANLINE	545
PIPE_SCANLINECOMP	547
PIPE_SRCSZ	550
PLANE_AUX_DIST	552
PLANE BUF CFG	555



PLANE_CTL	559
PLANE_GAMC	567
PLANE_GAMC16	574
PLANE_GAMC17	577
PLANE_KEYMAX	580
PLANE_KEYMSK	582
PLANE_KEYVAL	585
PLANE_LEFT_SURF	587
PLANE_OFFSET	589
PLANE_POS	593
PLANE_SIZE	595
PLANE_STRIDE	598
PLANE_SURF	601
PLANE_SURFLIVE	604
PLANE_WM	608
PORT_CLK_SEL	613
Power Clock State Register	614
Power Context Save	616
Power context Save Register for LPFC	618
Power Context Save request	619
PP_CONTROL	620
PP_DIVISOR	622
PP_OFF_DELAYS	623
PP_ON_DELAYS	624
PP_STATUS	625
PPGTT Page Fault Data Registers	626
Predicate Rendering Data Result	627
Predicate Rendering Data Result 1	628
Predicate Rendering Data Result 2	629
Predicate Rendering Data Storage	630
Predicate Rendering Temporary Register0	631
Predicate Rendering Temporary Register1	632
Preemption Hint	633
Preemption Hint Upper DWord	636



Primitives Generated By VF	637
Private PAT	638
Private PAT	639
PS_CTRL	640
PS_ECC_STAT	644
PS_HPHASE	646
PS_HSCALE	648
PS_PWR_GATE	650
PS_VPHASE	652
PS_VSCALE	655
PS_WIN_POS	657
PS_WIN_SZ	659
PS Depth Count	661
PS Depth Count for Slice0	662
PS Depth Count for Slice1	663
PS Depth Count for Slice2	664
PS Depth Count for Slice3	665
PS Invocation Count	666
PS Invocation Count for Slice0	667
PS Invocation Count for Slice1	668
PS Invocation Count for Slice2	669
PS Invocation Count for Slice3	670
PSR_EVENT	671
PSR_MASK	675
PSR2_CTL	678
PSR2_MAN_TRK_CTL	681
PSR2_STATUS	682
PSR2_SU_ECC_STAT	685
PSR2_SU_STATUS	686
PTE SW Fault Repair High	687
PTE SW Fault Repair Low	688
PWRCTXSAVE Message Register for Boot Controller Unit	689
PWR_WELL_CTL	690
RAM Clock Gating Control 1	694



RAM Clock Gating Control 2	700
RAWCLK_FREQ	705
RC6 Context Base	706
RC6 LOCATION	707
RCC LRA 0	708
RCC LRA 1	709
RCC LRA 1	711
RCC Virtual page Address Registers	712
RCZ Virtual Page Address Registers	713
Ready Bit Vector 0 for TLBPEND registers	714
Ready Bit Vector 1 for TLBPEND registers	715
Render TLB Control Register	716
Reported BitRateControl Convergence Status	717
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01	718
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23	720
Reported BitRateControl CumulativeDeltaQindex and Qindex 01	722
Reported BitRateControl CumulativeDeltaQindex and Qindex 23	723
Reported BitRateControl DeltaLoopFilter	724
Reported BitRateControl DeltaQindex	725
Reported BitRateControl parameter Mask	726
Reported BitRateControl parameter Status	728
Reported Bitstream Output Bit Count for Syntax Elements Only	730
Reported Bitstream Output Bit Count for Syntax Elements Only Register	731
Reported Bitstream Output Byte Count per Frame Register	732
Reported Bitstream Output CABAC Bin Count Register	733
Reported Bitstream Output CABAC Insertion Count	734
Reported Final Bitstream Byte Count	735
Reported Frame Zero Padding Byte Count	736
Reported Timestamp Count	737
Report Queue CFG HI	739
Report Queue CFG LO	740
Reset Control Register	741
Reset Flow Control Messages	743
Resource Streamer Context Offset	746



Resource Streamer Preemption Status	747
Revision Identification	748
RING_BUFFER_HEAD_PREEMPT_REG	749
Ring Buffer Control	751
Ring Buffer Head	754
Ring Buffer Start	756
Ring Buffer Tail	757
Root Table Address Pointer Value First 31_0	759
Root Table Address Pointer Value Second 31_0	760
RPM Context Image Interface	761
RS_PREEMPT_STATUS_UDW	762
RS Preemption Hint	763
RS Preemption Hint UDW	765
Sampler Busy per Subslice	766
Sampler control register	767
SAMPLER EU STALL	768
SAMPLER Mode Register	769
Save Timer	770
SBLC_PWM_CTL1	772
SBLC_PWM_CTL2	773
SCRATCH1	774
SCRATCH 2 for LNCFunit	776
SCRATCH2 Register	777
SCRATCH for LNCFunit	778
Second Buffer Size	780
Second Level Batch Buffer Head Pointer Preemption Register	781
Second Level Batch Buffer Head Pointer Register	783
Second Level Batch Buffer State Register	785
Second Level Batch Buffer Upper Head Pointer Preemption Register	787
Second Level Batch Buffer Upper Head Pointer Register	788
Semaphore Polling Interval on Wait	789
SF ACTIVE STALL Event	790
SFUSE_STRAP	791
SHOTPLUG_CTL	792



SHOTPLUG_CTL2	795
SHPD_FILTER_CNT	797
SHPD_PULSE_CNT	798
SINTERRUPT	800
Slice 0 PGFET control register with lock	802
Slice 0 Power Context Save request	804
Slice 0 Power Down FSM control register with lock	805
Slice 0 Power Gate Control Request	808
Slice 0 Power on FSM control register with lock	809
Slice 0 SubSlice 0 PGFET control register with lock	811
Slice 0 SubSlice 1 PGFET control register with lock	813
Slice 0 SubSlice 1 Power Context Save request	815
Slice 0 SubSlice 1 Power Down FSM control register with lock	816
Slice 0 SubSlice 1 Power Gate Control Request	819
Slice 0 SubSlice 1 Power on FSM control register with lock	820
Slice 0 SubSlice 2 PGFET control register with lock	822
Slice 0 SubSlice 2 Power Context Save request	824
Slice 0 SubSlice 2 Power Down FSM control register with lock	825
Slice 0 SubSlice 2 Power Gate Control Request	828
Slice 0 SubSlice 2 Power on FSM control register with lock	829
slice 1 PGFET control register with lock	831
slice 1 Power Context Save request	833
slice 1 Power Down FSM control register with lock	834
slice 1 Power Gate Control Request	837
slice 1 Power on FSM control register with lock	838
slice 2 PGFET control register with lock	840
slice 2 Power Context Save request	842
slice 2 Power Down FSM control register with lock	843
slice 2 Power Gate Control Request	846
slice 2 Power on FSM control register with lock	847
Snoop control register	849
Software SCI	852
Software SMI	853
South Display Engine Interrupt Bit Definition	854



SQ Error Status	856
SQ RO Port Decode Error Address LSB	857
SQ RO Port Decode Error Address MSB	858
SQ RW Port Decode Error Address LSB	859
SQ RW Port Decode Error Address MSB	860
SRD_CTL	861
SRD_IIR	865
SRD_IMR	866
SRD_PERF_CNT	867
SRD_STATUS	869
Stream Output Num Primitives Written Counter	873
Stream Output Primitive Storage Needed Counters	874
Stream Output Write Offsets	875
SubSlice 0 Power Context Save request	876
SubSlice0 Power Down FSM control register with lock	877
SubSlice 0 Power Gate Control Request	880
SubSlice 0 Power on FSM control register with lock	881
Subsystem Identification	883
Subsystem Vendor Identification	884
Super Queue GFX cycle Options register	885
Super Queue Internal Cnt Register I	887
Super Queue Internal Counters Register II	889
SWF	892
Thread Dispatched Count Register	893
Thread Faulted Count Register	894
Thread Fault Status Register 0	895
Thread Fault Status Register 1	896
Thread Load Status Register 0	897
Thread Load Status Register 1	898
Thread Mode Register	899
Thread Restart Control Register	902
THREADS ALLOCATED PER SUBSLICE	903
TiledResources Invalid Tile Detection Register	904
TiledResources Invalid Tile Detection Register	905



TiledResources Null Tile Detection Register	906
Tiled Resources Translation Table Control Register	907
Tiled Resources Translation Table Control Registers	908
TiledResources VA Detection Registers	909
TiledResources VA Detection Registers	910
Tiled Resources VA Translation Table L3 ptr - DW0	911
Tiled Resources VA Translation Table L3 ptr - DW1	912
TiledResources VA TransIn Table L3 ptr - DW0	913
TiledResources VA Transln Table L3 ptr- DW1	914
Tiled Resources Wrapper Write Data Port arbitration	915
TIMESTAMP_CTR	917
TLB_RD_ADDRESS Register	918
TLB_RD_DATA0 Register	919
TLB_RD_DATA1 Register	920
TOUCH_MSG_ADDR	921
TRANS_CLK_SEL	922
TRANS_CONF	924
TRANS_DDI_FUNC_CTL	926
TRANS_FRM_TIME	931
TRANS_HBLANK	932
TRANS_HSYNC	934
TRANS_HTOTAL	936
TRANS_MSA_MISC	938
TRANS_MULT	940
TRANS_SPACE	942
TRANS_STEREO3D_CTL	944
TRANS_VBLANK	948
TRANS_VSYNC	950
TRANS_VSYNCSHIFT	952
TRANS_VTOTAL	954
TRNULLDETCT	956
Unit Level Clock Gating Control 1	957
Unit Level Clock Gating Control 2	964
Unit Level Clock Gating Control 3	970



Unit Level Clock Gating Control 4	976
Unit Level Clock Gating Control 5	982
Unit Level Clock Gating Control 6	988
Unit Level Clock Gating Control 7	993
Unit Level Clock Gating Control 8	999
Unit Level Clock Gating Control 9	1005
UNSLICE FF TDL Queues Full Event	1006
UNSLICE FF THREADS MAX LOADED	1007
Unslice Frequency Threshold Comparator 2 Count	1008
Unslice Frequency Threshold Comparator 3 Count	1009
URB Context Offset	1010
UTIL_PIN_CTL	1011
Valid Bit Vector 0 for CVS	1013
Valid Bit Vector 0 for L3	1014
Valid Bit Vector 0 for MFX	1015
Valid Bit Vector 0 for MFX SL1	1016
Valid Bit Vector 0 for MTTLB	1017
Valid Bit Vector 0 for MTVICTLB	1018
Valid Bit Vector 0 for RCC	1019
Valid Bit Vector 0 for RCCTLB	1020
Valid Bit Vector 0 for RCZTLB	1021
Valid Bit Vector 0 for TLBPEND registers	1022
Valid Bit Vector 0 for VEBX	1023
Valid Bit Vector 0 for Z	1024
Valid Bit Vector 1 for CVS	1025
Valid Bit Vector 1 for L3	1026
Valid Bit Vector 1 for MFX	1027
Valid Bit Vector 1 for MFX SL1	1028
Valid Bit Vector 1 for MTTLB	1029
Valid Bit Vector 1 for MTVICTLB	1030
Valid Bit Vector 1 for RCC	1031
Valid Bit Vector 1 for RCCTLB	1032
Valid Bit Vector 1 for RCZTLB	1033
Valid Bit Vector 1 for TLBPEND registers	1034



Valid Bit Vector 1 for VEBX	1035
Valid Bit Vector 1 for Z	1036
Valid Bit Vector 2 for CVS	1037
Valid Bit Vector 2 for GAB	1038
Valid Bit Vector 2 for L3	1039
Valid Bit Vector 2 for MFX	1040
Valid Bit Vector 2 for MFX SL1	1041
Valid Bit Vector 2 for RCC	1042
Valid Bit Vector 2 for VEBX	1043
Valid Bit Vector 2 for Z	1044
Valid Bit Vector 3 for CVS	1045
Valid Bit Vector 3 for L3	1046
Valid Bit Vector 3 for MFX	1047
Valid Bit Vector 3 for MFX SL1	1048
Valid Bit Vector 3 for RCC	1049
Valid Bit Vector 3 for VEBX	1050
Valid Bit Vector 3 for Z	1051
Valid Bit Vector 4 for L3	1052
Valid Bit Vector 4 for MFX	1053
Valid Bit Vector 4 for MFX SL1	1054
Valid Bit Vector 4 for RCC	1055
Valid Bit Vector 4 for VEBX	1056
Valid Bit Vector 4 for Z	1057
Valid Bit Vector 5 for L3	1058
Valid Bit Vector 5 for MFX	1059
Valid Bit Vector 5 for MFX SL1	1060
Valid Bit Vector 5 for RCC	1061
Valid Bit Vector 5 for VEBX	1062
Valid Bit Vector 5 for Z	1063
Valid Bit Vector 6 for L3	1064
Valid Bit Vector 6 for MFX	1065
Valid Bit Vector 6 for MFX SL1	1066
Valid Bit Vector 6 for RCC	1067
Valid Bit Vector 6 for Z	1068



Valid Bit Vector 7 for L3	1069
Valid Bit Vector 7 for MFX	1070
Valid Bit Vector 7 for MFX SL1	1071
Valid Bit Vector 7 for RCC	1072
Valid Bit Vector 7 for Z	1073
Valid Bit Vector 8 for L3	1074
Valid Bit Vector 8 for RCC	1075
Valid Bit Vector 8 for Z	1076
Valid Bit Vector 9 for L3	1077
Valid Bit Vector 9 for RCC	1078
Valid Bit Vector 9 for Z	1079
Valid Bit Vector 10 for L3	1080
Valid Bit Vector 10 for RCC	1081
Valid Bit Vector 10 for Z	1082
Valid Bit Vector 11 for L3	1083
Valid Bit Vector 11 for RCC	1084
Valid Bit Vector 11 for Z	1085
Valid Bit Vector 12 for L3	1086
Valid Bit Vector 12 for RCC	1087
Valid Bit Vector 12 for Z	1088
Valid Bit Vector 13 for L3	1089
Valid Bit Vector 13 for RCC	1090
Valid Bit Vector 13 for Z	1091
Valid Bit Vector 14 for L3	1092
Valid Bit Vector 14 for Z	1093
Valid Bit Vector 15 for L3	1094
Valid Bit Vector 15 for Z	1095
Valid Bit Vector 16 for L3	1096
Valid Bit Vector 17 for L3	1097
Valid Bit Vector 18 for L3	1098
Valid Bit Vector 19 for L3	1099
Valid Bit Vector 20 for L3	1100
Valid Bit Vector 21 for L3	1101
Valid Bit Vector 22 for L3	1102



Valid Bit Vector 23 for L3	1103
Valid Bit Vector for VLF	1104
Valid Bit Vector for VLFSL1	1105
VCS2 CSB Fifo Status Register	1106
VCW Clock Count	1107
VCW Internal Latency	1108
VCW Min Max Latency	1109
VCW Total Latency	1110
VCW XY position	1111
VEBOX MOCS Register0	1112
VEBOX MOCS Register1	1114
VEBOX MOCS Register2	1116
VEBOX MOCS Register3	1118
VEBOX MOCS Register4	1120
VEBOX MOCS Register5	1122
VEBOX MOCS Register6	1124
VEBOX MOCS Register7	1126
VEBOX MOCS Register8	1128
VEBOX MOCS Register9	1130
VEBOX MOCS Register10	1132
VEBOX MOCS Register11	1134
VEBOX MOCS Register12	1136
VEBOX MOCS Register13	1138
VEBOX MOCS Register14	1140
VEBOX MOCS Register15	1142
VEBOX MOCS Register16	1144
VEBOX MOCS Register17	1146
VEBOX MOCS Register18	1148
VEBOX MOCS Register19	1150
VEBOX MOCS Register20	1152
VEBOX MOCS Register21	1154
VEBOX MOCS Register22	1156
VEBOX MOCS Register23	1158
VEBOX MOCS Register24	1160



VEBOX MOCS Register25	1162
VEBOX MOCS Register26	1164
VEBOX MOCS Register27	1166
VEBOX MOCS Register28	1168
VEBOX MOCS Register29	1170
VEBOX MOCS Register30	1172
VEBOX MOCS Register31	1174
VEBOX MOCS Register32	1176
VEBOX MOCS Register33	1178
VEBOX MOCS Register34	1180
VEBOX MOCS Register35	1182
VEBOX MOCS Register36	1184
VEBOX MOCS Register37	1186
VEBOX MOCS Register38	1188
VEBOX MOCS Register39	1190
VEBOX MOCS Register40	1192
VEBOX MOCS Register41	1194
VEBOX MOCS Register42	1196
VEBOX MOCS Register43	1198
VEBOX MOCS Register44	1200
VEBOX MOCS Register45	1202
VEBOX MOCS Register46	1204
VEBOX MOCS Register47	1206
VEBOX MOCS Register48	1208
VEBOX MOCS Register49	1210
VEBOX MOCS Register50	1212
VEBOX MOCS Register51	1214
VEBOX MOCS Register52	1216
VEBOX MOCS Register53	1218
VEBOX MOCS Register54	1220
VEBOX MOCS Register55	1222
VEBOX MOCS Register56	1224
VEBOX MOCS Register57	1226
VEBOX MOCS Register58	1228



VEBOX MOCS Register59	1230
VEBOX MOCS Register60	1232
VEBOX MOCS Register61	1234
VEBOX MOCS Register62	1236
VEBOX MOCS Register63	1238
VEBOX TLB Control Register	1240
VEBX Context Element Descriptor (High Part)	1241
VEBX Context Element Descriptor (Low Part)	1242
VEBX Context Element Descriptor (Low Part)	1243
VEBX Fault Counter	1244
VEBX Fixed Counter	1245
VEBX LRA 0	1246
VEBX LRA 1	1247
VEBX PDP0/PML4/PASID Descriptor (High Part)	1248
VEBX PDP0/PML4/PASID Descriptor (Low Part)	1249
VEBX PDP1 Descriptor Register (High Part)	1250
VEBX PDP1 Descriptor Register (Low Part)	1251
VEBX PDP2 Descriptor Register (High Part)	1252
VEBX PDP2 Descriptor Register (Low Part)	1253
VEBX PDP3 Descriptor Register (High Part)	1254
VEBX PDP3 Descriptor Register (Low Part)	1255
VECS CSB Fifo Status Register	1256
Vendor Identification	1257
VEO Current Pipe 0 XY Register	1258
VEO DN Pipe 0 XY Register	1259
VEO DN Pipe 1 XY Register	1260
VEO DV Count Register	1261
VEO DV Hold Register	1262
VEO IECP DV Count Register	1265
VEO Previous Pipe 0 XY Register	1266
VEO State Register	1267
Vertex Fetch Context Offset	1269
VE SFC Forced Lock Acknowledgement Register	1270
VE SFC Forced Lock Register	1271



VE VFW SFC Usage Register	1272
VF Scratch Pad	1273
VFW Credit Count Register	1275
VGA_CONTROL	1276
VIC Virtual page Address Registers	1278
VIDEO_DIP_CTL	1279
VIDEO_DIP_DATA	1282
VIDEO_DIP_ECC	1285
VIDEO_DIP_GCP	1288
Video BIOS ROM Base Address	1290
VS Invocation Counter	1291
VTd Status	1292
Wait For Event and Display Flip Flags Register	1293
Wait For Event and Display Flip Flags Register 1	1298
Wait For Event and Display Flip Flags Register 2	1303
Walkers Fault Register	1309
Watchdog Counter	1310
Watchdog Counter Control	1311
Watchdog Counter Threshold	1313
Window Hardware Generated Clear Value	1314
WM_LINETIME	1315
WM_MISC	1316
WRID_VALID_REG0	1317
WRID_VALID_REG1	1318
WRID_VALID_REG2	1319
Write Watermark	1320
WRPLL_CTL	1321
ZTLB LRA 0	1323
ZTLB LRA 1	1324
ZTLB LRA 2	1326



Main Graphic Arbiter Error Report

		ERROR -	Main	Gra	aph	nic A	rbite	er Ei	rror R	eport		
Register	Spa				_					_		
Default Value:		e: 0x00000000										
Size (in b	oits):	32										
Address:		040A0h										
This reg	ister	is used to report diffe	erent erro	r cond	dition	ns. Error	bits ar	e writa	able.			
DWord							cription					
0	31	Reserved Error Bits	31									
		Default Value:								0b		
		Access:								R/W		
		Future Use.										
	30	Reserved Error Bits	30									
		Default Value:								0b		
		Access:								R/W		
		Future Use.								•		
	29	29 Reserved Error Bits 29										
		Default Value:								0b		
		Access:								R/W		
		Future Use.										
	28	Reserved Error Bits	28									
		Default Value:								0b		
		Access:								R/W		
		Future Use.										
	27	Reserved Error Bits	27									
		Default Value:								0b		
		Access:								R/W		
		Future Use.										
	26	Reserved Error Bits	26									
		Default Value:								0b		
		Access:								R/W		
		Future Use.										



	ERROR - Main Graphic	Arbiter Error Report				
25	Reserved Error Bits 25					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
24	Reserved Error Bits 24					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
23	Reserved Error Bits 23					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
22	Reserved Error Bits 22					
	Default Value:	0b				
	Access:	R/W				
	Future Use.	·				
21	Reserved Error Bits 21					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
20	Reserved Error Bits 20					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
19	Reserved Error Bits 19					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
18	Reserved Error Bits 18					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					



17	Reserved Error Bits 17			
	Default Value:	0b		
	Access:	R/W		
	Future Use.			
16	Reserved Error Bits 16			
	Default Value:	0b		
	Access:	R/W		
	Future Use.			
15	Reserved Error Bits 15			
	Default Value:	0b		
	Access:	R/W		
	ctx_fault_ctxt_not_prsmt_err - The Present (P) field in the context-entry used to process the DM request is Clear.			
14	Reserved Error Bits 14			
	Default Value:	0b		
	Access:	R/W		
	Access: ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0.	<u>_</u>		
13	ctx_fault_root_not_prsmt_err - The present (UP/LI			
13	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0.	<u>_</u>		
13	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0. Reserved Error Bits 13	P) field in the root-entry used to process t		
13	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0. Reserved Error Bits 13 Default Value:	P) field in the root-entry used to process to be a second or control of the contr		
	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry	P) field in the root-entry used to process to be a second or control of the second of		
	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid.	P) field in the root-entry used to process to be a second or control of the second of		
	ctx_fault_root_not_prsmt_err - The present (UP/Li untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid. Reserved Error Bits 12	P) field in the root-entry used to process to be used does not have the PRESENT fl		
13	ctx_fault_root_not_prsmt_err - The present (UP/Li untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid. Reserved Error Bits 12 Default Value:	P) field in the root-entry used to process to the p		
12	ctx_fault_root_not_prsmt_err - The present (UP/Li untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid. Reserved Error Bits 12 Default Value: Access: ctx_fault_pasid_ovflw_err - PASID Table size in expasid_ovflw_err - PASID Table size in e	P) field in the root-entry used to process to be used does not have the PRESENT flood Brown and Brown and Brown are the PRESENT flood Brown and Brown are the process to be used does not have the PRESENT flood Brown are the process to be used does not have the present flood Brown are the process to be used does not have the present flood Brown are the process to be used to process the process to be used to process the process to be used to process the process		
12	ctx_fault_root_not_prsmt_err - The present (UP/Li untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid. Reserved Error Bits 12 Default Value: Access: ctx_fault_pasid_ovflw_err - PASID Table size in ex PASIDs that will be supported. If hardware receiv boundary, report as an error.	P) field in the root-entry used to process to the p		
	ctx_fault_root_not_prsmt_err - The present (UP/LI untranslated request with PASID is 0. Reserved Error Bits 13 Default Value: Access: ctx_fault_pasid_not_prsnt_err - PASID Table entry This means the PASID entry is not valid. Reserved Error Bits 12 Default Value: Access: ctx_fault_pasid_ovflw_err - PASID Table size in expension expension of the pasid ovflw_err - PASID Table size in expension ovflw_err - PASID Table size in ex	P) field in the root-entry used to process to the p		



10	Reserved Error Bits 10					
	Default Value:	0b				
	Access:	R/W				
	rstrm_fault_nowb_atomic_err - All page table accessed considered as atomic operations in WB space. Howe accesses come out as anything but WB, that is an error	ver if the memory type for the page tal				
9	Reserved					
8	Unloaded PD Error					
	Default Value:	0b				
	Access:	R/W				
	The Cache Line containing a PD entry being accessed cycle.	d, was marked as invalid in the last PD				
7	Reserved Error Bits 7					
	Default Value:	0b				
	Access:	R/W				
	Future Use.					
6	Reserved					
5	Reserved					
4	Reserved					
3	Reserved					
2	Invalid Page Directory Entry Error					
	Default Value:	0b				
	Access:	R/W				
	PD entry's valid bit is 0.	,				
1	Reserved					
0	TLB Page Fault Error					
	Default Value:	0b				



Main Graphic Arbiter Error Report 2

E	RROR_	2 - Main Graphic	Arbiter Er	ror Report 2			
Register Space:	MMIO: 0/2/0						
Default Value:	0x0000000						
Size (in bits):	32						
Address:	040A4h						
DWord	Bit	Description					
0	31:0	Main Graphic Arbiter Error Report 2					
		Default Value:		0000000h			
		Access:		RO			
		Bit [31:6] - Reserved. Bit [5:0] - tlbpend_reg_faultcnt[5:0].					



Main Graphic Arbiter Error Report 3

E	RROR_3	3 - Main Graphic Arbiter Error R	eport 3				
Register Space:	MMIO: 0/2/0						
Default Value:	0x0000000						
Size (in bits):	32						
Address:	040A8h						
This register is us	ed to report	different error conditions. Error bits are writable.					
DWord	Bit	Description					
0	31:16	Reserved					
		Default Value:	0000h				
		Access:	RO				
	15	Error3 Bits 15					
		Default Value:	0b				
		Access:	R/W				
		Future Use.					
	14	Error3 Error Bits 14					
		Default Value:	0b				
		Access:	R/W				
		Future Use.					
	13	Error3 Error Bits 13					
		Default Value:	0b				
		Access:	R/W				
		Future Use.					
	12	Error3 Error Bits 12					
		Default Value:	0b				
		Access:	R/W				
		Future Use.					
	11	Error3 Error Bits 11					
		Default Value:	0b				
		Access:	R/W				
		invalid_varmtrr_overlap_memtype_rd.					



E	ERROR_	3 - Main Graphic Arbiter Er	ror Report 3				
	10	Error3 Error Bits 10					
		Default Value:	0b				
		Access:	R/W				
		invalid_varmtrr_overlap_memtype_wr.					
	9	Error3 Error Bits 9					
		Default Value:	0b				
		Access:	R/W				
		invalid_default_memtype_value_rd.					
	8	Error3 Error Bits 8					
		Default Value:	0b				
		Access:	R/W				
		invalid_default_memtype_value_wr.	1				
	7	Error3 Error Bits 7					
		Default Value:	0b				
		Access:	R/W				
		invalid_varmtrr_memtype_value_rd.					
	6	Error3 Error Bits 6					
		Default Value:	0b				
		Access:	R/W				
		invalid_varmtrr_memtype_value_wr.					
	5	Error3 Error Bits 5					
		Default Value:	0b				
		Access:	R/W				
		invalid_fixedmtrr_memtype_value_rd.	,				
	4	Error3 Error Bits 4					
		Default Value:	0b				
		Access:	R/W				
		invalid_fixedmtrr_memtype_value_wr.					
	3	Error3 Error Bits 3					
		Default Value:	0b				
		Access:	R/W				
		gttc_internal_error.					



ERROR_3 - Main Graphic Arbiter Error Report 3						
	2	Error3 Error Bits 2	2			
		Default Value:	0b			
		Access:	R/W			
	1	Error3 Error Bits 1				
		Default Value:	0b			
		Access:	R/W			
		tlbpend_internal_error.				
	0	Error3 Error Bits 0				
		Default Value:	0b			
		Access:	R/W			
		reg_wrid_internal_error.				



MASTER_INT_CTL

MASTER_INT_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x000000000
Access: R/W, RO

Size (in bits): 32

Address: 44200h-44203h

Name: Master Interrupt Control

ShortName: MASTER_INT_CTL

Power: PG0 Reset: soft

This register has the master enable for graphics interrupts and gives an overview of what interrupts are pending. An interrupt pending bit will read 1b while one or more interrupts of that category are set (IIR) and enabled (IER). All Pending Interrupts are ORed together to generate the combined interrupt.

The combined interrupt is ANDed with the Master Interrupt enable to create the master enabled interrupt. The master enabled interrupt goes to PCI device 2 interrupt processing.

The master interrupt enable must be set before any of these interrupts will propagate to PCI device 2 interrupt processing.

	5						
DWord	Bit	Description					
0	31	Master Interrupt Enable					
		Access:		R/W			
		This is the master control for graphics interrupts. This must be enabled for any of these interrupts to propagate to PCI device 2 interrupt processing.					
		Value	N	Name			
		0b	Master interrupt disable				
	1b	Master interrupt enable	enable				
	30	PCU Interrupts Pending					
Access:		Access:	Access:		RO		
		This field indicates if	interrupts of this category are pendir	ng.			
	29:25	Reserved					
	24	Audio Codec Interrupts Pending					
		Access:			RO		
		This field indicates if interrupts of this category are pending.					



	MASTER_INT_CTL					
23	DE PCH Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending. The PCH Display interrupt is configured through the SDE interrupt registers.					
22	DE Misc Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
21	Reserved					
20	DE Port Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
19	Reserved					
18	DE Pipe C Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
17	DE Pipe B Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
16	DE Pipe A Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
15:8	Reserved					
7	Reserved					
6	VEBox Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
5	Reserved					
4	GTPM Interrupts Pending					
	Access:	RO				
	This field indicates if interrupts of this category are pending.					
3	VCS2 Interrupts Pending					
	Access:	RO				
	ĮL.					



MASTER_INT_CTL				
	This field indicates if interrupts of this category are pending.			
2	VCS1 Interrupts Pending			
	Access:	RO		
	This field indicates if interrupts of this category are pending.			
1	Blitter Interrupts Pending			
	Access:	RO		
	This field indicates if interrupts of this category are pending.			
0	Render Interrupts Pending			
	Access:	RO		
	This field indicates if interrupts of this category are pending.			



Master Latency Timer

	ML	T2_0_2_0_PCI - Ma	ster Latency Timer
Register Space:	PCI: 0/	2/0	
Source:	BSpec		
Default Value:	0x0000	00000	
Size (in bits):	8		
Address:	0000D	h	
The IGD does not	support th	ne programmability of the mas	ter latency timer because it does not perform bursts.
DWord	Bit		Description
0	7:0	Master Latency Timer Coun	t Value
		Default Value:	00000000b
		Access:	RO
		Hardwired to 0s.	

Command Reference: Registers



Master start timer

	MASTIMER - Master start timer				
Register	Space	e: MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000001			
Size (in b	oits):	32			
Address: 0B438h					
DWord	Bit		Description		
0	31:0	Master start timer value			
		Default Value:	000000000000000000000000000000001b		
		Access:	R/W		
Master Start Timer (MSTSTTMR). Ipconf_lpfc_master_start_timer [31:0]. So many clocks are expired before starting the rest of the counters. Time to wait is 256 * values.					
		clocks. Value for this register can	not be 0.		



Maximum Latency

		MAXLAT_0_2_0	PCI - Maximum Latency
Register	Spa	ce: PCI: 0/2/0	
Source:		BSpec	
Default \	Value	e: 0x0000000	
Size (in l	bits):	8	
Address	:	0003Fh	
The Inte	egrat	ed Graphics Device has no requirem	ent for the settings of Latency Timers.
DWord	Bit		Description
0	7:0	Maximum Latency Value	
		Default Value:	00000000Ь
		Access:	RO
		Hardwired to 0s because the IGD has.	as no specific requirements for how often it needs to access the



GF	X_P	END_TLB_0 - Max Outstandi	ing Pendi	ng TL	B	Requests 0
Register	Space:	MMIO: 0/2/0				
Default \	Value:	0x00000000				
Size (in b	oits):	32				
Address:		04034h				
DWord	Bit	Des	cription			
0	31	TEX Limit Enable Bit				
		Default Value:			0b	
		Access:			R/W	1
		This bit is used to enable the pending TLB requirements the number of internal pending read exceed the programmed counter value.				
	30	Reserved				
		Default Value:				0b
		Access:				RO
	29:24	TEX TLB Limit Count				
		Default Value:	00	0000b		
		Access:	R/	W		
		This is the MAX number of Allowed internal pe	ending read req	uests whi	ch re	quire a TLB read.
	23	DC Limit Enable Bit				
		Default Value:			0b	
		Access:			R/W	1
		This bit is used to enable the pending TLB requirements when set, the number of internal pending read exceed the programmed counter value.				
	22	Reserved				
		Default Value:				0b
		Access:				RO
	21:16	DC TLB Limit Count				
		Default Value:	00	0000b		
		Access:	R/	W		
		This is the MAX number of Allowed internal pe	ending read req	uests whi	ch re	quire a TLB read.



15	VF Limit Enable Bit			
	Default Value:		0	b
	Access:		R	k/W
	This bit is used to enable the pending TL set, the number of internal pending reac programmed counter value.	-		
14	Reserved			
	Default Value:			0b
	Access:			RO
13:8	VF TLB Limit Count			
	Default Value:	00	00000b	
	Access: R/W			
7	This is the MAX number of Allowed inter VMC Limit Enable bit	That performs read req	ucsts willer	Trequire a TEB reac
	Default Value:		0	b
	Access:		R	k/W
	This bit is used to enable the pending TL Compensation. When set, the number of does not exceed the programmed count	finternal pending rea		
6	Reserved			
6	Reserved Default Value:			0b
6				0b RO
6 5:0	Default Value:			
	Default Value: Access:	00	00000b	



GF	X_P	END_TLB_1 - Max Outstanding Pen	ding TL	В	Requests 1
Register	Space:	MMIO: 0/2/0			
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address	:	04038h			
DWord	Bit	Description			
0	31	SOL Limit Enable Bit			
		Default Value:		0b	
		Access:		R/W	I
		This bit is used to enable the pending TLB requests limitati number of internal pending read requests which require a programmed counter value.			
	30	Reserved			
		Default Value:			0b
		Access:			RO
	29:24	SOL TLB Limit Count			
		Default Value:	000000b		
		Access:	R/W		
		This is the MAX number of Allowed internal pending read	requests whi	ch re	equire a TLB read.
	23	L3 Limit Enable Bit			
		Default Value:		0b	
		Access:		R/W	I
		This bit is used to enable the pending TLB requests limitati number of internal pending read requests which require a programmed counter value.			
	22	Reserved			
		Default Value:			0b
		Access:			RO
	21:16	L3 TLB Limit Count			
		Default Value:	000000b		
		Access:	R/W		
		This is the MAX number of Allowed internal pending read	requests whi	ch re	equire a TLB read.



15	RCZ Limit Enable Bit			
	Default Value:		0b	
	Access:		R/V	V
	This bit is used to enable the pending TLB re Cache. When set, the number of internal pe not exceed the programmed counter value.	nding read requests wh		
14	Reserved			
	Default Value:			0b
	Access:			RO
13:8	RCZ TLB Limit Count			
	Default Value:	000000)	
	Access:	R/W		
7	RCC Limit Enable bit		Ola	
	Default Value:		0b	
	Access:		R/\/	V
	Access: This bit is used to enable the pending TLB re Cache. When set, the number of internal pe not exceed the programmed counter value.	nding read requests wh		he Render Co
6	This bit is used to enable the pending TLB re Cache. When set, the number of internal pe	nding read requests wh	on for t	he Render Co
6	This bit is used to enable the pending TLB re Cache. When set, the number of internal pe not exceed the programmed counter value.	nding read requests wh	on for t	he Render Co
6	This bit is used to enable the pending TLB re Cache. When set, the number of internal pe not exceed the programmed counter value.	nding read requests wh	on for t	he Render Co iire a TLB rea
6 5:0	This bit is used to enable the pending TLB recache. When set, the number of internal penot exceed the programmed counter value. Reserved Default Value:	nding read requests wh	on for t	he Render Co iire a TLB rea 0b
	This bit is used to enable the pending TLB recache. When set, the number of internal penot exceed the programmed counter value. Reserved Default Value: Access:	nding read requests wh	on for t	he Render Co iire a TLB read



GF	X_P	END_TLB_2 - Max Out	standing Pending TL	B Requests 2
Register	Space:	MMIO: 0/2/0		
Default \	Value:	0x00000000		
Size (in b	oits):	32		
Address:		04048h		
DWord	Bit		Description	
0	31:24	Reserved		
		Default Value:	d0000000b	
		Access:	R/W	
	23	Reserved		
	22	Reserved		
		Default Value:		0b
		Access:		R/W
	21:16	Reserved		
	15	BLT Limit Enable Bit		
		Default Value:		0b
		Access:		R/W
		This bit is used to enable the pendir When set, the number of internal pe exceed the programmed counter va	ending read requests which require	
	14	Reserved		
		Default Value:		0b
		Access:		R/W
	13:8	BLT TLB Limit Count		
		Default Value:	000000b	
		Access:	R/W	
		BLT TLB Limit Count Project: All Forr This is the MAX number of Allowed		ch require a TLB read.
	7 Reserved			
	6	Reserved		
		Default Value:		0b
		Access:		R/W
	5:0	Reserved		



Register Space		MMIO: 0/2/0			
efault \	•	0x0000000			
iize (in bits):		32			
		0403Ch			
Word	Bit		Description		
0	31	VEBX Limit Enable Bit			
		Default Value:		0b	
		Access:		R/W	
		This bit is used to enable the pending When set, the number of internal per exceed the programmed counter value.	nding read requests which requi		
	30	Reserved			
		Default Value:		0b	
		Access:		R/W	
	29:24	VEBX TLB Limit Count			
		Default Value:	000000b		
		Access:	R/W		
		This is the MAX number of Allowed in	nternal pending read requests w	hich require a TLB read.	
	23	MFX1 Limit Enable Bit			
		Default Value:		0b	
		Access:		R/W	
		This bit is used to enable the pending When set, the number of internal per exceed the programmed counter value.	nding read requests which requi		
	22	Reserved			
		Default Value:		0b	
		Access:		R/W	
	21:16	MFX1 TLB Limit Count			
		Default Value:	000000Ь		
		Access:	R/W		



Default Value: Access: R/W This bit is used to enable the pending TLB requests limitation function for the Media When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 14 Reserved Default Value: Access: R/W MFXO TLB Limit Count Default Value: Access: MFXO TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl Access: R/W This bit is used to enable the pending TLB requests limitation function for the Render When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 6 Reserved Default Value: Access: R/W 5:0 GFX TLB Limit Count Default Value: Access: R/W 5:0 GFX TLB Limit Count Default Value: Access: R/W 5:0 GFX TLB Limit Count Default Value: Access: R/W		MFX0 Limit Enable Bit		
This bit is used to enable the pending TLB requests limitation function for the Mediat When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 14 Reserved Default Value: Access: MFX0 TLB Limit Count Default Value: Access: MFX0 TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl 7 GFX Limit Enable bit Default Value: Access: This bit is used to enable the pending TLB requests limitation function for the Render When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 6 Reserved Default Value: Access: R/W 5:0 GFX TLB Limit Count Default Value: Ob O00000b		Default Value:	0b	
When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 14 Reserved Default Value: Access: R/W MFX0 TLB Limit Count Default Value: O00000b Access: R/W MFX0 TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl 7 GFX Limit Enable bit Default Value: Access: R/W This bit is used to enable the pending TLB requests limitation function for the Render When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 6 Reserved Default Value: Access: R/W 5:0 GFX TLB Limit Count Default Value: O000000b		Access:	R/W	
Default Value: Access: R/W		When set, the number of internal per	nding read requests which require a TLB read does	
Access: Access: R/W	14	Reserved		
13:8 MFX0 TLB Limit Count		Default Value:	0b	
Default Value: Access: R/W MFX0 TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl 7		Access:	R/W	
Access: MFX0 TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl 7	13:8	MFX0 TLB Limit Count	-	
MFX0 TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a Tl 7		Default Value:	000000b	
This is the MAX number of Allowed internal pending read requests which require a TI 7		Access:	R/W	
This bit is used to enable the pending TLB requests limitation function for the Render When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 6 Reserved Default Value: Access: GFX TLB Limit Count Default Value: 000000b	/		0b	
When set, the number of internal pending read requests which require a TLB read do exceed the programmed counter value. 6 Reserved Default Value: Access: BYW 5:0 GFX TLB Limit Count Default Value: 000000b				
Default Value: 0b		When set, the number of internal per	nding read requests which require a TLB read does	
Access: R/W 5:0 GFX TLB Limit Count Default Value: 000000b	6	Reserved		
5:0 GFX TLB Limit Count Default Value: 000000b		Default Value:	0b	
Default Value: 000000b		Access:	R/W	
		GFX TLB Limit Count		
Access: R/W	5:0	Default Value	000000b	
	5:0	Deladit value.		



MAX Requests Allowed - GAM

			l - GAM
Register Space: M	1MIO: 0/2/0		
Source: B	Spec		
Default Value: 0:	x43F20101		
Size (in bits): 3	2		
Address: 0-	4AA4h		
Programmable Reques	t Count - GAM		
DWord Bit	Description		
0 31:26 GAP W	rites Max Request Limit Count		
Default	t Value:	010000b	
Access		R/W	
This is the MAX number of Allowed Write Requests Count - These counters keep tra accepted write requests from all GAP clients (RCZ, HiZ, Stc, RCC, L3). Minimum coun be = 1.			
25:20 CVS Ma	ax Request Limit Count		
	t Value:	111111b	
Access	:	R/W	
request	he MAX number of Allowed Requests Count - These s from each client. Requests are counted, regardless m count value must be = 1.	·	•
19 Reserve	ed		
Default	t Value:		0b
Access	:		RO
18:13 L3 Max	Request Limit Count		
Default	t Value:	010000b	
Access	:	R/W	
request	he MAX number of Allowed Requests Count - These s from each client. Requests are counted, regardless m count value must be = 1.	•	·
12 Reserve	ed		
Default	t Value:		0b
Access			RO



11:6	Z Request Limit Count		
	Default Value:	000100b	
	Access:	R/W	
5:0	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.		
3.0	RCC Request Limit Count Default Value:	000001b	
	Access:	R/W	
	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each client. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.		



MAX Requests Allowed - MFX

N	ИED	IA_MAX_REQ_COUNT	- MAX Requ	ests Allo	wed - MFX	
Register	Space:	MMIO: 0/2/0	_			
Source:		BSpec				
Default \	Default Value: 0x10201020					
Size (in b	oits):	32				
Address:		04AA0h				
Progran	nmable	e Request Count - MFX				
DWord	Bit		Description			
0	31:24	GFX Max Request Limit Count				
		Default Value:	000	010000b		
		Access:	R/\	V		
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.				
	23:16	MFX Max Request Limit Count				
		Default Value:	00	100000b		
		Access:	R/\			
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present). Minimum count value must be = 1.				
	15:14	Reserved				
		Default Value:			00b	
		Access:			RO	
	13:8	VLF Max Request Limit Count				
		Default Value:		010000b		
		Access:		R/W		
		This is the MAX number of Allowed R requests from each client. Requests a Minimum count value must be = 1.	-		•	
	7:6	Reserved				
		Default Value:			00b	
		Access:			RO	
	5:0	MFX Max Request Limit Count				
		Default Value:		100000b		
		Access:		R/W		
		This is the MAX number of Allowed R requests from each client. Requests a Minimum count value must be = 1.	•			



MAX Requests Allowed - VEBX and BLT

VEBX	_BLI	T_MAX_REQ_COUN	T - MAX Requests Allowed - VEBX and BLT	
Danistan	. C	MM410- 0 /2 /0	DLI	
Register Space: MMIO: 0/2/0				
Source: Default \	\	BSpec 0x08080020		
Size (in l		32		
Address	-	04AA8h		
Progran	nmable	Request Count - VEBX and BLT		
DWord	Bit		Description	
0	31:24	BLT Max Request Limit Count		
		Default Value:	00001000b	
		Access:	R/W	
		This is the MAX number of Allowed Requests Count - These counters keep track of the accepted		
		requests from each engine. Req	lests are counted, regardless of kind of cycle (Miss/Hit/Present).	
	23:16	VEBX Max Request Limit Cour	t	
		Default Value:	00001000b	
		Access:	R/W	
			red Requests Count - These counters keep track of the accepted lests are counted, regardless of kind of cycle (Miss/Hit/Present).	
	15:8	Reserved		
		Default Value:	00000000ь	
		Access:	RO	
	7:0	MFX1 Max Request Limit Cou	t	
		Default Value:	00100000b	
		Access:	R/W	
			red Requests Count - These counters keep track of the accepted lests are counted, regardless of kind of cycle (Miss/Hit/Present).	



MBC Control Register

		MBCTL - MBC Control Reg	gister	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default V	/alue:	0x00020000		
Size (in b	its):	32		
Address:		0907Ch		
MBC Co	ntrol Re	egister		
DWord	Bit	Description		
0	31:18	ECORSVD		
		Access:	R/W	
		ECO purposes Reserved		
	17	U2C Global PMON Enable Override		
		Default Value:		1b
		Access:		R/W
		U2C Performance Monitor Global Enable Override 0 - U2C Global PMON needs to be enabled for performan 1 - Overrride U2C Global PMON Enable is ignored ine bale		
	16	VCR Fuse Writes as Posted		
		Access:	R/W	
		0 - MBCunit sends VCR Fuse Writes as Non-posted.		
		1 - MBCunit sends VCR Fuse Writes as posted.		
		Starting SKL, fuse writes to VCR will be default sent as non	ı-posted cycl	e
	15:8	RSVD		
		Access:	RO	
	7	Disable Wait for SQemtpy in MAE		1
		Access:	R/W	
		0 - Wait for SQempty for MAE update Flow.1 - MBC MAE update FSM does not wait for the SQempty	to complete	the FSM.
	6	Reserved		
	5	RSVD		
		Access:	RO	



	MBCTL - MBC Control Register				
4	MBC Driver Boot Enable				
	Access:	R/W			
	Config bit for driver managed boot kick off.				
	1 - Enable Boot Fetch without any PM interac	tion.			
	0 - Default (no action).	Post fotal is complete			
	This Bit is cleared by the Hardware once the E	soot retch is complete.			
3	Context Fetch Needed				
	Access:	R/W			
	Context Fetch Needed for Power Exits.				
	0 - Context Fetch Not Needed.				
	1 - Context Fetch Needed for Power Exits (CPD Entry).				
2	BME Update Enable				
	Access:	R/W			
	BME update Enable:				
	0 - Default BME Update is not Enabled. MBC ignores all the BME updates from SA.				
	1- BME update is Enabled.				
1	MAE Update Enable				
	Access:	R/W			
	MAE update Enable:				
	0 - Default MAE Update is not Enabled. MBC ignores all the MAE updates from SA.				
	1 - MAE update is Enabled. MBC responds to	the MAE updates.			
0	RSVD				
	Access:	RO			



ME Data Registers Valid

		ME_DATA_STATUS - ME Data Registers Valid			
Register	Space	e: MMIO: 0/2/0			
Source:	Source: BSpec				
Default \	/alue:	0x00000000			
Access:		RO Variant			
Size (in b	Size (in bits): 32				
Address:	dress: 0C0F4h				
HW use	V uses this register to reflect the status of the incoming writes into ME_DATA and ME_CTRL from the ME.				
DWord	Bit	Description			
0	31	Clear A write to this bit clears the contents of the ME_DATA[0-7] registers and ME_CTRL register. It also resets the Data Valid bits below.			
	30:9	Reserved			
		Format: MBZ			
	8:0	Reserved			



		MFX0_MOCS_0 - M	edia0 MOCS Regis	ter0
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000030		
Size (in b	oits):	32		
Address:		0C900h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	00000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		1.2
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin		caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[11] needs to be	3	
	7	Enable Skip Caching		,
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. LITADIEU TOT LLC		



6	MFX0_MOCS_0 - Media0 MOCS Register0 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_1 - M	edia0 MOCS Regis	ter1	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000034			
Size (in b	oits):	32			
Address:		0C904h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting m		emory interface block for	
		the given request coming from this su		Lo.	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIEU TOT LLC			



6	MFX0_MOCS_1 - Media0 MOCS Reg Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least oft 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	en in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_2 - M	edia0 MOCS Regis	ter2
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000038		
Size (in b	oits):	32		
Address:		0C908h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		10)
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iuit)
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] needs to be	_	
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. LITADIEU TOT LLC		



6	MFX0_MOCS_2 - Media0 MOCS Regi		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_3 - M	edia0 MOCS Regis	ter3	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031			
Size (in b	oits):	32			
Address:		0C90Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		(بار	
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	iuit)	
		eer rinkeserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for EEC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)	



		MFX0_MOCS_4 - M	edia0 MOCS Regis	ter4	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0C910h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_5 - M	edia0 MOCS Regis	ter5	;
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C914h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	l
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target c line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)		



		MFX0_MOCS_6 - M	edia0 MOCS Regis	tere	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C918h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su 000: Use the global page faulting mod		ol+\	
		001-111: Reserved	ie irom context descriptor (dere	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for EEC			



6	MFX0_MOCS_6 - Media0 MOCS Register6 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_7 - M	edia0 MOCS Regis	ter7	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C91Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		lo	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be	3		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIEU TOT LLC			



	MFX0_MOCS_7 - Media0 MOCS Regist	ter7			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache is missed - don't bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a particular allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)			



		MFX0_MOCS_8 - M	edia0 MOCS Regis	ter8	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C920h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		to.	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[11] needs to be	3		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIEU TOT LLC			



6	MFX0_MOCS_8 - Media0 MOCS Register8 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_9 - M	edia0 MOCS Regis	ter9			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x0000003B					
Size (in b	ze (in bits): 32						
Address:		0C924h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1	<u> </u>				
		Default Value:			0b		
		Access:	RO				
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surfal If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.		
	7	Enable Skip Caching		0.			
		Default Value:		0b			
		Access:		R/W	<i>l</i>		
		Enable for the Skip cache mechanism 0: Not enabled					
		1: Enabled for LLC					



	MFX0_MOCS_9 - Media0 MOCS Register9				
6	Dont allocate on miss	Ob			
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	the is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_MOC	5_10 - M	edia0 MOCS Regis	ter1	10	
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000032					
Size (in b	oits):	32					
Address:		0C928h					
MOCS r	egister						
DWord	Bit			Description			
0	31:15	Reserved					
		Default Value:		0000000000000000b			
		Access:		RO			
	14	Reserved1		<u> </u>			
		Default Value:				0b	
		Access:				RO	
	13:11	Page Faulting Mode					
		Default Value:			000b		
		Access:			R/W		
		the given request comin	g from this su	node that will be used in the m rface: le from context descriptor (defa		interface block for	
	10:8	Skip Caching control					
		Default Value:			000b		
		Access:			R/W		
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.		
	7	Enable Skip Caching					
		Default Value:			0b		
		Access:			R/W	l	
		Enable for the Skip cache 0: Not enabled	e mechanism				
		1: Enabled for LLC					



6	MFX0_MOCS_10 - Media0 MOCS R Dont allocate on miss	register 10
6	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX0_MOCS_11 - M	edia0 MOCS Regis	ter1	1		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000036					
Size (in b	oits):	32					
Address:		0C92Ch					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:	RO				
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable caching of the bit values to enable caching of the bit [8] - than corresponding address bit [8] = 1: address bit [9] needs to be "0 Bit [9] = 1: address bit [10] needs to be "0 Bit [10] = 1: address bit [11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.		
	7	Enable Skip Caching		<u> </u>			
		Default Value:		0b			
		Access:		R/W	l		
		Enable for the Skip cache mechanism 0: Not enabled					
		1: Enabled for LLC					



6	MFX0_MOCS_11 - Media0 MOCS Re Dont allocate on miss	<u> </u>
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target carline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	if coherent cycle)



		MFX0_MOCS_12 - M	edia0 MOCS Regis	ter1	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C930h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000b	00b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_12 - Media0 MOCS Register12				
6	Dont allocate on miss Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)			



		MFX0_MOCS_13 - M	edia0 MOCS Regis	ter1	13
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C934h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod			
		001-111: Reserved	ie irom context descriptor (der	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
					·



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)



		MFX0_M	OCS_	14 - M	edia0 MOCS Regis	ster1	14
Register	Space:	MMIO: 0/2/0)				
Source:		BSpec					
Default \	/alue:	0x00000037					
Size (in b	oits):	32					
Address:		0C938h					
MOCS r	egister						
DWord	Bit				Description		
0	31:15	Reserved					
		Default Value:			00000000000000000		
		Access:			RO		
	14	Reserved1					
		Default Value:					0b
		Access:					RO
	13:11	Page Faulting Mode					
		Default Value:				000b	
		Access:				R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching con	trol				
		Default Value:				000b	
		Access:				R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.		
	7	Enable Skip Cachi	ng			۱۵.	
		Default Value:				0b	
		Access:				R/W	V
		Enable for the Skip 0: Not enabled	cache i	mechanism			
		1: Enabled for LLC					



6	MFX0_MOCS_14 - Media0 MOCS Register14 Dont allocate on miss				
O	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)			



		MFX0_MOCS_15 - M	edia0 MOCS Regis	ter1	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C93Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	MFX0_MOCS_15 - Media0 MOCS Register15		
O	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fer 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)		



		MFX0_MOCS_16 - M	edia0 MOCS Regis	ter1	6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000030			
Size (in b	oits):	32			
Address:		0C940h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_16 - Media0 MOCS R	kegister 16
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX0_MOCS_17 - M	edia0 MOCS Regis	ter1	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000034			
Size (in b	oits):	32			
Address:		0C944h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_18 - M	edia0 MOCS Regis	ter1	18
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000038			
Size (in b	oits):	32			
Address:		0C948h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		4 \	
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for EEC			



6	MFX0_MOCS_18 - Media0 MOCS Register18 Dont allocate on miss		
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_19 - M	edia0 MOCS Regis	ter1	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0C94Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_19 - Media0 MOCS Register19 Dont allocate on miss		
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_20 - M	edia0 MOCS Regis	ter2	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0C950h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_20 - Media0 MOCS Register20 Dont allocate on miss		
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_21 - M	edia0 MOCS Regis	ter2	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C954h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_21 - Media0 MOCS Register21		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_22 - M	edia0 MOCS Regis	ter2	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C958h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_22 - Media0 MOCS R Dont allocate on miss	
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target colline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)



		MFX0_MOCS_23 - M	edia0 MOCS Regis	ter2	23
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C95Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_23 - Media0 MOCS Regist	er23		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	nissed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	allocation is done at youngest age 3 it tends to stay longer in the cach age allocations - 2, 1 or 0. This option is given to driver to be able to d more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ecide which surfaces are		
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	rent cycle)		



		MFX0_MOCS_24 - M	edia0 MOCS Regis	ter2	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C960h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_24 - Media0 MOCS R Dont allocate on miss	<u>9</u>
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX0_MOCS_25 - M	edia0 MOCS Regis	ter2	25
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C964h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_25 - Media0 MOCS Register25 Dont allocate on miss		
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	rache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_26 - M	edia0 MOCS Regis	ter2	6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0C968h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_26 - Media0 MOCS Re Dont allocate on miss	gisterzo
O	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	the is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	1
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	f coherent cycle)



		MFX0_MOCS_27 - M	edia0 MOCS Regis	ter2	. 7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C96Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
	Access: R/W Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	MFX0_MOCS_27 - Media0 MOCS Register27 Dont allocate on miss		
б	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_28 - M	edia0 MOCS Regis	ter2	28
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C970h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		l+\	
		001-111: Reserved	ie from context descriptor (dera	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		2.135164 101 226			



6	MFX0_MOCS_28 - Media0 MOCS Register28 Dont allocate on miss		
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_29 - M	edia0 MOCS Regis	ter2	.9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C974h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
	Access: R/W Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	MFX0_MOCS_29 - Media0 MOCS Register29 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_30 - M	edia0 MOCS Regis	ter3	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C978h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
	Access: R/W Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



<u> </u>	MFX0_MOCS_30 - Media0 MOCS Register30		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_31 - M	edia0 MOCS Regis	ter3	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C97Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_31 - Media0 MOCS Register31		
6	Dont allocate on miss Default Value:	Oh	
		0b R/W	
	Access: Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_MOCS_32 - M	edia0 MOCS Regis	ter3	32
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000030			
Size (in b	oits):	32			
Address:		0C980h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		(بار، ۱	
		001-111: Reserved	ie irom context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		2.135164 101 226			



6	MFX0_MOCS_32 - Media0 MOCS Register32 Dont allocate on miss		
О	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX0_	MOCS	_33 - M	edia0 MOCS Regis	ter3	3	
Register	Space:	MMIO: 0	/2/0					
Source:		BSpec						
Default \	/alue:	0x00000	034					
Size (in b	oits):	32						
Address:		0C984h						
MOCS r	egister							
DWord	DWord Bit Description							
0	31:15	Reserved						
		Default Value:			0000000000000000b			
		Access:			RO			
	14	Reserved1			<u> </u>			
		Default Value:					0b	
		Access:					RO	
	13:11	Page Faulting Mode						
		Default Value: 000b						
		Access:				R/W		
		the given requ	est coming obal page f	from this su	node that will be used in the m rface: le from context descriptor (defa		interface block for	
	10:8	Skip Caching	control					
		Default Value:				000b		
		Access:				R/W		
		If "0" - than co Bit[8]=1: addre Bit[9]=1: addre Bit[10]=1: addr	rresponding ss bit[9] ne ss bit[10] n ess bit[11]	g address bit eds to be "0 eeds to be "	ng. Outcome overrides the LLC t value is don't care " to cache in target "0" to cache in target "0" to cache in target	cachin	g for the surface.	
	7	Enable Skip Ca						
		Default Value:				0b		
		Access:				R/W	l	
		Enable for the 3 0: Not enabled	•	mechanism				
		1: Enabled for I						



6	MFX0_MOCS_33 - Media0 MOCS R Dont allocate on miss	egisterss			
O	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_MOCS_34 - M	edia0 MOCS Regis	ter3	34
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000038			
Size (in b	oits):	32			
Address:		0C988h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod			
		001-111: Reserved	le from context descriptor (dera	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	2		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		L. abica ioi LLC			



1		MFX0_MOCS_34 - Media0 MOCS Regist	er34				
	6	Dont allocate on miss					
		Default Value:	0b				
		Access:	R/W				
		Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	nissed - don't bring the				
	5:4	LRU management					
		Default Value:	11b				
		Access:	R/W				
		allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
	3:2	Target Cache					
		Default Value:	10b				
		Access:	R/W				
		This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
	1:0	LLC/eDRAM cacheability control	,				
		Default Value:	00b				
		Access:	R/W				
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	rent cycle)				



		MFX0_	MOCS	_35 - M	edia0 MOCS Regis	ter3	35	
Register	Space:	MMIO: 0)/2/0					
Source:		BSpec						
Default \	/alue:	0x00000	031					
Size (in b	oits):	32						
Address:		0C98Ch						
MOCS r	egister							
DWord	DWord Bit Description							
0	31:15	Reserved						
Default Value: 0000000000000000b								
		Access:			RO			
	14	Reserved1			<u> </u>			
		Default Value:					0b	
		Access:					RO	
	13:11	Page Faulting Mode						
		Default Value: 000b						
		Access:				R/W		
		the given requ	est coming lobal page f	from this su	node that will be used in the m rface: le from context descriptor (defa	_	interface block for	
	10:8	Skip Caching	control					
		Default Value:				000b		
		Access:				R/W		
		If "0" - than co Bit[8]=1: addre Bit[9]=1: addre	rresponding ess bit[9] ne ess bit[10] n	g address bit eds to be "0 eeds to be "	ng. Outcome overrides the LLC t value is don't care " to cache in target 0" to cache in target "0" to cache in target	cachin	g for the surface.	
	7	Enable Skip Ca						
		Default Value:				0b		
		Access:				R/W	<i>l</i>	
		Enable for the 0: Not enabled	•	mechanism				
		1: Enabled for						



	MFX0_MOCS_35 - Media0 MOCS Reg	ister35			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be ablemore likely to generate HITs, hence need to be replaced least ofter 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	01b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if c 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	oherent cycle)			



		MFX0_	MOCS	_36 - M	edia0 MOCS Regis	ter3	36	
Register	Space:	MMIO: (0/2/0					
Source:		BSpec						
Default \	/alue:	0x00000	032					
Size (in b	oits):	32						
Address:		0C990h						
MOCS r	egister							
DWord	DWord Bit Description							
0	31:15	Reserved						
Default Value: 0000000000000000b								
		Access:			RO			
	14	Reserved1			<u> </u>			
		Default Value	:				0b	
		Access:					RO	
	13:11	Page Faulting Mode						
		Default Value: 000b						
		Access:				R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved						
	10:8	Skip Caching	control					
		Default Value	:			000b		
		Access:				R/W		
		If "0" - than co Bit[8]=1: addro Bit[9]=1: addro Bit[10]=1: add	orresponding ess bit[9] ne ess bit[10] n ress bit[11]	g address bit eds to be "0 eeds to be "	ng. Outcome overrides the LLC t value is don't care " to cache in target 0" to cache in target "0" to cache in target	cachin	g for the surface.	
	7	Enable Skip C				l c ·		
		Default Value	:			0b		
		Access:				R/W	l	
		Enable for the 0: Not enabled	•	mechanism				
		1: Enabled for						



6	MFX0_MOCS_36 - Media0 MOCS R Dont allocate on miss	registerso			
О	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_MOCS_37 - M	edia0 MOCS Regis	ter3	37
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C994h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		LO	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Eliabled for LLC			



	MFX0_MOCS_37 - Media0 MOCS R	registers i			
6	Dont allocate on miss Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_MOCS_38 - M	edia0 MOCS Regis	ter3	88
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003A			
Size (in b	oits):	32			
Address:		0C998h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		(بار	
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	2		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Eliabled for LLC			



	MFX0_MOCS_38 - Media0 MOCS R	register 50			
6	Dont allocate on miss Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target color (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_MOCS_39 - M	edia0 MOCS Regis	ter3	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C99Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_39 - Media0 MOCS Red	9.000.00
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)



		MFX0_MOCS_40 - M	edia0 MOCS Regis	ter4	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C9A0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_40 - Media0 MOCS Regis	ster40
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often i 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cold): Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nerent cycle)



		MFX0_MOCS_41 - M	edia0 MOCS Regis	ter4	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C9A4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fenc 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX0_MOCS_42 - M	edia0 MOCS Regis	ter4	12
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0C9A8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_42 - Media0 MOCS Reg	jister42			
	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cachline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the			
!	:4 LRU management				
	Default Value:	11b			
	Access:	R/W			
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC If allocation is done at youngest age 3 it tends to stay longer in the cache as compared age allocations - 2, 1 or 0. This option is given to driver to be able to decide which su more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3	2 Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
	:0 LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if of 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)			



		MFX0_MOCS_43 - M	edia0 MOCS Regis	ter4	.3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C9ACh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_43 - Media0 MOCS Regis	ter43			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a pallocation is done at youngest age 3 it tends to stay longer in the cache as compared to age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfamore likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)			



		MFX0_MOCS_44 - M	edia0 MOCS Regis	ter4	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C9B0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_44 - Media0 MOCS Regist Dont allocate on miss	CITT
О	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is	
	line (applicable to LLC/eDRAM).	missed - don't bring the
	0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	allocation is done at youngest age 3 it tends to stay longer in the cach age allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	decide which surfaces are
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)



		MFX0_	MOCS	_45 - M	edia0 MOCS Regis	ter4	15
Register	Space:	MMIO: (0/2/0				
Source:		BSpec					
Default \	/alue:	0x00000	0033				
Size (in b	oits):	32					
Address:		0C9B4h					
MOCS r	egister						
DWord Bit Description							
0	31:15	Reserved					
		Default Value	:		0000000000000000b		
		Access:			RO		
	14	Reserved1			<u> </u>		
		Default Value	:				0b
		Access:					RO
	13:11	Page Faulting	Mode				
		Default Value				000b	
		Access: R/W			R/W		
		the given requ	lest coming lobal page	from this su	node that will be used in the m rface: le from context descriptor (defa	_	interface block for
	10:8	Skip Caching	control				
		Default Value	:			000b	
		Access:				R/W	
		If "0" - than co Bit[8]=1: addre Bit[9]=1: addre Bit[10]=1: add	orresponding ess bit[9] ne ess bit[10] n ress bit[11]	g address bi [,] eds to be "0 eeds to be "	ng. Outcome overrides the LLC t value is don't care " to cache in target 0" to cache in target "0" to cache in target	cachin	g for the surface.
	7	Enable Skip C				l c ·	
		Default Value	:			0b	
		Access:				R/W	l
		Enable for the 0: Not enabled	•	mechanism			
		1: Enabled for					



6	MFX0_MOCS_45 - Media0 MOCS Re Dont allocate on miss	gister 45			
O	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cacl line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	he is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)			



		MFX0_MOCS_46 - M	edia0 MOCS Regis	ter4	· 6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C9B8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_46 - Media0 MOCS Re Dont allocate on miss	gisterau
О	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	if coherent cycle)



		MFX0_MOCS_47 - M	edia0 MOCS Regis	ter4	.7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C9BCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_47 - Media0 MOCS Register47				
6	Dont allocate on miss	01-			
	Default Value:	0b			
	Access: Controls defined for RO surfaces in mind, where if the target of	R/W			
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache	,			
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX0_	MOCS	_48 - M	edia0 MOCS Regis	ter4	18
Register	Space:	MMIO: (0/2/0				
Source:		BSpec					
Default \	/alue:	0x00000	0030				
Size (in b	oits):	32					
Address:		0C9C0h					
MOCS r	egister						
DWord Bit Description							
0	31:15	Reserved					
		Default Value	:		0000000000000000b		
		Access:			RO		
	14	Reserved1					
		Default Value	:				0b
		Access:					RO
	13:11	Page Faulting	Mode				
		Default Value				000b	
		Access: R/W			R/W		
		the given requ	lest coming lobal page	from this su	node that will be used in the m rface: le from context descriptor (defa		interface block for
	10:8	Skip Caching	control				
		Default Value	:			000b	
		Access:				R/W	
		If "0" - than co Bit[8]=1: addro Bit[9]=1: addro Bit[10]=1: add	orresponding ess bit[9] ne ess bit[10] n ress bit[11]	g address bi [,] eds to be "0 eeds to be "	ng. Outcome overrides the LLC t value is don't care " to cache in target 0" to cache in target "0" to cache in target	cachin	g for the surface.
	7	Enable Skip C				1	
		Default Value	:			0b	
		Access:				R/W	l
		Enable for the 0: Not enabled		mechanism			
		1: Enabled for					



6	MFX0_MOCS_48 - Media0 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)			



		MFX0_MOCS_49 - M	edia0 MOCS Regis	ter4	19
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034			
Size (in b	oits):	32			
Address:		0C9C4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		4. \	
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	<u> </u>		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Eliabled for LLC			



6	MFX0_MOCS_49 - Media0 MOCS Ro	-9			
Ü	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)			



		MFX0_MOCS_50 - M	edia0 MOCS Regis	ter5	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000038			
Size (in b	oits):	32			
Address:		0C9C8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	ı		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			1
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting m		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\l+\	
		001-111: Reserved	e from context descriptor (dera	iuit)	
	10:8	Skip Caching control			1
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0"			
		Bit[9]=1: address bit[10] needs to be "0	_		
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching		1	
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



6	MFX0_MOCS_50 - Media0 MOCS R Dont allocate on miss	egisterso		
O	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target color (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		MFX0_MOCS_51 - M	edia0 MOCS Regis	ter5	51
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0C9CCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting rethe given request coming from this su 000: Use the global page faulting moc 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching		1	
		Default Value:		0b	
		Access:		R/W	l
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



6	MFX0_MOCS_51 - Media0 MOCS Report allocate on miss	9.000.01			
J	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target ca line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	iche is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control	1			
	Default Value:	01b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)			



		MFX0_MOCS_52 - M	edia0 MOCS Regis	ter5	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032			
Size (in b	oits):	32			
Address:		0C9D0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		lis	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
		oo i i i i i i i i i i i i i i i i i i			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	l
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Eliableu für ELC			



-	MFX0_MOCS_52 - Media0 MOCS Register52		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_53 - M	edia0 MOCS Regis	ter5	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C9D4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_53 - Media0 MOCS Register53		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x0000003A	
'	
Default Value: 0x0000003A	
Dollari Variaci. Oxfoodoori	
Size (in bits): 32	
Address: 0C9D8h	
MOCS register	
DWord Bit Description	
0 31:15 Reserved	
Default Value: 000000000000000000000000000000000000	
Access: RO	
14 Reserved1	
Default Value:	0b
Access:	RO
13:11 Page Faulting Mode	
Default Value: 0	00b
Access:	/W
This fields controls the page faulting mode that will be used in the mer	nory interface block for
the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (defau	I+\
001-111: Reserved	
10:8 Skip Caching control	
Default Value: 0	00b
Access:	/W
Defines the bit values to enable caching. Outcome overrides the LLC ca	ching for the surface.
If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target	
Bit[9]=1: address bit[9] needs to be "0" to cache in target	
Bit[10]=1: address bit[11] needs to be "0" to cache in target	
7 Enable Skip Caching	
Default Value:	0b
Access:	R/W
Enable for the Skip cache mechanism 0: Not enabled	
1: Enabled for LLC	



6	MFX0_MOCS_54 - Media0 MOCS Register54		
б	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_55 - M	edia0 MOCS Regis	ter5	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0C9DCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	MFX0_MOCS_55 - Media0 MOCS Register55		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_56 - M	edia0 MOCS Regis	ter5	66
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C9E0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod	rface:		interface block for
		001-111: Reserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_56 - Media0 MOCS Register56		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		MFX0_MOCS_57 - M	edia0 MOCS Regis	ter5	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C9E4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX0_MOCS_57 - Media0 MOCS Dont allocate on miss			
Ü	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targ line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		MFX0_MOCS_58 - M	edia0 MOCS Regis	ter5	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000032			
Size (in b	oits):	32			
Address:		0C9E8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		۱۰۰۱۲)	
		001-111: Reserved	ie irom context descriptor (dere	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		Endoice for EEC			



	MFX0_MOCS_58 - Media0 MOCS R	register 20		
6	Dont allocate on miss Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		MFX0_MOCS_59 - M	edia0 MOCS Regis	ter5	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0C9ECh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_59 - Media0 MOCS R	register 55		
6	Dont allocate on miss Default Value:	0b		
		R/W		
	Access: Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		MFX0_MOCS_60 - M	edia0 MOCS Regis	ter6	60
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C9F0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_60 - Media0 MOCS R	registerou		
6	Dont allocate on miss	Ob		
	Default Value:	0b		
	Access: Controls defined for RO surfaces in mind, where if the target of target of the target of the target of ta	R/W cache is missed - don't bring th		
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	orten in cacnes.		
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		MFX0_MOCS_61 - M	edia0 MOCS Regis	ter6	51
Register Source:	·	BSpec			
Default \		0x00000033			
Size (in b		32			
Address:		0C9F4h			
MOCS r					
DWord	Bit		Description		
0	31:15	Reserved	000000000000000000000000000000000000000		
		Default Value:	00000000000000000000b		
		Access:	RO		
	14	Reserved1			0b
		Default Value:			
		Access:			RO
	13:11	Page Faulting Mode		0001-	
		Default Value:		000b	
		Access: This fields controls the page faulting m	and that will be used in the m	R/W	interface block for
		the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_61 - Media0 MOCS R	registero i		
6	Dont allocate on miss Default Value:	0b		
		R/W		
	Access: Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		MFX0_MOCS_62 - M	edia0 MOCS Regis	ter6	52
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0C9F8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:	R/W g mode that will be used in the memory interface block for		
		the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX0_MOCS_62 - Media0 MOCS R	legister62
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX0_MOCS_63 - M	edia0 MOCS Regis	tere	53
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0C9FCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		[45	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (dera	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for ELC			



	MFX0_MOCS_63 - Media0 MOCS Register63		
6	Dont allocate on miss	01	
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_0 - M	edia1 MOCS Regis	ter0)
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000030			
Size (in b	oits):	32			
Address:		0CA00h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	MFX1_MOCS_0 - Media1 MOCS Register0 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_1 - M	edia1 MOCS Regis	ter1	I
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034			
Size (in b	oits):	32			
Address:		0CA04h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su			
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bi			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Litabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_2 - M	edia1 MOCS Regis	ter2
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000038		
Size (in b	oits):	32		
Address:		0CA08h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		1.5
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	=	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] needs to be	3	
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. LITADIEU TOT LLC		



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)	



		MFX1_MOCS_3 - M	edia1 MOCS Regis	ter3	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031			
Size (in b	oits):	32			
Address:		0CA0Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		La	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be	3		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIECTION LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_4 - M	edia1 MOCS Regis	ter4
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000032		
Size (in b	oits):	32		
Address:		0CA10h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		1.3
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] needs to be	3	
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. LITADIEU TOT LLC		



6	MFX1_MOCS_4 - Media1 MOCS Register4 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_5 - M	edia1 MOCS Regis	ter5
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	√alue:	0x00000036		
Size (in b	oits):	32		
Address:		0CA14h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		داد
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (dera	auit)
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0"		
		Bit[9]=1: address bit[10] needs to be "0		
		Bit[10]=1: address bit[11] needs to be		
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. Enabled for ELC		



	MFX1_MOCS_5 - Media1 MOCS Regist	ter5				
6	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	This field allows the selection of AGE parameter for a given surface in allocation is done at youngest age 3 it tends to stay longer in the cach age allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	le as compared to older lecide which surfaces are				
3:2	2 Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	10b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	rent cycle)				



		MFX1_MOCS_6 - M	edia1 MOCS Regis	tere	5	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003A				
Size (in b	oits):	32				
Address:		0CA18h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	00000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	l	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring t	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_7 - M	edia1 MOCS Regis	ter7	,	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000033				
Size (in b	oits):	32				
Address:		0CA1Ch				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	00000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	l	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_8 - M	edia1 MOCS Regis	ter8	3	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CA20h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	l	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_9 - M	edia1 MOCS Regis	ter9)	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	√alue:	0x0000003B				
Size (in b	oits):	32				
Address:	•	0CA24h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching		<u> </u>		
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_10 - M	edia1 MOCS Regis	ter1	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CA28h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bi	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_10 - Media1 MOCS Register10 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_11 - M	edia1 MOCS Regis	ter1	1	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000036				
Size (in b	oits):	32				
Address:		0CA2Ch				
MOCS r	egister					
DWord						
0	31:15	Reserved				
		Default Value:	Default Value: 000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be " Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	V	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				



6	MFX1_MOCS_11 - Media1 MOCS R Dont allocate on miss	- 3
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1	MOCS	_12 - N	ledia1 MO	CS Regis	ter1	12	
Register	Space:	MMIO:	0/2/0						
Source:		BSpec							
Default \	√alue:	0x00000	003A						
Size (in b	oits):	32							
Address:		0CA30h							
MOCS r	egister								
DWord	Bit				Description				
0	31:15	Reserved							
		Default Value):		000000000000000000000000000000000000000	0000b			
		Access:			RO				
	14	Reserved1							
		Default Value):					0b	
		Access:						RO	
	13:11	Page Faulting	y Mode						
		Default Value):				000b		
		Access:					R/W		
					mode that will be i	used in the m	emory	interface block	c for
		the given requ	_			· · · · · · · · · · · · · · · · ·	4 \		
		000: Use the <u>c</u>		Taulting mo	de from context de	escriptor (deta	auit)		
		001 111111050							
	10:8	Skip Caching	control						
		Default Value	<u>):</u>				000b		
		Access:					R/W		
					ng. Outcome over		cachin	g for the surfac	ce.
			•	_	it value is don't ca				
					O" to cache in targe "O" to cache in tarc				
					e "0" to cache in ta	_			
	7	Enable Skip C	Caching						
		Default Value):				0b		
		Access:					R/V	V	
		Enable for the	•	mechanism					
		0: Not enabled for	_						
		i. Liiabieu iui	LLC						



6	MFX1_MOCS_12 - Media1 MOCS R Dont allocate on miss	
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_13 - M	edia1 MOCS Regis	ter1	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0CA34h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:			
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_13 - Media1 MOCS R Dont allocate on miss				
Ū	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)			



		MFX1_MOCS_14 - M	edia1 MOCS Regis	ter1	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CA38h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000b	000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_14 - Media1 MOCS R Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_15 - M	ledia1 MOCS Regis	ster15
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x0000003B		
Size (in b	oits):	32		
Address:		0CA3Ch		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	ırface:	
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable caching of "0" - than corresponding address bit [8] = 1: address bit [9] needs to be "0" Bit [9] = 1: address bit [10] needs to be be be better address bit [11] needs to be be be better address bit [11] needs to be	t value is don't care)" to cache in target '0" to cache in target	caching for the surface.
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		



6	MFX1_MOCS_15 - Media1 MOCS R Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_16 -	M	edia1 MOCS Regis	ter1	6
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000030				
Size (in b	oits):	32				
Address:		0CA40h				
MOCS r	egister					
DWord	Bit			Description		
0	31:15	Reserved				
		Default Value:		0000000000000000b		
		Access:		RO		
	14	Reserved1				
		Default Value:				0b
		Access:				RO
	13:11	Page Faulting Mode				
		Default Value:			000b	
		Access:			R/W	
		This fields controls the page faulti the given request coming from th 000: Use the global page faulting 001-111: Reserved	is su	rface:		interface block for
	10:8	Skip Caching control				
		Default Value:			000b	
		Access:			R/W	
		Defines the bit values to enable call "0" - than corresponding address Bit[8]=1: address bit[9] needs to Bit[9]=1: address bit[10] needs to Bit[10]=1: address bit[11] needs to	ss bi e "0 be "	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching				
		Default Value:			0b	
		Access:			R/W	1
		Enable for the Skip cache mechan 0: Not enabled 1: Enabled for LLC	ism			



6	MFX1_MOCS_16 - Media1 MOCS F Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	,
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_17 - M	edia1 MOCS Regis	ter1	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000034			
Size (in b	oits):	32			
Address:		0CA44h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value: 000000000000000000000000000000000000			
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_17 - Media1 MOCS Ro	- 9-2
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)



		MFX1	_MOCS	_18 - N	ledia1 MOC	S Regist	ter1	8	
Register	Space:	MMIO:	0/2/0						
Source:		BSpec							
Default \	√alue:	0x00000	0038						
Size (in b	oits):	32							
Address:		0CA48h	1						
MOCS r	egister								
DWord	Bit				Description				
0	31:15	Reserved							
		Default Value	j:		000000000000000000000000000000000000000	000b			
		Access:			RO				
	14	Reserved1							
		Default Value	j:					0b	
		Access:						RO	
	13:11	Page Faulting	g Mode						
		Default Value	; :			(000b		
		Access:				1	R/W		
					mode that will be us	sed in the me	mory	interface block for	r
		the given requ	_		urface: de from context des	criptor (dofo			
		000. Ose the g		iauiting mo	de from context des	criptor (dera	uit)		
	10:8	Skip Caching	control						
		Default Value	j:			(000b		
		Access:				1	R/W		
					ng. Outcome overric		achin	g for the surface.	
			•	3	it value is don't care 0" to cache in target				
					"0" to cache in target				
					e "0" to cache in targ				
	7	Enable Skip C					1		
		Default Value	<u>;</u> :				0b		
		Access:					R/W	<u>/</u>	
		Enable for the 0: Not enable	•	mechanism					
		1: Enabled for	_						
<u></u>				·	·	·	_		



6	MFX1_MOCS_18 - Media1 MOCS F Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_19 - M	edia1 MOCS Regis	ter1	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0CA4Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value: 000000000000000b			
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_19 - Media1 MOCS R Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	01b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1_MOCS_20 - M	edia1 MOCS Regis	ter2	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CA50h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value: 000000000000000b			
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX1_MOCS_20 - Media1 MOCS Re	gister20		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM).	the is missed - don't bring the		
	0: Allocate on MISS (normal cache behavior)			
	1: Do NOT allocate on MISS			
5:	LRU management			
	Default Value:	11b		
	Access:	R/W		
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. If a particular allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:	2 Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only			
	10: LLC/eLLC Allowed			
	11: LLC/eLLC Allowed			
1:	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	f coherent cycle)		



		MFX1_MOCS_21 - M	edia1 MOCS Regis	ter2	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0CA54h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_21 - Media1 MOCS Ro			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)		



		MFX1_MOCS_22 - M	edia1 MOCS Regis	ter2	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CA58h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value: 00000000000000b			
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_22 - Media1 MOCS Ro Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	iche is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)		



		MFX1_MOCS_23 - M	edia1 MOCS Regis	ter2	23
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0CA5Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "6' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



6	MFX1_MOCS_23 - Media1 MOCS Ro	- 9
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)



		MFX1_MOCS_24 - M	edia1 MOCS Regis	ter2	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CA60h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_24 - Media1 MOCS Register24 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		MFX1_MOCS_25 - M	edia1 MOCS Regis	ter2	25
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0CA64h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX1_MOCS_25 - Media1 MOCS Regist	le123
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be able to demore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)



		MFX1	MOCS	_26 - N	ledia1 MOCS I	Register	26	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	√alue:	0x00000)032					
Size (in b	oits):	32						
Address:		0CA68h						
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved			_			
		Default Value	: :		000000000000000000000000000000000000000	b		
		Access:			RO			
	14	Reserved1						
		Default Value) :				0b	
		Access:					RO	
	13:11	Page Faulting	y Mode					
		Default Value) :			0001)	
		Access:				R/W		
					mode that will be used	in the memo	y interface bl	ock for
		the given requ	_			. 4 (-1 - 614)		
		001-111: Rese		raulting mo	de from context descrip	itor (default)		
	10:8	Skip Caching	control					,
		Default Value) :			0001)	
		Access:				R/W	,	
					ng. Outcome overrides	the LLC cach	ng for the sur	face.
			•	•	t value is don't care)" to cache in target			
					'0" to cache in target			
					"0" to cache in target			
	7	Enable Skip C						
		Default Value	ı .			Ok		
		Access:				R/	W	
		Enable for the 0: Not enabled	•	mechanism				
		1: Enabled for						
		Enabled for						



6	MFX1_MOCS_26 - Media1 MOCS Report allocate on miss	<u> </u>
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	if coherent cycle)



		MFX1_MOCS_27 - M	edia1 MOCS Regis	ter2	?7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0CA6Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX1_MOCS_27 - Media1 MOCS Reg	gister27
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior)	e is missed - don't bring the
	1: Do NOT allocate on MISS	
5:4		
	Default Value:	11b
	Access:	R/W
	This field allows the selection of AGE parameter for a given surface allocation is done at youngest age 3 it tends to stay longer in the age allocations - 2, 1 or 0. This option is given to driver to be able more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	cache as compared to older to decide which surfaces are
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if one of the	coherent cycle)



		MFX1_MOCS_28 - M	edia1 MOCS Regis	ter2	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CA70h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_28 - Media1 MOCS R Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		MFX1	MOCS	_29 - N	ledia1 MOCS	Registe	r29	
Register	Space:	MMIO:	0/2/0			_		
Source:		BSpec						
Default \	√alue:	0x00000	0033					
Size (in b	oits):	32						
Address:		0CA74h						
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved						
		Default Value):		000000000000000000000000000000000000000	0b		
		Access:			RO			
	14	Reserved1						1
		Default Value):				0b	
		Access:					RO	
	13:11	Page Faulting	y Mode					
		Default Value):			000	0b	
		Access:				R/\	N	
					mode that will be used	d in the mem	ory interfac	e block for
		the given requ	_					
		000: Use the <u>c</u>		raulting mo	de from context descr	iptor (default)	
	10:8	Skip Caching	control					
		Default Value):			00	0b	
		Access:				R/\	N	
					ng. Outcome override	es the LLC cac	hing for the	surface.
			•	•	it value is don't care			
			Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target					
					e "0" to cache in target	t		
7 Enable Skip Caching								
		Default Value):			()b	
		Access:				F	R/W	
		Enable for the	•	mechanism				
		0: Not enabled 1: Enabled for						
		i. Liiabieu illi	LLC					



	MFX1_MOCS_29 - Media1 MOCS Register29						
6	Dont allocate on miss						
	Default Value:	0b					
	Access:	R/W					
	Controls defined for RO surfaces in mind, where if the target cache is missed - don' line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS						
5:4	LRU management						
	Default Value:	11b					
	Access:	R/W					
	is field allows the selection of AGE parameter for a given surface in LLC or eLLC If a particular ocation is done at youngest age 3 it tends to stay longer in the cache as compared to older the allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are ore likely to generate HITs, hence need to be replaced least often in caches. : Good chance of generating hits. : Poor chance of generating hits : Don't change the LRU if it is a HIT :: Reserved						
3:2	Target Cache						
	Default Value:	00b					
	Access:	R/W					
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed						
1:0	LLC/eDRAM cacheability control						
	Default Value:	11b					
	Access:	R/W					
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)					



		MFX1_MOCS_30 - M	edia1 MOCS Regis	ter3	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CA78h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
This fields controls the page faulting mode that will be used in the memory interface ble the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching if "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.
7 Enable Skip Caching					
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX1_MOCS_30 - Media1 MOCS Register30						
6	Dont allocate on miss						
	Default Value:	0b					
	Access:	R/W					
	Controls defined for RO surfaces in mind, where if the target cache is missed - don't bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS						
5:4	LRU management						
	Default Value:	11b					
	Access:	R/W					
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a allocation is done at youngest age 3 it tends to stay longer in the cache as compared to age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfamore likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved						
3:2	Target Cache						
	Default Value:	01b					
	Access:	R/W					
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed						
1:0	LLC/eDRAM cacheability control						
	Default Value:	11b					
	Access:	R/W					
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)						



		MFX1_MOCS_31 - M	edia1 MOCS Regis	ter3	31	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003B				
Size (in b	oits):	32				
Address:		0CA7Ch				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b)00b	
		Access:		R/W		
This fields controls the page faulting mode that will be used in the memory interface blother the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
Defines the bit values to enable caching. Outcome overrides the LLC cachin If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.	
7 Enable Skip Caching						
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	MFX1_MOCS_31 - Media1 MOCS Register31						
	6	Dont allocate on miss					
		Default Value:	0b				
		Access:	R/W				
		Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM).	nissed - don't bring the				
		0: Allocate on MISS (normal cache behavior)					
		1: Do NOT allocate on MISS					
	5:4	LRU management					
		Default Value:	11b				
		Access:	R/W				
		This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a particular allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
	3:2	Target Cache					
		Default Value:	10b				
		Access:	R/W				
		This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
•	1:0	LLC/eDRAM cacheability control					
		Default Value:	11b				
		Access:	R/W				
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1_MOCS_32 - M	edia1 MOCS Regis	ter3	2	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000030				
Size (in b	oits):	32				
Address:		0CA80h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b)00b	
		Access:		R/W		
This fields controls the page faulting mode that will be used in the memory interface the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
Defines the bit values to enable caching. Outcome overrides the LLC cach If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.	
7 Enable Skip Caching						
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	MFX1_MOCS_32 - Media1 MOCS Ro Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	iche is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
3:2	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control	T				
	Default Value:	00b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)				



		MFX1_MOCS_33 - M	edia1 MOCS Regis	ter3	3			
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default \	/alue:	0x00000034						
Size (in b	ize (in bits): 32							
Address:		0CA84h						
MOCS r	egister							
DWord	Bit		Description					
0	31:15	Reserved						
		Default Value:	000000000000000000					
		Access:	RO					
	14	Reserved1						
		Default Value:			0b			
		Access:			RO			
	13:11	Page Faulting Mode						
		Default Value:		000b)0b			
		Access:	R/W	,				
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved						
	10:8	Skip Caching control						
		Default Value:		000b				
		Access:		R/W				
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.			
	7	Enable Skip Caching						
		Default Value:		0b				
		Access:		R/W	1			
		Enable for the Skip cache mechanism 0: Not enabled						
		1: Enabled for LLC						



	MFX1_MOCS_33 - Media1 MOCS	Register33						
6	Dont allocate on miss							
	Default Value:	0b						
	Access:	R/W						
	Controls defined for RO surfaces in mind, where if the targe	t cache is missed - don't bring the						
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior)							
	1: Do NOT allocate on MISS							
5:	LRU management							
	Default Value:	11b						
	Access:	R/W						
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC If a allocation is done at youngest age 3 it tends to stay longer in the cache as compared to age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfamore likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved							
3:	Target Cache							
	Default Value:	01b						
	Access:	R/W						
	This field allows the choice of LLC vs eLLC for caching							
	00: eLLC Only 01: LLC Only							
	10: LLC/eLLC Allowed							
	11: LLC/eLLC Allowed							
1:	LLC/eDRAM cacheability control							
	Default Value:	00Ь						
	Access:	R/W						
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fen 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)						



		MFX1	_MOCS	_34 - N	ledia1 MOCS	Regist	er34	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	√alue:	0x00000	0038					
Size (in b	oits):	32						
Address:		0CA88h	1					
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved						
		Default Value	; :		000000000000000000000000000000000000000	00b		
		Access:			RO			
	14	Reserved1						
		Default Value	j:				0b	
		Access:					RO	
	13:11	Page Faulting	g Mode					
		Default Value	; :			00	00b	
		Access:				R,	/W	
					mode that will be use	ed in the men	nory interf	face block for
		the given requ	_		urface: de from context desc	winton (dofou	1+\	
		000. Ose the g		iautting mo	de from context desc	inplor (derau	ι)	
	10:8	Skip Caching	control					
		Default Value	; :			00	00b	
		Access:				R,	/W	
					ng. Outcome override	es the LLC ca	ching for t	the surface.
		If "0" - than corresponding address bit value is don't care						
		Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target						
					e "0" to cache in targe			
7 Enable Skip Caching								
		Default Value	<u>;</u> :				0b	
		Access:					R/W	
		Enable for the 0: Not enable	•	mechanism				
		1: Enabled for	_					
<u></u>				· · · · · · · · · · · · · · · · · · ·	·			·



6	MFX1_MOCS_34 - Media1 MOCS Registron Dont allocate on miss	
Ŭ	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be able to a more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)



		MFX1_MOCS_35 - M	edia1 MOCS Regis	ter3	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0CA8Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_35 - Media1 MOCS R Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	01b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1	MOCS	_36 - N	ledia1 MOCS	Regist	er36	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	√alue:	0x00000)032					
Size (in b	oits):	32						
Address:		0CA90h						
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved						
		Default Value	:		000000000000000000000000000000000000000	00b		
		Access:			RO			
	14	Reserved1						
		Default Value	£				0b	
		Access:					RO	
	13:11	Page Faulting	y Mode					
		Default Value	:			00	00b	
		Access:				R,	/W	
		This fields controls the page faulting mode that will be used in the memory interface block for						
		the given requ	_				14)	
		001-111: Rese		raulting mo	de from context desc	riptor (defau	Ιτ)	
	10:8	Skip Caching	control					
		Default Value	:			00	00b	
		Access:				R,	/W	
					ng. Outcome override	es the LLC ca	ching for	the surface.
			If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target					
					'0" to cache in target			
					"0" to cache in targe			
	7	Enable Skip C						
		Default Value	! .				0b	
		Access:					R/W	
		Enable for the 0: Not enable	•	mechanism				
		1: Enabled for						
		Enabled for						



6	MFX1_MOCS_36 - Media1 MOCS Re Dont allocate on miss	<u> </u>				
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target car line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	10b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (in the control of t	if coherent cycle)				



		MFX1_MOCS_37 - M	edia1 MOCS Regis	ter3	37	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000036				
Size (in b	oits):	32				
Address:		0CA94h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	000000000000000000			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for				
		the given request coming from this sur 000: Use the global page faulting mod		ault)		
		001-111: Reserved	- · · · · · · · · · · · · · · · · · · ·	,		
	10.0	Chin Cashing and al				
	10:8	Skip Caching control Default Value:		000b		
		Access:	a Outcome overrides the LLC	R/W	a for the curface	
		Defines the bit values to enable cachin If "0" - than corresponding address bit		CaCilli	g for the surface.	
		Bit[8]=1: address bit[9] needs to be "0"				
		Bit[9]=1: address bit[10] needs to be "0				
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target			
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



6	MFX1_MOCS_37 - Media1 MOCS R Dont allocate on miss	<u> </u>				
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	10b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)				



		MFX1_MOCS_38 - M	edia1 MOCS Regis	ter3	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CA98h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_38 - Media1 MOCS Register38 Dont allocate on miss					
Ū	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	10b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	10b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1	MOCS	_39 - N	ledia1 MOCS R	egister:	39
Register	Space:	MMIO:	0/2/0				
Source:		BSpec					
Default \	√alue:	0x00000	0033				
Size (in b	oits):	32					
Address:		0CA9Ch	1				
MOCS r	egister						
DWord	Bit				Description		
0	31:15	Reserved					
		Default Value	;:		00000000000000000b		
		Access:			RO		
	14	Reserved1					
		Default Value	<u>;</u> :				0b
		Access:					RO
	13:11	Page Faulting	y Mode				
		Default Value):			000b	
		Access:				R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given requ	_		ırface: de from context descripto	or (dofault)	
		000. Ose the g		iauiting mo	de from context descripto	n (delault)	
	10:8	Skip Caching	control				
		Default Value):			000b	
		Access:				R/W	
					ng. Outcome overrides th	e LLC cachin	ig for the surface.
				•	t value is don't care)" to cache in target		
					'0" to cache in target		
					"0" to cache in target		
	7	Enable Skip C	Caching				
		Default Value				0b	
		Access:				R/V	V
		Enable for the	Skip cache	mechanism		'	
		0: Not enabled					
		1: Enabled for	LLC				



6	MFX1_MOCS_39 - Media1 MOCS Register39 Dont allocate on miss					
Ū	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1	MOCS	_40 - N	ledia1 MOC	S Regis	ter4	10	
Register	Space:	MMIO:	0/2/0			_			
Source:		BSpec							
Default \	√alue:	0x00000	0037						
Size (in b	oits):	32							
Address:		0CAA0h	l						
MOCS r	egister								
DWord	Bit				Description				
0	31:15	Reserved							
		Default Value):		000000000000000000000000000000000000000	000b			
		Access:			RO				
	14	Reserved1							
		Default Value):					0b	
		Access:						RO	
	13:11	Page Faulting	y Mode						
		Default Value):				000b		
		Access:					R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for							
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)							
		000. Ose the g		rautting mo	de nom context desi	criptor (dera	uit)		
	10:8	Skip Caching	control						
		Default Value):				000b		
		Access:					R/W		
					ng. Outcome overric		cachin	g for the surface.	
			•	3	it value is don't care " to cache in target				
					"0" to cache in target				
					"0" to cache in targ				
	7	Enable Skip C					-		
		Default Value	:				0b		
		Access:					R/W	V	
		Enable for the 0: Not enable	•	mechanism					
		1: Enabled for							
<u></u>		·						·	



6	MFX1_MOCS_40 - Media1 MOCS Register40 Dont allocate on miss					
Ü	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1_MOCS_41 - M	edia1 MOCS Regis	ter4	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0CAA4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	іптегтасе біоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_41 - Media1 MOCS Re Dont allocate on miss	<u> </u>			
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control	I.			
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_	MOCS	42 - M	1edia	a 1	МО	CS	Regis	ter4	12	
Register	Space:	MMIO: 0)/2/0									
Source:		BSpec										
Default \	/alue:	0x000000	032									
Size (in b	oits):	32										
Address:		0CAA8h										
MOCS r	egister											Ī
DWord	Bit				D	esc	riptior	n				
0	31:15	Reserved										
	Default Value: 000000000000000000000000000000000000											
		Access:			RO							
	14	Reserved1										
		Default Value:									0b	
		Access:									RO	Ī
	13:11	Page Faulting	Mode									
		Default Value:								000b		Ī
		Access: R/W										
		This fields cont the given reque 000: Use the gl 001-111: Reser	est coming obal page f	from this su	urface:					_	interface block for	
	10:8	Skip Caching o	control									
		Default Value:								000b		
		Access:								R/W		
		If "0" - than cor Bit[8]=1: addre Bit[9]=1: addre Bit[10]=1: addr	rresponding ess bit[9] ne ess bit[10] n ess bit[11]	g address bi eds to be "C eeds to be '	oit value 0" to ca "0" to c	e is c ache cach	don't c in tarq e in ta	are get irget	the LLC	cachin	g for the surface.	
	7	Enable Skip Ca								01		7
		Default Value:								0b	,	4
		Access:	Clair cacha	ma a chaniana						R/W	<u> </u>	J
		Enable for the S 0: Not enabled	•	mechanism	l							
		1: Enabled for I										



6	MFX1_MOCS_42 - Media1 MOCS R Dont allocate on miss	- g			
Ü	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_43 - M	edia1 MOCS Regis	ter4	.3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0CAACh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_43 - Media1 MOCS Reg Dont allocate on miss	9			
Ŭ	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	more likely to generate HITs, hence need to be replaced least oft 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	en in Caches.			
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_44 - M	edia1 MOCS Regis	ter4	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CAB0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_44 - Media1 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_45 - M	edia1 MOCS Regis	ter4	15		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000033					
Size (in b	oits):	32					
Address:		0CAB4h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	000000000000000000				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:	000b				
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.		
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	l		
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	MFX1_MOCS_45 - Media1 MOCS R Dont allocate on miss				
-	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_46 - M	edia1 MOCS Regis	ter4	ŀ 6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CAB8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_46 - Media1 MOCS Red				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1	MOCS	_47 - M	edia1 MOCS R	Register4	47	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	/alue:	0x00000	003B					
Size (in b	oits):	32						
Address:		0CABCh	1					
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved			T			
		Default Value):		00000000000000000b			
		Access:			RO			
	14	Reserved1						
		Default Value):				0b	
		Access:					RO	
	13:11	Page Faulting Mode						
		Default Value):			000b		
		Access:				R/W		
					node that will be used ir	n the memory	y interface block for	
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)						
		000: Use the <u>c</u>		raulting mod	ie from context descript	or (default)		
	10:8	Skip Caching	control					
		Default Value	<u>):</u>			000b		
		Access:				R/W		
					ng. Outcome overrides t	he LLC cachir	ng for the surface.	
			•	3	t value is don't care			
					" to cache in target 0" to cache in target			
					"0" to cache in target			
	7	Enable Skip C	Caching					_
		Default Value):			0b		
		Access:				R/V	N	
		Enable for the	•	mechanism				
		0: Not enabled for						
		i. Liiabieu ioi	LLC					
								_



6	MFX1_MOCS_47 - Media1 MOCS R Dont allocate on miss				
U	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_48 - M	edia1 MOCS Regis	ter4	18			
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default \	/alue:	0x00000030						
Size (in b	oits):	32						
Address:		0CAC0h						
MOCS r	egister							
DWord	Bit		Description					
0	31:15	Reserved						
		Default Value:	0000000000000000b					
		Access:	RO					
	14	Reserved1	Reserved1					
		Default Value:			0b			
		Access:			RO			
	13:11	Page Faulting Mode						
		Default Value:		000b				
		Access: R/W						
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved						
	10:8	Skip Caching control						
		Default Value:		000b				
		Access:		R/W				
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.			
	7	Enable Skip Caching						
		Default Value:		0b				
		Access:		R/W	I			
		Enable for the Skip cache mechanism 0: Not enabled						
		1: Enabled for LLC						



6	MFX1_MOCS_48 - Media1 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1	MOCS	_49 - N	ledia1 MOCS	Registe	er49		
Register	Space:	MMIO:	0/2/0						
Source:		BSpec							
Default \	√alue:	0x00000	0034						
Size (in b	oits):	32							
Address:		0CAC4h	l						
MOCS r	egister								
DWord	Bit				Description				
0	31:15	Reserved							
		Default Value	j:		000000000000000000000000000000000000000	00b			
		Access:			RO				
	14	Reserved1							
		Default Value	<u>;</u> :				0b		
		Access:					RO		
	13:11	Page Faulting Mode							
		Default Value	;:			00	0b		
		Access:				R/	W		
		This fields controls the page faulting mode that will be used in the memory interface block for							
		the given requ	_						
		000: Use the <u>c</u>		raulting mo	de from context desc	riptor (default	.)		
	10:8	Skip Caching	control						
		Default Value	;:			00	0b		
		Access:				R/	W		
					ng. Outcome override	es the LLC cac	hing for th	ne surface.	
		If "0" - than corresponding address bit value is don't care							
			Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target						
					e "0" to cache in targe				
	7	Enable Skip C	Caching						
		Default Value):				0b		
		Access:					R/W		
		Enable for the	•	mechanism					
		0: Not enabled 1: Enabled for							
		i. Liiabieu iui	LLC						



6	MFX1_MOCS_49 - Media1 MOCS Round allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1	MOCS	_50 - N	ledia1 MOCS	Registe	er50	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	√alue:	0x00000	0038					
Size (in b	oits):	32						
Address:		0CAC8h	1					
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved						
		Default Value	;:		000000000000000000000000000000000000000	00b		
		Access:			RO			
	14	Reserved1						
		Default Value	<u>;</u> :				0b	
		Access:					RO	
	13:11	Page Faulting	y Mode					
		Default Value	;: ;:			00	0b	
		Access:				R/	W	
		This fields controls the page faulting mode that will be used in the memory interface block for						
		the given requ	_					
		000: Use the <u>c</u>		auiting mo	de from context desc	riptor (default	.)	
	10:8	Skip Caching	control					
		Default Value	<u>;</u> :			00	0b	
		Access:				R/	W	
					ng. Outcome overrid	es the LLC cac	hing for th	e surface.
				,	it value is don't care " to cache in target			
					'0" to cache in target	+		
					"0" to cache in targe			
	7	Enable Skip C						
		Default Value): :				0b	
		Access:					R/W	
		Enable for the 0: Not enable	•	mechanism				
		1: Enabled for						
		Enabled for						



6	MFX1_MOCS_50 - Media1 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_51 - M	edia1 MOCS Regis	ter5	51
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0CACCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000Ь		
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target)" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_51 - Media1 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	01b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_52 - M	edia1 MOCS Regis	ter5	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CAD0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_52 - Media1 MOCS Report allocate on miss	<u> </u>			
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target ca line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control	į.			
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_	MOCS	_53 - M	edia1	MOCS	Regis	ter5	i3
Register	Space:	MMIO: (0/2/0						
Source:		BSpec							
Default \	/alue:	0x00000	0036						
Size (in b	oits):	32							
Address:		0CAD4h	ı						
MOCS r	egister								
DWord	Bit				Desc	ription			
0	31:15	Reserved							
		Default Value: 0000000000000000b							
		Access:			RO				
	14	Reserved1							
		Default Value	:						0b
		Access:							RO
	13:11	Page Faulting Mode							
		Default Value	:					000b	
		Access: R/W					R/W		
		the given requ 000: Use the g 001-111: Rese	iest coming Ilobal page f	from this su	rface:			_	interface block for
	10:8	Skip Caching	control						
		Default Value	:					000b	
		Access:						R/W	
		If "0" - than co Bit[8]=1: addre Bit[9]=1: addre Bit[10]=1: add	orresponding ess bit[9] ne ess bit[10] n ress bit[11]	g address bi eds to be "0 eeds to be "	t value is on the contraction to	don't care in target e in target		cachin	g for the surface.
	7	Enable Skip C						6.	
		Default Value	:					0b	
		Access:						R/W	l
		Enable for the 0: Not enabled	•	mechanism					
		1: Enabled for							



6	MFX1_MOCS_53 - Media1 MOCS Regist Dont allocate on miss					
О	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target cache is a					
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	nissed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	allocation is done at youngest age 3 it tends to stay longer in the cachage allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	lecide which surfaces are				
3:2	Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	10b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)				



		MFX1	MOCS	_54 - N	ledia1 MOCS I	Register	54	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	√alue:	0x00000)03A					
Size (in b	oits):	32						
Address:		0CAD8ł	1					
MOCS r	egister							
DWord	Bit				Description			
0	31:15	Reserved						
		Default Value):		000000000000000000000000000000000000000	o		
		Access:			RO			
	14	Reserved1						
		Default Value):				0b	
		Access:					RO	
	13:11	Page Faulting Mode						
		Default Value):			000b)	
		Access:				R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for						ck for
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)						
		000. Ose the g		autilig illo	de Irom context descrip	noi (deiadit)		
	10:8	Skip Caching				<u> </u>		
		Default Value	:			000b		
		Access:				R/W		
					ng. Outcome overrides	the LLC cachi	ng for the surfa	ace.
			If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target					
					'0" to cache in target			
		Bit[10]=1: add	ress bit[11] ı	needs to be	"0" to cache in target			
	7	Enable Skip C	Caching					
		Default Value): :			0b		
		Access:				R/	W	
		Enable for the	•	mechanism				
		0: Not enable						
		1: Enabled for	LLC					



6	MFX1_MOCS_54 - Media1 MOCS R Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1	MOCS	_55 - N	ledia1 MO	CS Regis	ter5	55	
Register	Space:	MMIO:	0/2/0						
Source:		BSpec							
Default \	√alue:	0x00000)033						
Size (in b	oits):	32							
Address:		0CADCł	1						
MOCS r	egister								
DWord	Bit				Description	n			
0	31:15	Reserved							
		Default Value	:		000000000000000000000000000000000000000	00000b			
		Access:			RO				
	14	Reserved1							
		Default Value	£					0b	
		Access:						RO	
	13:11	Page Faulting Mode							
		Default Value	:				000b		
		Access:					R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for						r	
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)							
		000. Ose the g		autility illo	ue iroin context t	descriptor (der	auit)		
	10:8	Skip Caching	control						
		Default Value	! :				000b		
		Access:					R/W		
					_		cachin	g for the surface.	
				,	it value is don't ca o" to cache in tard				
					"0" to cache in tar	•			
					e "0" to cache in t	_			
	7	Enable Skip C	Caching						
		Default Value					0b		
		Access:					R/W	V	
		Enable for the	•	mechanism					
		0: Not enabled							
		1: Enabled for	LLC						



6	MFX1_MOCS_55 - Media1 MOCS Round allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_56 - M	edia1 MOCS Regis	ter5	6		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000037					
Size (in b	oits):	32					
Address:		0CAE0h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:	000b				
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.		
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	1		
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	MFX1_MOCS_56 - Media1 MOCS R Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved					
3:2	Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control	T				
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1_MOCS_57 - M	edia1 MOCS Regis	ter5	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0CAE4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000b)0b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	MFX1_MOCS_57 - Media1 MOCS Reg	ister57				
6	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
3:2	Target Cache					
	Default Value:	10b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1_MOCS_58 - M	edia1 MOCS Regis	ter5	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CAE8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000b		
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	MFX1_MOCS_58 - Media1 MOCS Register58 Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		MFX1_MOCS_59 - M	edia1 MOCS Regis	ter5	9	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000036				
Size (in b	oits):	32				
Address:		0CAECh				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b	b	
		Access:		R/W	₹/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7 Enable Skip Caching					
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	MFX1_MOCS_59 - Media1 MOCS R Dont allocate on miss			
Ü	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		MFX1_MOCS_60 - M	edia1 MOCS Regis	ter6	60	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003A				
Size (in b	oits):	32				
Address:		0CAF0h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b)b	
		Access:		R/W	k/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7 Enable Skip Caching					
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control	I.			
	Default Value:	10b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)			



		MFX1_MOCS_61 - M	edia1 MOCS Regis	ter6	51	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000033				
Size (in b	oits):	32				
Address:		0CAF4h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b	b	
		Access:		R/W		
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7 Enable Skip Caching					
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	MFX1_MOCS_61 - Media1 MOCS R	egister61				
	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the				
5	4 LRU management					
	Default Value:	11b				
	Access:	R/W				
	allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces a more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
3	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1	0 LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		MFX1_MOCS_62 - M	edia1 MOCS Regis	ter6	52	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CAF8h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b	0	
		Access:		R/W		
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
	Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7 Enable Skip Caching					
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	MFX1_MOCS_62 - Media1 MOCS	Kegister62				
	Dont allocate on miss	lou				
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the				
ī	:4 LRU management					
	Default Value:	11b				
	Access:	R/W				
	allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved					
3	Target Cache					
	Default Value:	01b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
,	:0 LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fer 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)				



		MFX1	MOCS	_63 - N	ledia1 MOC	CS Regis	tere	53	
Register	Space:	MMIO:	0/2/0						
Source:		BSpec							
Default \	√alue:	0x00000)03B						
Size (in b	oits):	32							
Address:		0CAFCh							
MOCS r	egister								
DWord	Bit				Description				
0	31:15	Reserved							
		Default Value	e:		000000000000000000000000000000000000000	0000b			
		Access:			RO				
	14	Reserved1							
		Default Value) :					0b	
		Access:						RO	
	13:11	Page Faulting	y Mode						
		Default Value) :				000b		
		Access:					R/W		
					mode that will be ι	used in the m	emory	interface block f	or
		the given requ	_		urface: de from context de	ecriptor (dof	l+\		
		000. Ose the g		autilig IIIO	de irom context de	escriptor (dere	auit)		
	10:8	Skip Caching	control						
		Default Value	! .				000b		
		Access:					R/W		
					ng. Outcome over		cachin	g for the surface	
				,	it value is don't car)" to cache in targe				
					"0" to cache in targ				
					e "0" to cache in tai	=			
	7 Enable Skip Caching								
		Default Value					0b		
		Access:					R/W	V	
		Enable for the	Skip cache	mechanism					
		0: Not enabled							
		1: Enabled for	LLC						



6	MFX1_MOCS_63 - Media1 MOCS R Dont allocate on miss			
J	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



Media 1 PGFET control register with lock

	P	FETCTL - Media 1 PGFE	T control register with lock		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0004001E			
Size (in b	oits):	32			
Address:		24088h			
DWord	Bit		Description		
0	31	PFET Control Lock			
		Access: R/W Lock			
		0 = Bits of MEDIA1 PGFETCTL register are R/W 1 = All bits of MEDIA1 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
30:21 Reserved					
Access: RO			RO		
	Reserved				
	20	Reserved			
	19	Powergood timer error			
	13	Access:	R/WC		
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
	18:16	Delay from enabling secondary PFE	Ts to power good.		
		Access:	R/W Lock		
		Delay from enabling secondary PFETs 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns 3'b111: 5120ns	to power good		
		Value	Name		
		100b	[Default]		



P	PFETCTL - Media 1 PGFET control register with lock				
15:13	Time period last primay pfet strobe to s	econo	dary pfet strobe		
	Access:	R/W	Lock		
	Time period last primay pfet strobe to secondary pfet strobe				
	3'b000: 10ns (or 1 bclk)				
	3'b001: 20ns (or 2 bclk)				
	3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)				
	S B T T T. OOT IS (OF O BCIK)				
12:10	Time period b/w two adjacent strobes				
	Access:	R/W	Lock		
	Time period b/w two adjacent strobes to t	he pri	mary FETs		
	3'b000: 10ns (or 1 bclk)				
	3'b001: 20ns (or 2 bclk)				
	3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)				
	S S T T T COTTS (CT C S CH)				
9:7	FET setup margin from enable to strobe				
	Access:	R/W	Lock		
		etup margin in design before sampling enable event at the first pre-charge sequencer/shift			
	register flop				
	3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk)				
	3'b010: 30ns (or 3 bclk)				
	3'b111: 80ns (or 8 bclk)				
6:0	Number of flops to enable primary FETs				
	Access:	ŀ	Lock		
	Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes				
	generated		Š		
	7'b0000000: 10 Flops to be strobed				
	7'b0000001: 11 Flops to be strobed				
	7'b0000010: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed				
	Value		Name		
	0011110b		[Default]		
	00111100		[servant]		



Media 1 Power Context Save request

		PGCTXREQ - Media 1 Power	Contex	kt Save request	
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default \	√alue:	0x0000000			
Size (in b	oits):	32			
Address:	•	24084h			
DWord	Bit	De	scription		
0	31:16	Message Mask	•		
		Access:		RO	
		Message Mask bots for lower 16 bits		,	
	15:10	Reserved			
		Access:		RO	
		Reserved		,	
	9	Power context save request			
		Access:	R/W Set		
		Power Context Save Request			
		1'b0 : Power context save is not being requested			
		1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.			
		CPONIT seir-clears this bit upon sampling.			
	8:0	Power Context Save request crdit count			
		Access:		R/W	
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).			



Media 1 Power Down FSM control register with lock

PO	WER	DNFSMCTL - Media 1 Pov	wer Down FSM control register			
		with I	ock			
Register	Register Space: MMIO: 0/2/0					
Source:	Source: BSpec					
Default Value: 0x00000088						
Size (in b	oits):	32				
Address:		24090h				
DWord	Bit		Description			
0	31	power down control Lock				
		Access:	R/W Lock			
3		0 = Bits of MEDIA1 POWERDNFSMCTL reg 1 = All bits of MEDIA1 POWERDNFSMCTL Once written to 1, the lock is set and cannot These bits are not reset on FLR.				
	30:13	Reserved				
		Access:	RO			
		Reserved				
	12	Leave firewall disabled				
		Access:	R/W Lock			
		pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain flows	ne gated domain for a power down flow. But it will n to ungated domain crossing during power down I the gated domain, but complete logical flow			
	11	Leave reset de-asserted				
		Access:	R/W Lock			
		When This bit is set SPC will not assert resthe flow with PM Encodings: 0 = Default mode, i.e assert resets during p 1 = Leave reset de-asserted mode, i.e dont				



POWERDNFSMCTL - Media 1 Power Down FSM control register with lock

		with lock	
10	Leave CLKs ON		
	Access:	R/W Lock	
		II not gate clks for power off	flow. But it will pretend to complete the
	flow with PM		
	Encodings: 0 = Default mode, i.e gate of	clocks during power down flo	ws
	_	i.e dont clock gate, but compl	
9	Leave FET On		
	Access:	R/W Lock	
	Encodings: 0 = Default mode, i.e powe 1 = Leave ON mode, i.e dor	r off fets during power down nt power off pfet, but comple	
8:6	Power Down state 3		I
	Default Value:		010b
	Access:		R/W Lock
	Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	efore power is turned OFF in tl	ne weii
5:3	Power Down state 2		
	Default Value:		001b
	Access:		R/W Lock
	This will be the 2nd state be Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	efore power is turned OFF in t	the well



POWERDNFSMCTL - Media 1 Power Down FSM control register

with lock					
2:0	Power Down state 1				
	Default Value: 000b				
	Access: R/W Lock				
	This will be the 1st state before power is turned OFF in the well Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset				

Command Reference: Registers



Media 1 Power Gate Control Request

	P	GCTLREQ - Media 1 Po	ower Gate Control Request	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default V	alue:	0x00000000		
Size (in b	its):	32		
Address:		24080h		
Clock Ga	ing Mes	ssages Register		
DWord	Bit		Description	
0	31:16	Message Mask		
		Access:	RO	
		Message Mask	·	
		In order to write to bits 15:0, the corresponding message mask bits must be written.		
		For example, for bit 14 to be set, bit	30 needs to be 1: 40004000	
	15:2	Reserved		
		Access:	RO	
		Access: Reserved	RO	
	1	Reserved	RO	
	1	1 100000	R/W	
	1	CLK RST FWE Request Access:		
	1	Reserved CLK RST FWE Request	R/W	
	1	CLK RST FWE Request Access: Media1 CLK RST FWE request:	R/W clk/rst/fwe)	



Media 1 Power on FSM control register with lock

POW	/ER	UPFSMCTL - Media 1 Pow		M control register with		
		locl	K			
Register	Register Space: MMIO: 0/2/0					
Source: BSpec						
Default V	'alue:	0x00000088				
Size (in b	its):	32				
Address:		2408Ch				
DWord	Bit		Description			
0	31	power up control Lock				
		Access:	R/W Lock			
		0 = Bits of MEDIA1 POWERUPFSMCTL register are R/W 1 = All bits of MEDIA1 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.				
	30:9	Reserved				
		Access:		RO		
		Reserved				
	8:6	Power UP state 3				
		Default Value:		010b		
		Access:		R/W Lock		
		This will be the 3rd state after power is turn Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	ned ON in the	well		
	5:3	Power UP state 2				
		Default Value:		001b		
		Access:		R/W Lock		
		This will be the 2nd state after power is turn Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	ned ON in the	e well		

Command Reference: Registers



POWERUPFSMCTL - Media 1 Power on FSM control register with lock

	loc	k	
2:0	Power UP state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state after power is turn Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	ed ON in the well	



Media 1 TLB Control Register

		M1TCR - N	Media 1 TLB Control Regist	er
Register	Space	e: MMIO: 0/2/0		
Default \	/alue:	0x00000000		
Size (in b	oits):	32		
Address:		04264h		
DWord	Bit		Description	
0	31:1	Reserved		
		Default Value:	000000000000000000000000000000000000	
		Access:	RO	
	0	Invalidate TLBs on the co	orresponding Engine	
		Default Value:		0b
		Access:		R/W
		SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.		



Media 2 PGFET control register with lock

	P	FETCTL - Media 2 PGFET o	control register with lock		
Register Space: MMIO: 0/2/0		MMIO: 0/2/0			
Source: BSpec		BSpec			
Default \	/alue:	0x0004001E			
Size (in b	oits):	32			
Address:		24108h			
DWord	Bit		Description		
0	31	PFET Control Lock	-		
		Access:	R/W Lock		
		0 = Bits of MEDIA2 PGFETCTL register are F	R/W		
		1 = All bits of MEDIA2 PGFETCTL register a	re RO (including this lock bit)		
		Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
	30:21	Reserved			
		Access:	RO		
		Reserved			
	20	Reserved			
	19	Powergood timer error			
		Access:	R/WC		
		0 = Well is powered Down			
		1 = Well is powered up			
		Once written to 1, the lock is set and cannot These bits are not reset on FLR.	ot be cleared (i.e., writing a 0 will not clear the lock).		
	10.16				
	10.10	Delay from enabling secondary PFETs to Default Value:	100b		
		Access:	R/W Lock		
			1		
		Delay from enabling secondary PFETs to po 3'b000: 40ns	ower good		
		3'b001: 80ns			
		3'b010: 160ns			
		3'b011: 320ns			
		3'b100: 640ns			
		3'b101: 1280ns			
		3'b110: 2560ns			
		3'b111: 5120ns			



		POSTET control register was represented by Poster was represented by P	Terriock
13.13	Access:	R/W Lock	
		strobe to secondary pfet strobe	
	3'b000: 10ns (or 1 bclk)	γ, , , , , , , , , , , , , , , , , , ,	
3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)			
	3'b111: 80ns (or 8 bclk)		
12:10	Time period b/w two adjac	cent strobes	
	Access:	R/W Lock	
		nt strobes to the primary FETs	
	3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		
	S DTTT. BUTIS (OF 6 DCIK)		
9:7	FET setup margin from en	able to strobe	
	Access:	R/W Lock	
	. 5	ore sampling enable event at the first pre-ch	narge sequencer/shift
	register flop		
	3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk)		
	3'b111: 80ns (or 8 bclk)		
6:0	Number of flops to enable	nrimany EFTs	
0.0	Default Value:	0011110b	
	Access:	R/W Lock	
	Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes		
	generated	_	
	7'b0000000: 10 Flops to be		
	7'b0000001: 11 Flops to be		
	7'b0000010: 12 Flops to be		
7'b0001111: 26 Flops to be strobed		STODEO	



Media 2 Power Context Save request

		PGCTXREQ - Media 2 Power	Conte	xt Save request	
Register				-	
Source: BSpec					
Default \	Default Value: 0x00000000				
Size (in b	oits):	32			
Address	:	24104h			
DWord	Bit	De	scription		
0	31:16	Message Mask			
		Access:		RO	
		Message Mask bots for lower 16 bits			
	15:10	Reserved			
		Access:		RO	
		Reserved			
	9	Power context save request			
		Access:	R/W Set		
		Power Context Save Request			
		1'b0 : Power context save is not being requested			
		1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.			
		CPONIC Sen-clears this bit upon sampling.			
	8:0	Power Context Save request crdit count			
		Access:		R/W	
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).			



Media 2 Power Down FSM control register with lock

PO	WER	DNFSMCTL - Media 2 Pov	wer Down FSM control register			
		with I	ock			
Register	Register Space: MMIO: 0/2/0					
Source:	Source: BSpec					
Default Value: 0x00000088						
Size (in b	oits):	32				
Address:		24110h				
DWord	Bit		Description			
0	31	power down control Lock				
		Access:	R/W Lock			
		0 = Bits of MEDIA2 POWERDNFSMCTL reg 1 = All bits of MEDIA2 POWERDNFSMCTL Once written to 1, the lock is set and cannot These bits are not reset on FLR.				
3	30:13	Reserved				
		Access:	RO			
		Reserved				
	12	Leave firewall disabled				
		Access:	R/W Lock			
		pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain flows	ne gated domain for a power down flow. But it will not not ungated domain crossing during power down			
	11	Leave reset de-asserted				
		Access:	R/W Lock			
		When This bit is set SPC will not assert res the flow with PM Encodings: 0 = Default mode, i.e assert resets during p 1 = Leave reset de-asserted mode, i.e dont				



POWERDNFSMCTL - Media 2 Power Down FSM control register with lock

	with lock	
Leave CLKs ON		
Access:	R/W Lock	
	will not gate clks for power off	flow. But it will pretend to complete the
	te clocks during nower down flo	MAK
_	- ·	
Leave FET On		
Access:	R/W Lock	
Encodings: 0 = Default mode, i.e po 1 = Leave ON mode, i.e	wer off fets during power down dont power off pfet, but comple	flows te logical flow
Power Down state 3		
Default Value:		010b
Access:		R/W Lock
This will be the 3rd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	before power is turned OFF in t	he well
Power Down state 2		
Default Value:		001b
Access:		R/W Lock
This will be the 2nd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	e before power is turned OFF in t	the well
	Access: When This bit is set SPC flow with PM Encodings: 0 = Default mode, i.e ga 1 = Leave CLKS ON mode flow flow flow flow flow flow flow flow	Leave CLKs ON Access: When This bit is set SPC will not gate clks for power off flow with PM Encodings: 0 = Default mode, i.e gate clocks during power down flot 1 = Leave CLKS ON mode, i.e dont clock gate, but complete Leave FET On Access: R/W Lock When This bit is set SPC will not turn off the PFET event Encodings: 0 = Default mode, i.e power off fets during power down 1 = Leave ON mode, i.e dont power off pfet, but complete Programming note: This bit should be programmed between Media2 Power Down state 3 Default Value: Access: This will be the 3rd state before power is turned OFF in the Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks Power Down state 2 Default Value: Access: This will be the 2nd state before power is turned OFF in the Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Power Down state 2 Default Value: Access: This will be the 2nd state before power is turned OFF in the Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future



POWERDNFSMCTL - Media 2 Power Down FSM control register

	with lock	
2:0	Power Down state 1	
	Default Value:	000b
	Access:	R/W Lock
	This will be the 1st state before power is turned OFF in the Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Assert Reset	ne well



Media 2 Power Gate Control Request

	P	GCTLREQ - Media 2 P	ower Gate Control Request
Register Space: MMIO: 0/2/0		MMIO: 0/2/0	_
Source:		BSpec	
Default V	alue:	0x00000000	
Size (in b	its):	32	
Address:		24100h	
Clock Gat	ing Me	ssages Register	
DWord	Bit		Description
0	31:16	Message Mask	
		Access:	RO
		Message Mask In order to write to bits 15:0, the co For example, for bit 14 to be set, bi	orresponding message mask bits must be written. It 30 needs to be 1: 40004000
	15:2	Reserved	
		Access:	RO
		Reserved	
	1	CLK RST FWE Request	
		Access:	R/W
		Media2 CLK RST FWE request:	·
		'0': Initiate power down sequence	
		'1' : Initiate power up sequence (cl	k/rst/fwe)
	0	Reserved	



Media 2Power on FSM control register with lock

POV	VER	UPFSMCTL - Media 2Pow	er on FS	M control register with		
		loc	k			
Register S	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value: 0x00000088						
Size (in b	its):	32				
Address:		2410Ch				
DWord	Bit		Description			
0	31	power up control Lock				
		Access:	R/W Lock			
		0 = Bits of MEDIA2 POWERUPFSMCTL regit 1 = All bits of MEDIA2 POWERUPFSMCTL regit once written to 1, the lock is set and cannot these bits are not reset on FLR.	egister are RC			
3	30:9	Reserved				
		Access: RO				
		Reserved				
	8:6	Power UP state 3				
		Default Value:		010b		
		Access:		R/W Lock		
		This will be the 3rd state after power is turn Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	ned ON in the	well		
	5:3	Power UP state 2				
		Default Value:		001b		
		Access:		R/W Lock		
		This will be the 2nd state after power is tur Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	ned ON in the	e well		



POWERUPFSMCTL - Media 2Power on FSM control register with lock

2:0	Power UP state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state after power is Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate		



Media 2 TLB Control Register

		M2TCR -	Media 2 TLB Control Regis	ter
Register	Space	e: MMIO: 0/2/0		
Default \	/alue:	0x00000000		
Size (in b	oits):	32		
Address:		04268h		
DWord	Bit		Description	
0	31:1	Reserved		
		Default Value:	0000000000000000000000000000000000	
		Access:	RO	
	0	Invalidate TLBs on the	corresponding Engine	
		Default Value:		0b
		Access:		R/W
		invalidation is complete. corresponding engine's	e the TLBs for the associated engine and HW c To ensure proper invalidation of the TLBs, SW HW pipeline is flushed and cleared from all its uarantee the proper invalidation for TLBs.	has to ensure the



Media Control Surface Cache Invalidate

		MCSCI - I	Media Co	ntrol Surfa	ace Cache Inv	validate	
Register S	Space:	MMIO: 0/	/2/0				
Source:		BSpec					
Default V	'alue:	0x000000	000				
Size (in b	its):	32					
Address:		04AACh					
DWord	Bit			Desc	ription		
0	31:16	Bit Masks					
		Default Value:			000	00h	
		Access:			R/\	W	
-		Mask Bits act a	s Write Enables	for the bits[15:0]	of this register		
	15			CP\$ cache invali	date		
		Default Value:				0b	
		Access:	ased end of con			R/W	
_		1'b1 : Disable tl	he h/w based ei	P\$ cache invalidat nd of context det w based end of co	ection to clear the co	ntents of RCP\$ and	WCP\$
	14	Reserved bits					
		Default Value:				0b	
		Access:				R/W	
	13	Reserved bits	for future				
		Default Value:				0b	
		Access:				R/W	
	12	Reserved bits for future					
		Default Value:				0b	
		Access:				R/W	
	11	Reserved bits	for future				
		Default Value:				0b	
		Access:				R/W	
	10	Reserved bits	for future	-			
			ioi iutuic				
		Default Value:				0b	



	MCSCI - Media Contro	I Surface Cache	Invalidate	
9	Reserved bits for future			
	Default Value:		0b	
	Access:		R/W	
8	Reserved bits for future			
	Default Value:		0b	
	Access:		R/W	
7	Reserved bits for future			
	Default Value:		0b	
	Access:		R/W	
6	Reserved bits for future			
	Default Value:		0b	
	Access:		R/W	
5	Reserved bits for future			
	Default Value:		0b	
	Access:		R/W	
4	Reserved			
3	Invalidate Media#1 WCP\$/RCP\$ entries			
	Default Value:	0b		
	Access:	R/W Hardware Clear		
	Invalidate Media#1 WCP\$/RCP\$ entri- Bit[3] Clear Media#1 engine enqueued entr 1'b0: Enqueued entries from WCP\$/R 1'b1: Enqueued entries from WCP\$/R This event is instantaneous This bit is write-to-clear	ies from WCP\$/RCP\$.CP\$ are not cleared;		
2	Invalidate Media#0 WCP\$/RCP\$ en	tries		
	Default Value:	0b		
	Access:	R/W Hardware Clear		
	Invalidate Media#0 WCP\$/RCP\$ entrible Bit[2] Clear Media#0 engine enqueued entr 1'b0: Enqueued entries from WCP\$/R 1'b1: Enqueued entries from WCP\$/R This event is instantaneous This bit is write-to-clear	ies from WCP\$/RCP\$.CP\$ are not cleared;		
1	Invalidate VEBOX WCP\$/RCP\$ entr	ies 0b		



	Access:	R/W Hardware Clear	
	Invalidate VEBOX WCP\$/RCP\$ entries	•	
	Bit[1]		
	Clear VEBOX engine enqueued entries	from WCP\$/RCP\$	
	1'b0 : Enqueued entries from WCP\$/R	CP\$ are not cleared;	
	1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared		
	This event is instantaneous		
	This bit is write-to-clear		
0	Invalidate Render(When used for Media) WCP\$/RCP\$ entries		
	Default Value:	0b	
		D AM Handware Clear	
	Access:	R/W Hardware Clear	
	Access: Invalidate Render WCP\$/RCP\$ entries	R/W Hardware Clear	
	1 100000	K/W Hardware Clear	
	Invalidate Render WCP\$/RCP\$ entries		
	Invalidate Render WCP\$/RCP\$ entries Bit[0]	s from WCP\$/RCP\$	
	Invalidate Render WCP\$/RCP\$ entries Bit[0] Clear Render engine enqueued entries	s from WCP\$/RCP\$ CP\$ are not cleared;	
	Invalidate Render WCP\$/RCP\$ entries Bit[0] Clear Render engine enqueued entries 1'b0: Enqueued entries from WCP\$/RC	s from WCP\$/RCP\$ CP\$ are not cleared;	



ME Message Trigger

ME_MESG - ME Message Trigger

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0C0F8h

A write to this register triggers a RA-VDM message to ME in the PCH with the supplied data.

This register is power ctx saved

DWord	Bit	Description
0	31	Lock Bit
		Setting this bit prevents host writes to this register. A GuR-reset shall reset (unlock) this bit.
	30:0	Data



Message Address

		MA_0	2_0_PCI - Message A	ddress
Register	Spac	e: PCI: 0/2/0		
Source: BSpec				
Default \	Value:	0x0000000		
Size (in b	oits):	32		
Address:		000B0h		
This reg	ister	contains the Message Ad	dress for MSIs sent by the device.	
DWord	Bit		Description	
0	31:2	Message Address		
		Default Value: 000000000000000000000000000000000000		
		Access:	R/W	
Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.				
	1:0	Force Dword Align		
		Default Value:		00b
		Access:		RO
		Hardwired to 0 so that address boundary.	addresses assigned by system softw	vare are always aligned on a DWORD



Message Control

		MC_0_2_0_PCI - I	Message Control				
Register	Spac	e: PCI: 0/2/0					
Source:		BSpec					
Default Value:		: 0x00000000					
Size (in b	its):	16					
Address:		000AEh					
prohibite guarante	ed fro	naled Interrupt control register. System soft om doing so. If the device writes the same m o be serviced. If all of them must be serviced e driver services the earlier one.	essage multiple times, only one	e of those messages is			
DWord	Bit		Description				
0	7	64 Bit Capable					
		Default Value:		0b			
		Access:		RO			
		Hardwired to 0 to indicate that the function does not implement the upper 32 bits of the Message address register and is incapable of generating a 64-bit memory address.					
	6:4	Multiple Message Enable					
		Default Value:	000	b			
		Access:	R/V	V			
		System software programs this field to ind device. This number will be equal to or less requests 000: 1 001: 2 010: 4 011: 8 100: 16	than the number actually requ	ested. Value: Number of			
	3:1	Multiple Message Capable					
		Default Value:	000	b			
		Access:	RO				
		System Software reads this field to determ device. Hardwired to 000b to indicate num		eing requested by this			
	0	MSI Enable					
		Default Value:	0	b			
		Access:	R	/W			
		Controls the ability of this device to general	ate MSIs.				



Message Data

		MD_0_2_0	_PCI - Message Data	
Register	Space	e: PCI: 0/2/0		
Source:		BSpec		
Default \	√alue:	0x0000000		
Size (in l	oits):	16		
Address		000B4h		
This reg	ister	contains the Message Data for MS	Is sent by the device.	
DWord	Bit		Description	
0	15:0	Message Data		
		Default Value:	0000000000000000	
Access:		Access:	R/W	
	Base message data pattern assigned by system software and used to handle an MSI fro device. When the device must generate an interrupt request, it writes a 32-bit value to the memory address specified in the MA register. The upper 16 bits are always set to 0. The bits are supplied by this register.			



Message Register

		MSGREG - Message Re	gister		
Register Space: Default Value: Size (in bits):	alue: 0x00000001				
Address:	040D4h				
DWord	Bit	Desc	cription		
0	31:16	Mask Bits			
		Default Value:	000	00h	
		Access:	RO		
		Reserved.			
_	15	GO_PROTOCOL_GAM_REQUEST15			
		Default Value:		0b	
		Access:		R/W	
		Reserved.			
	14	GO_PROTOCOL_GAM_REQUEST14			
		Default Value:		0b	
		Access:		R/W	
		Reserved.			
	13	GO_PROTOCOL_GAM_REQUEST13			
		Default Value:		0b	
		Access:		R/W	
		Reserved.			
-	12	GO_PROTOCOL_GAM_REQUEST12			
		Default Value:		0b	
		Access:		R/W	
		Reserved.			
	11	GO_PROTOCOL_GAM_REQUEST11			
		Default Value:		0b	
		Access:		R/W	
		Reserved.			



	MSGREG - Message Regis	ster	
10	GO_PROTOCOL_GAM_REQUEST10		
	Default Value:	0b	
	Access:	R/W	
	Reserved.	·	
9	GO_PROTOCOL_GAM_REQUEST9		
	Default Value:	0b	
	Access:	R/W	
	Reserved.	,	
8	GO_PROTOCOL_GAM_REQUEST8		
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
7	GO_PROTOCOL_GAM_REQUEST7		
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
6	GO_PROTOCOL_GAM_REQUEST6		
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
5	GO_PROTOCOL_GAM_REQUEST5		
3	Default Value:	0b	
	Access:	R/W	
	Reserved.	1.4	
4	GO_PROTOCOL_GAM_REQUEST4	T	
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
3	GO_PROTOCOL_GAM_REQUEST3	,	
	Default Value:	0b	
	Access:	R/W	
	Reserved.		



		whatsmade	
	MSGREG - Message Reg	jister	
2	GO_PROTOCOL_GAM_REQUEST2		
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
1	GO_PROTOCOL_GAM_REQUEST1		
	Default Value:	0b	
	Access:	R/W	
	Reserved.		
0	GO_PROTOCOL_GAM_REQUEST0		
	Default Value:	1b	
	Access:	R/W	
	0 - GPM to GAM Busy Ack Indication.		
	1 - GPM to GAM Idle Ack Indication.		



Message Signaled Interrupts Capability ID

MSI_CAPID_0_2_0_PCI - Message Signaled Interrupts Capability ID

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x0000D005

Size (in bits): 16

Address: 000ACh

When a device supports MSI it can generate an interrupt request to the processor by writing a predefined data item (a message) to a predefined memory address.

DWord	Bit	Description				
0	15:8	Pointer to Next Capability				
		Default Value:	11010000b			
		Access: RO				
		Management capability.	em in the capabilities list which is the Power			
	7:0	Capability ID				
		Default Value:	00000101b			
		Access:	RO			
		This field is hardwired to the value 05h t	o identify the CAP_ID as being for MSI registers.			



Messaging Register for GPMunit

	MSG_GPM - Messaging Register for GPMunit	
Register Space:	MMIO: 0/2/0	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	00C00h	

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

DWord	Bit	Description			
0	31:16	Reserved			
		Access:	RO		
	15	GPM Messages Bit 15			
		Access:	R/W		
		Placeholder for GPM Messsages.			
		RPMunit could self-clear these bits upon san	npling.		
	14	GPM Messages Bit 14	<u> </u>		
		Access:	R/W		
		Placeholder for GPM Messsages.			
		RPMunit could self-clear these bits upon san	npling.		
	13	GPM Messages Bit 13			
		Access:	R/W		
		Placeholder for GPM Messsages.			
		RPMunit could self-clear these bits upon san	npling.		
	12	GPM Messages Bit 12			
		Access:	R/W		
		Placeholder for GPM Messsages.			
		RPMunit could self-clear these bits upon san	npling.		
	11	GPM Messages Bit 11			
		Access:	R/W		
		Placeholder for GPM Messsages.			
		RPMunit could self-clear these bits upon san	npling.		



	MSG_GPM - Messaging R	legister for GPMunit	
10	GPM Messages Bit 10		
	Access:	R/W	
	Placeholder for GPM Messsages. RPMunit could self-clear these bits upon	sampling.	
9	GPM Messages Bit 9		
	Access:	R/W	
	Placeholder for GPM Messsages. RPMunit could self-clear these bits upon	sampling.	
8	GPM Messages Bit 8		
	Access:	R/W	
	Placeholder for GPM Messsages. RPMunit could self-clear these bits upon	sampling.	
7	Media PowerGate License Request		
	Access:	R/W	
	GPMunit Media PG License Level Request		
	1'b1 : Media PG ON License Request 1'b0 : Media PG OFF License Request		
6:5	ICCP Low Level Request		
	Access:	R/W	
	GPMunit IccP License Level Request 2'b00 : Low IccP License Request (default) 2'b01 : High IccP License Request		
4	Request to send CPD Exit Ack Message	on EventBus (U2C)	
	Access:	R/W	
		nd CPD_EXIT_ACK message on the Eventbus. g.	
3	Request to send CPD Enter Ack Messag	ge on EventBus (U2C)	
	Access:	R/W	
	Request from GPMunit for RPMunit to send CPD_ENTER_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.		
2	Request to send Credit Active Deassert	: Message on EventBus (U2C)	
	Access:	R/W	
	Request from GPMunit for RPMunit to sel Eventbus. RPMunit self-clears this bit upon sampling	nd CREDIT_ACTIVE_DEASSERT message on the g.	



	MSG_GPM - Messagii	ng Register for GPMunit			
1	Request to send Credit Active Assert Message on EventBus (U2C)				
	Access:	R/W			
	Request from GPMunit for RPMuni Eventbus. RPMunit self-clears this bit upon sa	t to send CREDIT_ACTIVE_ASSERT message on the impling.			
0	Request to send IDI Shutdown Ack Message on EventBus (U2C)				
	Access:	R/W			
	Request from GPMunit for RPMunit to send IDI_SHUTDOWN_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.				



Messaging Register for MDRBunit

MSG_MDRB - Messaging Register for MDRBunit

Register Space: MMIO: 0/2/0 Default Value: 0x00000001

Size (in bits): 32

Address: 00C08h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

DWord	Bit	Description				
0	31:16	Reserved				
		Access:	RO			
	15:2	MDRB Messages	·			
		Access:	R/W			
		Placeholder for MDRB Messsages.				
		MDRBunit could self-clear these bits upon samplin	g.			
	1	RFO Enable/Disable Ack for RPM (internal) RFO	Request			
		Access:	R/W			
		RFO Enable/Disable Ack for Internal RFO Request.				
		Enable Ack = 1'b1				
		Disable Ack = 1'b0				
	0	RFO Enable/Disable Ack for U2C (Evtentbus) RF	O Request	<u> </u>		
		Default Value:		1b		
		Access:		R/W		
		RFO Enable/Disable Ack for U2C RFO Request.				
		Enable Ack = 1'b1				
		Disable Ack = 1'b0				



Messaging Register for MGSRunit

MSG_MGSR - Messaging Register for MGSRunit

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00C04h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

DWord	Bit	Description			
0	31:16	Reserved			
		Access:	RO		
	15:0	MGSR Messages			
		Access: R/W			
		Placeholder for MGSR Messsages. MGSRunit could self-clear these bits upon sampling.			



Messaging Register for SPCunit

MSG_SPC - Messaging Register for SPCunit

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00C10h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

DWord	Bit	Description				
0	31:16	Reserved				
		Access:		RO		
	0	SPC GTI PGCTL ACK				
		Access:	R/V	V		
		SPC PowerGate Control Ack Message	SPC PowerGate Control Ack Message			
		1'b0 : PowerDown Ack (default).				
		1'b1 : PowerUp Ack (default).				



MFC_AVC_CABAC_INSERTION_COUNT

AVC_CABAC_INSERTION_COUNT - MFC_AVC_CABAC_INSERTION_COUNT

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 128ACh

Valid Projects:

This register stores the count in bytes of CABAC ZERO_WORD insertion. It is primarily provided for statistical data gathering.

DWord	Bit	Description		
0	31:0	FC AVC Cabac Insertion Count		
		Total number of bytes in the bitstream output before for the CABAC zero word insertion. This		
		ount is updated each time when the insertion count is incremented.		



MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding

Front-End Parsing Logic Error Counter

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 12804h

 DWord
 Bit
 Description

 0
 31:0
 Reserved

 avd_error_flagsR[31:0]
 Format:
 MBZ



MFC Image Status Control

MFC_IMAGE_STATUS_CONTROL - MFC Image Status Control

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO 32 Size (in bits): Trusted Type: 1

Address: 128B8h

Valid Projects:

This regi	ster sto	res the suggested data for next frame in multi-pas	SS.			
DWord	Bit	Description				
0	31:24	Cumulative slice delta QP				
	23:16	QP Value suggested slice QP delta value for frame level Rate control. This value can be +ve or -ve				
	15	QP-Polarity Change Cumulative slice delta QP polarity change.				
	14:13	Num-Pass Polarity Change Number of passes after cumulative slice delta QP polarity changes.				
	12	Reserved				
	11:8	Total Num-Pass				
	7:4	Reserved				
		Format:	MBZ			
	3	Missing Huffman Code Jpeg HW encoder reports if Huffman table entry is missing.				
	2	Panic Panic triggered to avoid too big packed file.				
	1 Frame Bit Count Frame Bit count over-run/under-run flag					
	0	Max Conformance Flag Max Macroblock conformance flag or Frame Bit of	count over-run/under-run			



MFC Image Status Mask

MFC_IMAGE_STATUS_MASK - MFC Image Status Mask

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 128B4h

Valid Projects:

This register stores the image status(flags).

DWord	Bit	Description
0	31:0	Control Mask
		Control Mask for dynamic frame repeat.



MFC QP Status Count

		MFC_QUP_CT - MFC QP Status Count		
Register	Space:	e: MMIO: 0/2/0		
Source:		VideoCS		
Default \	/alue:	0x0000000		
Access:		RO		
Size (in b	oits):	32		
Trusted ⁻	Гуре:	1		
Address:		128BCh		
Valid Projects:				
This register stores the suggested QP COUNTS in multi-pass.				
DWord	Bit	Description		
0	31:24	Cumulative QP Adjust		
		Format: U8		
		Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).		
23:0 Cumulative QP				
Forn		Format: U24		
		Cumulative QP for all MB of a Frame (Can be used for computing average QP).		



MFD Error Status

MFD_ERROR_STATUS - MFD Error Status

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12800h

Valid Projects:

This register stores the error status flags and count reports by the bit-stream decoder. This register is not part of hardware context save and restore. Driver should read the content prior to starting a new batch/frame.

DWord	Bit		Description		
0	31:20	Reserved			
	Format: MBZ				
		This field is currently	reserved		
	19:16	AVC Short Format E	rror Flags		
	13.10	Exists If:	// AVC Short Format == Ture		
			cted by VLD short format bit-stream and updated until starting of anothe	decoder. These flags are reset at the r frame.	
		[18] – MMCO SE Error does not end (mmco being decoded and N [17] – Reordering IDC modification_of_pic_n maximum value	control != 0) even after all MMCO SE MMCO SE loop end (mmco control == Error Flag – Syntax Element modifica	ation_of_pic_nums_idc >= 6 OR b) but reordering count has already hit	
	15:0	Bit-stream Error flag	ys		
		Exists If: // AVC	CAVLC, AVC CABAC, VC1 and MPEG	2 == True	
		a frame and updated AVC CAVLC: Please re AVC CABAC: Please r VC1: Please refer to \	ted by the VLD bit-steram decoder. T until starting of another frame. efer to AVC CAVLC table for each bit refer to AVC CABAC table for each bit VC1 table for each bit field to MPEG2 table for each bit field		



MFD Picture Parameter

MFD_PICTURE_PARAM - MFD Picture Parameter

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Trusted Type:

Address: 12820h

1



MFX_Memory_Latency_Count1

MFX_LAT_CT1 - MFX_Memory_Latency_Count1

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12870h

This register stores the max and min memory latency counts reported on reference read requests. This register is not part of hardware context save and restore.

DWord	Bit	Description
0	31:24	Max Request Count This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	Current Request Count This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the motion compensation engine is most likely hung waiting for read data to be returned from sub-system.
	15:8	MFX Reference picture read request - Max Latency Count in 8xMedia clock cycles This field reports the maximum memory latency count on all reference reads requested by the motion compensation engine.
	7:0	MFX Reference picture read request - Min Latency Count in 8xMedia clock cycles This field reports the minimum memory latency count on all reference reads requested by the motion compensation engine.



MFX0 Context Element Descriptor (High Part)

MFX0_CT	X_ED	R_H - MFX0 Context	Element	Descriptor (High Part)
Register Space:	Register Space: MMIO: 0/2/0			
Default Value:	0x0	0000000		
Size (in bits):	32			
Address:	Address: 04444h			
DWord	Bit		Descriptio	n
0	31:0	MFX0 Context Element Descript	or (High Part)	
		Default Value:		0000000h
		Access:		R/W



MFX0 Context Element Descriptor (Low Part)

MFX0_C	TX_ED	R_L - MFX0 Context Element	Descriptor (Low Part)	
Register Space:	Register Space: MMIO: 0/2/0			
Default Value:	0x0	0000009		
Size (in bits):	ize (in bits): 32			
Address:	Address: 04440h			
DWord	Bit	Description	on	
0	31:0	MFX0 Context Element Descriptor (Low Part)		
		Default Value:	0000009h	
		Access:	R/W	



MFX0 Context Element Descriptor (Low Part)

MFX0_CTX	CEDR_L	MFX0 Cont	ext Element D	Descriptor (Low Part)		
Register Space:	MMIO: 0,	MMIO: 0/2/0				
Source:	BSpec					
Default Value:	0x000000	009				
Size (in bits):	32	32				
Address:	04440h	04440h				
DWord	Bit Description			on		
0	31:0	31:0 MFX0 Context Element Descriptor				
		Default Value:		0000009h		
		Access:		R/W		



MFX0 Fault Counter

	MFX0_FAULT_CNTR - MFX0 Fault Counter				
Register Space:		MMIO: 0/2/0			
Default Value:		0x00000000			
Size (in bi	its):	32			
Address: 045A8h					
DWord	Bit	Description			
0	31:0	MFX0 Fault Counter			
		Default Value:	00000000h		
		Access:	RO		
This counter only applies to advance context when fault and stream		context when fault and stream mode is selected.			



MFX0 Fixed Counter

	MFX0_FIXED_CNTR - MFX0 Fixed Counter				
Register Space:		MMIO: 0/2/0			
Default Value:		0x00000000			
Size (in bi	ts):	32			
Address: 045ACh					
DWord	Bit	Description			
0	31:0	MFX0 Fixed Counter			
De		Default Value:	0000000h		
		Access:	RO		
This counter only applies to advance context when fault and stream mode is select		e context when fault and stream mode is selected.			



MFX0 PDP0/PML4/PASID Descriptor (High Part)

MFX0_CTX_PDP0_H - MFX0 PDP0/PML4/PASID Descriptor (High				
		Part)		
Register Space	Register Space: MMIO: 0/2/0			
Default Value:	0x	0x0000000		
Size (in bits):	32			
Address:	04	44Ch		
DWord	Bit	Descriptio	on	
0	31:0	MFX0 PDP0/PML4/PASID Descriptor (High Part)		
		Default Value:	0000000h	
		Access:	R/W	



MFX0 PDP0/PML4/PASID Descriptor (Low Part)

MFX0_CTX_PDP0_L - MFX0 PDP0/PML4/PASID Descriptor (Low				
		Part)		
Register Space:	: Mi	MIO: 0/2/0		
Default Value:	0x0	0x0000000		
Size (in bits):	32	32		
Address:	04	448h		
DWord	Bit	Descriptio	n	
0	31:0	MFX0 PDP0/PML4/PASID Descriptor (Low Part)		
		Default Value:	00000000h	
		Access:	R/W	



MFX0 PDP1 Descriptor Register (High Part)

MFX0_C1	TX_PD	P1_H - MFX0 I	PDP1 Descripto	or Register (High Part)
Register Space:	ММ	IIO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044	54h		
DWord	Bit		Descriptio	n
0	31:0	MFX0 PDP1 Descriptor Register (High Part)		
		Default Value:		0000000h
		Access:		R/W



MFX0 PDP1 Descriptor Register (Low Part)

MFX0_C	TX_PD	P1_L - MFX0	PDP1 Descripto	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	0445	50h		
DWord	Bit		Description	on
0	31:0	MFX0 PDP1 Descriptor Register (Low Part)		
		Default Value:		0000000h
		Access:		R/W



MFX0 PDP2 Descriptor Register (High Part)

MFX0_C7	TX_PD	P2_H - MFX0	PDP2 Descripto	or Register (High Part)
Register Space:	ММ	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044	5Ch		
DWord	Bit		Description	n
0	31:0	MFX0 PDP2 Descriptor Register (High Part)		
		Default Value:		0000000h
		Access:		R/W



MFX0 PDP2 Descriptor Register (Low Part)

MFX0_C	TX_PD	P2_L - MFX0 I	PDP2 Descripto	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0x0000000		
Size (in bits):	32			
Address:	0445	58h		
DWord	Bit		Descriptio	on
0	31:0	MFX0 PDP2 Descriptor Register (Low Part)		
		Default Value:		0000000h
		Access:		R/W



MFX0 PDP3 Descriptor Register (High Part)

MFX0_C1	TX_PD	P3_H - MFX0	PDP3 Descripto	or Register (High Part)
Register Space:	MM	IIO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044	64h		
DWord	Bit		Descriptio	n
0	31:0	MFX0 PDP3 Descriptor Register (High Part)		
		Default Value:		0000000h
		Access:		R/W



MFX0 PDP3 Descriptor Register (Low Part)

MFX0_C	TX_PD	P3_L - MFX0 F	PDP3 Descripto	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	0446	50h		
DWord	Bit		Descriptio	n
0	31:0	MFX0 PDP3 Descriptor Register (Low Part)		
		Default Value:		0000000h
		Access:		R/W



MFX1 Context Element Descriptor (High Part)

MFX1_CT	X_ED	R_H - MFX1 Context Element	Descriptor (High Part)	
Register Space:	MN	/IO: 0/2/0		
Default Value:	0x0	0000000		
Size (in bits):	32			
Address:	rss: 04484h			
DWord	Bit	Description	n	
0	31:0	MFX1 Context Element Descriptor (High Part)		
		Default Value:	0000000h	
		Access:	R/W	



MFX1 Context Element Descriptor (Low Part)

MFX1_C	TX_ED	R_L - MFX1	Context Element	Descriptor (Low Part)
Register Space:	MM	/IO: 0/2/0		
Default Value:	0x0	0000009		
Size (in bits):	32			
Address:	Address: 04480h			
DWord	Bit		Descriptio	n
0	31:0	MFX1 Context Ele	ment Descriptor (Low Part)	
		Default Value:		0000009h
		Access:		R/W



MFX1 Fault Counter

		MFX1_FAULT_CNT	R - MFX1 Fault Counter	
Register S	Space:	MMIO: 0/2/0		
Default V	alue:	0x00000000		
Size (in bi	its):	32		
Address:		045B0h		
DWord	Bit		Description	
0	31:0	MFX1 Fault Counter		
		Default Value: 00000000h		
		Access: RO		
		This counter only applies to advance context when fault and stream mode is selected.		



MFX1 Fixed Counter

		MFX1_FIXED_CNTR	- MFX1 Fixed Counter		
Register S	Space:	MMIO: 0/2/0			
Default V	alue:	0x00000000			
Size (in bi	ts):	32			
Address:	ldress: 045B4h				
DWord	Bit	Description			
0	31:0	MFX1 Fixed Counter	MFX1 Fixed Counter		
		Default Value: 00000000h			
		Access: RO			
		This counter only applies to advance context when fault and stream mode is selected.			



MFX1 PDP0/PML4/PASID Descriptor (High Part)

MFX1_C	TX_PI	DPO_H - MFX1 PDP0/PML4/P	ASID Descriptor (High		
		Part)			
Register Space:	: MI	MIO: 0/2/0			
Default Value:	0x	0000000			
Size (in bits):	32				
Address:	Address: 0448Ch				
DWord	Bit	Description	on		
0	31:0	MFX1 PDP0/PML4/PASID Descriptor (High Part)			
		Default Value:	00000000h		
		Access:	R/W		



MFX1 PDP0/PML4/PASID Descriptor (Low Part)

MFX1_CTX_PDP0_L - MFX1 PDP0/PML4/PASID Descriptor (Low				
		Part)		
Register Space:	: MI	MIO: 0/2/0		
Default Value:	0x	0000000		
Size (in bits):	32			
Address:	04	488h		
DWord	Bit	Description		
0	31:0	MFX1 PDP0/PML4/PASID Descriptor (Low Part)		
		Default Value:	00000000h	
		Access:	R/W	



MFX1 PDP1 Descriptor Register (High Part)

MFX1_C1	X_PD	P1_H - MFX1	PDP1 Descripto	or Register (High Part)
Register Space:	ММ	IIO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	0449	94h		
DWord	Bit		Descriptio	n
0	31:0	MFX1 PDP1 Descrip	otor Register (High Part)	
		Default Value:		0000000h
		Access:		R/W



MFX1 PDP1 Descriptor Register (Low Part)

MFX1_C	TX_PD	P1_L - MFX1	PDP1 Descript	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	0449	90h		
DWord	Bit		Descripti	on
0	31:0 MFX1 PDP1 Descriptor Register (Low Part)			
		Default Value:		0000000h
		Access:		R/W



MFX1 PDP2 Descriptor Register (High Part)

MFX1_C1	X_PD	P2_H - MFX1	PDP2 Descripto	or Register (High Part)
Register Space:	ММ	IIO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	0449	9Ch		
DWord	Bit		Descriptio	n
0	31:0	MFX1 PDP2 Descrip	otor Register (High Part)	
		Default Value:		0000000h
		Access:		R/W



MFX1 PDP2 Descriptor Register (Low Part)

MFX1_C	TX_PD	P2_L - MFX1	PDP2 Descripto	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	ult Value: 0x00000000			
Size (in bits):	32			
Address:	0449	98h		
DWord	Bit		Descriptio	n
0	31:0	31:0 MFX1 PDP2 Descriptor Register (Low Part)		
		Default Value:		0000000h
		Access:		R/W



MFX1 PDP3 Descriptor Register (High Part)

MFX1_C1	TX_PD	P3_H - MFX1	PDP3 Descripto	or Register (High Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044	A4h		
DWord	Bit		Description	n
0	31:0	MFX1 PDP3 Descrip	otor Register (High Part)	
		Default Value:		0000000h
		Access:		R/W



MFX1 PDP3 Descriptor Register (Low Part)

MFX1_C	TX_PD	P3_L - MFX1	PDP3 Descripto	or Register (Low Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0x0000000		
Size (in bits):	32			
Address:	044	40h		
DWord	Bit		Description	on
0	31:0	MFX1 PDP3 Descrip	otor Register (Low Part)	
		Default Value:		0000000h
		Access:		R/W



MFX Frame BitStream SE/BIN Count

MFX_SE-BIN_CT - MFX Frame BitStream SE/BIN Count

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 1286Ch

This register stores the number of BINs (AVC CABAC) and SEs (CAVLD, VLD) decoded in a frame. This register is not part of hardware context save and restore.

DWord	Bit	Description
0	31:0	MFX Frame Bit-stream SE/BIN Count
		Total number of BINs/SEs decoded in current frame. This number is used with frame
		performance count to derive Bin/clk or SE/clk.



MFX Frame Macroblock Count

MFX_MB_COUNT - MFX Frame Macroblock Count

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12868h

This register stores the number of Macro-blocks decoded/encoded in current frame. This register is not part of hardware context save and restore.

DWord	Bit	Description				
0	31:20	MBZ				
		Exists If:		// JPEG == True		
		Format:		MBZ		
		This field is cu	ırrently reserved			
	31:16	Intra MB Cou	ınt			
		Exists If:	// AVC CAVLC, AVC	C CABAC, VC1 and MPEG2 == True		
		Format:	U16			
	19:0	JPEG Block C	Count			
		Exists If:		// JPEG == True		
		Format:		U20		
		This 20-bit fie	This 20-bit field indicates the number of 8x8 blocks within the JPEG frame. This field is clear at			
		the start of decoding a new frame.				
	15:0	Number of MB Concealment				
		Exists If: // AVC CAVLC, AV		C CABAC, VC1 and MPEG2 == True		
		This 16-bit fie	ld indicates the num	nber of MB is concealed by hardware. This field is clear at the		
		start of decod	ling a new frame.			



MFX Frame Motion Comp Miss Count

VideoCS

MFX_MISS_CT - MFX Frame Motion Comp Miss Count

Register Space: MMIO: 0/2/0

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Source:

Address: 12888h

This register stores the total number of cacheline hits occurred in the motion compensation cache per frame. This register is not part of hardware context save and restore.

DWord	Bit	Description	
0	31:0	MFX Frame Motion Comp cache miss Count	
		Format:	U32
		Total number of CL misses occurred in the 12KB cache of the frame. This number is used along with MFX Frame Motion C comp cache miss/hit ratio.	



MFX Frame Motion Comp Read Count

MFX_READ_CT - MFX Frame Motion Comp Read Count

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12884h

This register stores the total number of reference picture read requests made by the Motion Compensation engine per frame. This register is not part of hardware context save and restore.

DWord	Bit	Description
0	31:0	MFX Frame Motion Comp CL read request Count
		Total number of reference picture read requests by the motion compensation engine per
		frame.



MFX Frame Performance Count

MFX_FRAME_PERFORMANCE_CT - MFX Frame Performance Count

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12860h

This register stores the number of clock cycles spent decoding/encoding the current frame. This register is not part of hardware context save and restore.

DWord	Bit	Description		
0	31:0	/IFX Frame Performance Counter		
		Total number of clocks between frame start and frame end. This counter is incremented on		
		cmclk		



MFX Frame Row-Stored/BitStream Read Count

MFX_ROW-PER-BS_COUNT - MFX Frame Row-Stored/BitStream Read Count

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12880h

Valid Projects:

This register stores the total number of row-stored/bit-stream read requests made by the pre-fetch engine per frame. This register is not part of hardware context save and restore.

DWord	Bit	Description			
0	31:16	Reserved			
		Format: MBZ			
	15:0	MFX row-stored/bit-stream read request Count			
		Total number of row-stored/bit-stream read requests sent by the memory pre-fetch engine per frame.			



MFX LRA 0

		MFX_LRA_0 -	MFX LRA 0		
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x7F403	3F00			
Size (in bits):	32				
Address:	04A50h				
DWord	Bit		Description		
0	31:24	MFX LRA1 Max			
		Default Value:	01111111b		
		Access:	R/W		
		Maximum value of program	mable LRA1.		
	23:16	MFX LRA1 Min			
		Default Value:	01000000Ь		
		Access:	R/W		
		Minimum value of program	mable LRA1.		
	15:8	MFX LRA0 Max			
		Default Value:	00111111b		
		Access:	R/W		
		Maximum value of program	mable LRA0.		
	7:0	MFX LRA0 Min			
		Default Value:	00000000ь		
		Access:	R/W		
		Minimum value of program	mable LRA0.		



MFX LRA 1

		MFX_LRA_1 - M	IFX LRA 1	
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0xFFC0	BF80		
Size (in bits):	32			
Address:	04A54l	1		
DWord	Bit		Description	
0	31:24	MFX LRA3 Max		
		Default Value:	11111111b	
		Access:	R/W	
		Maximum value of programm	able LRA3.	
	23:16	MFX LRA3 Min		
		Default Value:	11000000b	
		Access:	R/W	
		Minimum value of programm	able LRA3.	
-	15:8	MFX LRA2 Max		
		Default Value:	10111111b	
		Access:	R/W	
		Maximum value of programm	able LRA2.	
	7:0	MFX LRA2 Min		
		Default Value:	10000000Ь	
		Access:	R/W	
		Minimum value of programm	able LRA2.	



MFX LRA 2

		MFX_LRA_2 - MFX LRA 2			
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x000002D3				
Size (in bits):	32				
Address:	04A58h				
DWord	Bit	Description			
0	31:12	Reserved			
		Default Value:	00000h		
		Access:	RO		
	11:10	VMXRA LRA			
		Default Value:	0	0b	
		Access:	R	:/W	
		Which LRA should VMXRA use.	<u> </u>		
	9:8	BSP LRA			
		Default Value:	1	0b	
		Access:	R	I/W	
		Which LRA should BSP use.			
	7:6	VCS LRA			
		Default Value:	1	1b	
		Access:	R	./W	
		Which LRA should VCS use.	•		
	5:4	VMX LRA			
		Default Value:	0	1b	
		Access:	R	./W	
		Which LRA should VMX use.			
	3:2	VMC LRA			
		Default Value:	0	0b	
		Access:	R	./W	
		Which LRA should VMC use.			
	1:0	VCR LRA			
		Default Value:	1	1b	
	Access:		R	./W	
		Which LRA should VCR use.			



MFX LRA SL1 0

		MFX_LRA_SL1_0 - N	1FX LRA SL1 0		
Register Space:	MMIO	MMIO: 0/2/0			
Source:	BSpec				
Default Value:	0x7F40)3F00			
Size (in bits):	32				
Address:	04A60	h			
DWord	Bit		Description		
0	31:24	MFX SL1 LRA1 Max			
		Default Value:	01111111b		
		Access:	R/W		
		Maximum value of programm	able LRA1.	,	
-	23:16	MFX SL1 LRA1 Min			
		Default Value:	01000000Ь		
		Access:	R/W		
		Minimum value of programm	able LRA1.		
-	15:8	MFX SL1 LRA0 Max			
		Default Value:	00111111b		
		Access:	R/W		
		Maximum value of programm	able LRA0.		
_	7:0	MFX SL1 LRA0 Min			
		Default Value:	0000000b		
		Access:	R/W		
		Minimum value of programm	able LRA0.		



MFX LRA SL1 1

	1	MFX_LRA_SL1_1 - I	MFX LRA SL1 1	
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0xFFC0	BF80		
Size (in bits):	32			
Address:	04A64l	1		
DWord	Bit		Description	
0	31:24	MFX SL1 LRA3 Max		
		Default Value:	11111111b	
		Access:	R/W	
		Maximum value of programmable LRA3.		
	23:16	MFX SL1 LRA3 Min		
		Default Value:	11000000b	
		Access:	R/W	
		Minimum value of programm	nable LRA3.	
	15:8	MFX SL1 LRA2 Max		
		Default Value:	10111111b	
		Access:	R/W	
		Maximum value of programm	mable LRA2.	_
	7:0	MFX SL1 LRA2 Min		
		Default Value:	10000000Ь	
		Access:	R/W	
		Minimum value of programn	nable LRA2.	,



MFX LRA SL1 2

	M	FX_LRA_SL1_2 - MFX LRA	A SL1 2	
Register Space:	MMIO: 0/2	2/0		
Source:	BSpec			
Default Value:	0x0000021	03		
Size (in bits):	32			
Address:	04A68h			
DWord	Bit	Desci	ription	
0	31:12	Reserved	-	
		Default Value:	0000	0h
		Access:	RO	
	11:10	VMXRASL1 LRA		
		Default Value:		00b
		Access:		R/W
		Which LRA should VMXRASL1 use.		
	9:8	BSPSL1 LRA		
		Default Value:		10b
		Access:		R/W
		Which LRA should BSPSL1 use.		
	7:6	VCSSL1 LRA		
		Default Value:		11b
		Access:		R/W
		Which LRA should VCSSL1 use.		
	5:4	VMXSL1 LRA		
		Default Value:		01b
		Access:		R/W
		Which LRA should VMXSL1 use.		
	3:2	VMCSL1 LRA		
		Default Value:		00b
		Access:		R/W
		Which LRA should VMCSL1 use.		
	1:0	VCRSL1 LRA		
		Default Value:		11b
		Access:		R/W
		Which LRA should VCRSL1 use.		



MFX Memory Latency Count2

MFX_LAT_CT2 - MFX Memory Latency Count2

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12874h

Valid Projects:

This register stores the accumulative memory latency count on reference picture read requests. This register is not part of hardware context save and restore.

DWord	Bit	Description			
0	31:26	Reserved			
		Format: MBZ			
	25:0	MFX Reference picture read request - Accumulative Memory Latency Count for the ending frame in 8xMedia clock cycles The accumulative memory latency count of all reference reads requested by motion compensative engine per frame. This number is used with MFX Frame Motion Comp Real Count to derive average memory latency.			



MFX Memory Latency Count3

MFX_LAT_CT3 - MFX Memory Latency Count3

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 12878h

This register stores the max and min memory latency counts reported on row-stored/bit-stream read requests. Max and current requests into memory sub-system engine. This register is not part of hardware context save and restore.

DWord	Bit	Description
0	31:24	Max Request Count This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	Current Request Count This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the pre-fetch engine most likely hung waiting for read data to be returned from sub-system.
	15:8	MFX row-stored/bit-stream read request - Max Latency Count in 8xMedia clock cycles This field reports the maximum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.
	7:0	MFX row-stored/bit-stream read request - Min Latency Count in 8xMedia clock cycles This field reports the minimum memory latency count on all row-stored/bit-stream reads requested by the memory pre-fetch engine.



MFX Memory Latency Count4

MFX_LAT_CT4 - MFX Memory Latency Count4

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 1287Ch

This register stores the accumulative memory latency count on row-stored/bit-stream read requests. This register is not part of hardware context save and restore.

DWord	Bit	Description			
0	31:26	Reserved	Reserved		
		Format: MBZ			
	25:0 MFX row-stored/bit-stream read request - Accumulative Memory Latency Coentire frame in 8xMedia clock cycles The accumulative memory latency count of all row-stored/bit-stream reads requested the engine per frame. This number is used with Frame row-stored/bit-stream recount to derive average memory latency.				



MFX Pipeline Status Flags

		ne Statu				
	MFX_STATUS_FLAGS - MFX Pipeline Status Flags					
Register Space: MMIO: 0/2/0			2/0			
Source:		VideoCS				
Default Va	ılue:	0x0000000	00			
Access:		RO				
Size (in bi	ts):	32				
Trusted Ty	/pe:	1				
Address:		12838h				
This regis restore.	ter stor	es the various _l	pipeline status flags. This reg	ister is not pai	rt of hardware context save and	
DWord	Bit			Description		
0	31:17	Reserved				
		Format:			MBZ	
	16	MFX Active Frame decoding/encoding is in progress. Set on frame_start; clear on frame_end.				
	15:10	Reserved				
		Format:	ormat: MBZ			
	9	Streamout E				
	8	Reserved				
	7	Post Deblocking Mode Enable				
	6	Pre Deblocking Mode Enable				
	5	Decoder Mod	de Select			
		Value		Nam	le	
		0	Configure the MFD Engine	for VLD Mode		
		1	Configure the MFD Engine	for IT Mode		
	4	Codec Select				
			Value		Name	
		0		Decode		
		1		Encode		
	3:2	Video Mode				
			Value		Name	
		00b		MPEG2		
		01b		VC1		
		10b		AVC		
		11b		JPEG		



	MFX_STATUS_FLAGS - MFX Pipeline Status Flags							
	1	Decoder Short Format Mode						
		Value	Name		Description			
		0	AVC/		VC1 Short Format Mode is in use			
		1		AVC/V	C1 Long Format Mode is in use			
	0	Stitch Mode						
		Value	Nan	ne	Description			
		0b			Not in Stitch Mode			
1b In the Special S				In the Special Stitch Mode				



MFX SFC LOCK Request

		MFX_SFC_LOCK_REQUEST	- MFX SFC LOCK Request			
Register	Register Space: MMIO: 0/2/0					
Source:		VideoEnhancementCS				
Default \	/alue:	0x00000000				
Access:		RO				
Size (in b	oits):	32				
Address:		1288Ch				
DWord	Bit		Description			
0	31:1	Reserved	_			
		Format:	MBZ			
	0	MFX_SFC_Forced_Lock				
		Format:	U1			
	This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells MFX that a software reset is going to happen. MFX then issues a forced lock to SFC. If SFC is currently locked to MFX, SFC should not unlock itself from MFX. If SFC is NOT currently locked to MFX, SFC should not accept the lock request from MFX. Driver needs to clear this bit after the software reset sequence is complete.					



MFX SFC LOCK Status

		MFX_SFC_LOCK_STATUS - I	MFX SFC LOCK Status			
Register	Register Space: MMIO: 0/2/0					
Source:		VideoEnhancementCS				
Default \	/alue:	: 0x0000000				
Access:		RO				
Size (in b	oits):	32				
Address:		12890h				
DWord	Bit	Des	cription			
0	31:2	Reserved				
		Format:	MBZ			
	1	MFX_SFC_Forced_Act				
		Format:	U1			
		This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that MFX has received MFX_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert MFX_SFC_Forced_Lock as well.				
	0	MFX_SFC_Usage				
		Format:	U1			
		SFC is currently locked to MFX. This bit should	to be clear by hardware as well. This bit indicates be set after SFC accepts the lock request from MFX. orkload and unlocked from MFX. In case a reset new workload is received			



MFX Slice Performance Count

MFX_SLICE_PERFORM_CT - MFX Slice Performance Count

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12864h

This register stores the number of clock cycles spent decoding/encoding the current slice. This register is not part of hardware context save and restore.

DWord	Bit	Description		
0	31:0	MFX Frame Performance Count		
		Total number of clocks between slice start and slice end. This count is incremented on crm_clk		



MGSR2GAM Message Register

N	1GSR2	PGAM_MSGREG - MGSR	2GAM Message Register			
Register Spa	ice:	MMIO: 0/2/0				
Default Value:		0x0000000				
Size (in bits)	:	32				
Address:		040D8h				
DWord	Bit		Description			
0	31:16	Mask Bits				
		Default Value:	0000h			
		Access:	RO			
		Mask Bits act as Write Enables for the	bits[15:0] of this register.			
	15	MGSR2GAM Message Register 15				
		Default Value:	0b			
		Access:	R/W			
		For Future Use.	· · · · · · · · · · · · · · · · · · ·			
		This bit is self clear.				
	14	MGSR2GAM Message Register 14				
		Default Value:	0b			
		Access:	R/W			
		For Future Use.	·			
		This bit is self clear.				
	13	MGSR2GAM Message Register 13				
		Default Value:	0b			
		Access:	R/W			
		For Future Use.				
		This bit is self clear.				
	12	MGSR2GAM Message Register 12				
		Default Value:	0b			
		Access:	R/W			
		For Future Use.				
		This bit is self clear.				



MG	SR2	GAM_MSGREG - MGSR2GAM Message	Register
	11	MGSR2GAM Message Register 11	
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	
	10	MGSR2GAM Message Register 10	
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	
	9	MGSR2GAM Message Register 9	1
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	
	8	MGSR2GAM Message Register 8	
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	
	7	MGSR2GAM Message Register 7	
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	
	6	MGSR2GAM Message Register 6	
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	
	5	MGSR2GAM Message Register 5	
		Default Value:	0b
		Access:	R/W
		For Future Use.	
		This bit is self clear.	



4	MGSR2GAM Message Register 4	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	·
3	MGSR2GAM Message Register 3	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	•
2	MGSR2GAM Message Register 2	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
1	MGSR2GAM Message Register 1	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
0	MGSR2GAM Message Register 0	
	Default Value:	0b
	Access:	R/W
	Bit0 - Tail Update Ack Message. This bit is self clear.	



MGSR Control Register 1

		SHADOWREG1 - MGSR Control	Regi	ister 1			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000002					
Size (in b	oits):	32					
Address:		00E04h-00E07h					
DWord	Bit	Description					
0	31:16	Mask Bits					
		Access:	RO	0			
		Mask bits applied to [15:0] of same register. If mask is set to written. If mask is set to 0, corresponding bit in [15:0] is una					
	15:9	Reserved					
		Access:	RO	0			
	8	Force Wake					
		Default Value:		0b			
		Access:		R/WC			
		block GT wakeup	•				
	7:4	Reserved					
		Access:	RO	0			
	3	RENDER unblock					
		Default Value:		0b			
		Access:		R/WC			
		RENDER unblock (1) or block (0)					
	2	MEDIA unblock	ı				
		Default Value:		0b			
		Access:		R/WC			
		MEDIA unblock (1) or block (0)					
	1	RC6 model					
		Default Value:		1b			
		Access:		R/WC			
		Set RC6 mode (1) or CPD(0)					
	0	GT unblock	ı				
		Default Value:		0b			
		Access:		R/WC			
		GT unblock (1) or block (0)					



		SHADOWREG119 - MGSR Program R	egi	ster 1		
Register	Space:	MMIO: 0/2/0				
Source:	•	BSpec				
Default Value: 0x10000000						
Size (in b	oits):	32				
Address:		00FDCh-00FDFh				
DWord	Bit	Description				
0	31:29	Reserved				
		Access:	RO			
	28	MULTICAST				
		Default Value:		1b		
		Access:		R/W		
		Value in this register determines the multicast value driven to MC	CR dur	ing C0.		
		0 - not multicast				
		1 - multicast				
		This register is not reset on FLR.				
	27:26	SLICEID				
		Default Value:		00b		
		Access:		R/W		
		Value in this register determines the slice ID driven to MCR durin 00 - slice 0, 01 - slice 1, 10 - slice 2 11 - not used The usage model should be to set this register to the appropriate register and then set it back to 0b00.	-	e, read the multicast		
		When slice 0 is disabled (when fuse reflection MMADR 0x9120[25] valid slice (slice 1 or slice 2) before issuing a read to a register in This register is not reset on FLR.	- '			
	25:24	SUBSLICEID				
		Default Value:		00b		
		Access:		R/W		
		Value in this register determines the subslice ID driven to MCR during C0.				
		00 - subslice 0 (or I3_bank0) 01 - subslice 1 (or I3_bank1) 10 - su (or I3_bank3)	bslice	2 (or l3_bank2) 11 - rsvd		
	This register is not reset on FLR.					
	22.20					
	23:20	RESERVED	DO.			
		Access:	RO			



	SHADOWREG119 - MGSR Program Register 1							
19:0	ADDR1							
	Default Value:	00000h						
	Access:	R/W						
	Programmable shadow register address. Program additional address to shadow in this register. source: IA This register is not reset on FLR.							



	SHADOWREG120 - MGSR Program Register 2						
Register Sp	ace:	MMIO: 0/2/0					
Source:		BSpec					
Default Valu	ue:	0x0000000					
Size (in bits):	32					
Address:		00FE0h-00FE3h					
DWord	Bit	Description					
0	31:25	Reserved2					
		Default Value:	0000000Ь				
		Access:	R/W				
	24	Reserved					
	23:20	Reserved					
		Access:	RO				
	19:0	ADDR2					
		Default Value:	00000h				
		Access:	R/W				
For SKL-A0, this may only be used to shadow IA-accessible registers Programmable shadow register address. Program additional address to shadow in this register. source: PCH							



	SHA	DOWREG121 - MGSR Program	Re	gister 3
Register Space: MMIO: 0/2/0				
Source:	BS	рес		
Default Value:	0x	0000000		
Size (in bits):	32			
Address:	00	FE4h-00FE7h		
DWord	Bit	Description		
0	31:20	Reserved		
		Access:		RO
	19:0	ADDR3		
		Default Value:	(00000h
		Access:	F	R/W
		Programmable shadow register address. Program additional address to shadow in this regist Source : IA	er.	



	SHADOWREG122 - MGSR Program Register 4				
Register Space	pace: MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0	0000000			
Size (in bits):	32				
Address:	00	FE8h-00FEBh			
DWord	Bit	Description			
0	31:20	Reserved			
		Access:	RO		
	19:0	ADDR4			
		Default Value:	00000h		
		Access:	R/W		
		Programmable shadow register addre Program additional address to shadow source : IA			



Minimum Grant

MINGNT_0_2_0_PCI - Minimum Grant						
Register Sp	oace:	PCI: 0/2/0				
Source:		BSpec				
Default Va	lue:	0x00000000				
Size (in bit	s):	8				
Address:		0003Eh				
The Integr	ated	Graphics Device has no requirer	ment for the settings of Latency Timers.			
DWord	Bit		Description			
0	7:0	Minimum Grant Value				
		Default Value:	0000000b			
		Access: RO				
		Hardwired to 0s because the IGD does not burst as a PCI compliant master.				



Mirror of Base Data of Stolen Memory

	BDSM_0_2_0_PCI - Mirror of Base Data of Stolen Memory					
Register	Space:	ce: PCI: 0/2/0				
Source:		BSpec				
Default \	/alue:	lue: 0x00000000				
Size (in b	oits):	32				
Address:		0005Ch				
Mirror o	f BSDN	1_0_0_0_PCI. This register co	ntains the base ad	dress of grap	ohics data stolen	DRAM memory.
DWord	Bit		De	scription		
0	31:20	Graphics Base of Stolen M	emory			
		Default Value:		0000000000	000b	
		Access:		RO		
		This register contains bits 31 to 20 of the base address of stolen DRAM memory. BIOS determines the base of graphics stolen memory by subtracting the graphics stolen memory size (PCI Device 0 offset 52 bits 6:4) from TOLUD (PCI Device 0 offset BC bits 31:20).				
	19:1	Reserved				
		Format: MBZ				
	0	Lock				
		Default Value: 0b				0b
		Access: RO			RO	
		This bit will lock all writeabl	le settings in this r	egister, inclu	ding itself.	



Mirror of Capabilities A

		CAPID0_A_0_2_0_P	CI - Mirror of Capabilities A
Register	Space	: PCI: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000000	
Size (in b	oits):	32	
Address:		00044h	
Mirror o	f CAPI	ID0_A_0_0_0_PCI.	
DWord	Bit		Description
0	31	Display HD Audio Disable	
		Access:	RO
-	30	PEG12 Disable	
		Default Value:	0b
		Access:	RO
-	29	PEG11 Disable	
		Default Value:	0b
		Access:	RO
-	28	PEG10 Disable	
		Default Value:	0b
		Access:	RO
	27	PCI Express Link Width Upconf	g Disable
		Default Value:	0b
		Access:	RO
	26	DMI Width	
		Default Value:	0b
		Access:	RO
-	25	ECC Disable	
		Default Value:	0b
		Access:	RO
	24	Force DRAM ECC Enabled	
		Default Value:	0b
		Access:	RO
-	23	VTd Disable	
		Default Value:	0b
		Access:	RO
		0: Enable VTd 1: Disable VTd	



22	DMI Gen 2 Disable	_	
	Default Value:	0b	
	Access:	RO	
21	PEG Gen 2 Disable	<u> </u>	
	Default Value:	0b	
	Access:	RO	
20:19	DDR Size		
	Default Value:	00b	
	Access:	RO	
18	SPARE18	_	
	Default Value:	0b	
	Access:	RO	
17	Disable 1N Mode		
	Default Value:	0b	
	Access:	RO	
16	Full ULT Fuse Read Disable		
	Default Value:	0b	
	Access:	RO	
15	Camarillo Device Disable		
	Default Value:	0b	
	Access:	RO	
14	2 DIMMS per Channel Disable		
	Default Value:	0b	
	Access:	RO	
13	X2APIC Enabled		
	Default Value:	0b	
	Access:	RO	
12	Performance Dual Channel Disable		
	Default Value:	0b	
	Access:	RO	



CAPID0_A_0_2_0_PCI - Mirror of Capabilities A					
11	Internal Graphics Disable				
	Default Value:		0b		
	Access:		RO		
	Ob: There is a graphics engine within this CPU. Internal Graphics Device (Device 2) is enabled and all of its memory and I/O spaces are accessable. Configuration cycles to Device 2 will be completed within the CPU. All non-SMM memory and IO accesses to VGA will be handled based on Memory and IO enables of Device 2 and IO registers within Device 2 and VGA Enable of the PCI to PCI bridge control (If PCI Express GFX attach is supported). A selected amount of Graphics Memory space is pre-allocated from the main memory based on Graphics Mode Select (GMS in the GGC Register). Graphics Memory is pre-allocated above TSEG Memory. 1b: There is no graphics engine within this CPU. Internal Graphics Device (Device 2) and all of its memory and I/O functions are disabled. Configuration cycle targeted to Device 2 will be passed on. All non-SMM memory and IO accesses to VGA will be handled based on VGA Enable of the PCI to PCI bridge control. Device 2 is disabled and hidden.				
10	Reserved				
9	Reserved				
8	SPARE8				
	Default Value:		0b		
	Access:		RO		
7:4	Compatibility Rev ID				
	Default Value:	0000b			
	Access:	RO			
	This is an 8-bit value that indicates the revision identification nur	is is an 8-bit value that indicates the revision identification number for the Host Device 0.			
3	DDR Overclocking				
	Default Value:		0b		
	Access:		RO		
2	IA Overclocking Enabled by DSKU				
	Default Value:		0b		
	Access:		RO		
1	DDR Write VRef				
	Default Value:		0b		
	Access:		RO		
0	DDR3L Enable				
	Default Value:		0b		
	Access:		RO		



Mirror of Capabilities B

	C	APID0_B_0_2_0_PCI - Mirror of Capabil	ities	В		
Register Sp	ace:	PCI: 0/2/0				
Source:	Source: BSpec					
Default Value:		0x00000000				
Size (in bits	s):	32				
Address:		00048h				
Mirror of C	CAPID0_B	_0_0_0_PCI.				
DWord	Bit	Description				
0	31	IMGU Disable				
		Default Value:		0b		
		Access:		RO		
	30	SPARE30				
		Default Value:		0b		
		Access:		RO		
	29	IA Overclocking Enable				
		Default Value:		0b		
		Access:		RO		
	28	SMT Capability				
		Default Value:		0b		
		Access:		RO		
	27:25	Cache Size Capability				
		Default Value:	000b			
		Access:	RO			
	24	SPARE24				
		Default Value:		0b		
		Access:		RO		
	23:21	DDR3 Maximum Frequency Capability with 100 Memory				
		Default Value:	000b			
		Access:	RO			
	20	Gen3 Disable Fuse for PCIe PEG Controllers				
		Default Value:		0b		
		Access:		RO		
	19	Package Type				
		Default Value:		0b		
		Access:		RO		
		·				



	C	APID0_B_0_2_0_PCI - Mirror of Capabili	ities	В
	18	Additive Graphics Enabled		
		Default Value:		0b
		Access:		RO
		0 - Additive Graphics Disabled 1- Additive Graphics Enabled		
	17	Additive Graphics Capable		
		Default Value:		0b
		Access:		RO
		0 - Capable of Additive Graphics 1 - Not capable of Additive Gra	phics	
	16	Primary PEG Port x16 Disable		
		Default Value:		0b
		Access:		RO
-	15	DMIG3 Disable		
		Default Value:		0b
		Access:		RO
-	14:12	SPARE14_12		
		Default Value:	000b	
		Access:	RO	
	11	Reserved		
	10:9	SPARE10_9		
		Default Value:	0	0b
		Access:	R	0
	8	GMM Disable		
		Default Value:		0b
		Access:		RO
	7	Reserved		
	6:4	DDR3 Maximum Frequency Capability		1
		Default Value:	000b	
		Access:	RO	
	3	SPARE3		,
		Default Value:		0b
		Access:		RO
	2	DDR4 DSKU Enable		,
		Default Value:		0b
		Access:		RO



CAPIDO_B_0_2_0_PCI - Mirror of Capabilities B					
1	Dual PEG Force x1 when VGA Enabled				
	Default Value:	0b			
	Access:	RO			
0 Single PEG Force x1 when VGA Enabled					
	Default Value:	0b			
	Access:	RO			



Mirror of Device Enable

		DEVENO_0_2_	0_PCI - Mirror of	Device Ena	ble
Register	Register Space: PCI: 0/2/0				
Source: BSpec					
Default V	Default Value: 0x000084BF				
Size (in b	its):	32			
Address:		00054h			
Mirror o	f DEVE	N_0_0_0_PCI.			
DWord	Bit		Description	l	
0	15	Device 8 Enable			
		Default Value:			1b
		Access:			RO
	14	Chap Enable			
		Default Value:			0b
		Access:			RO
	13	Device 6 Enable			
		Default Value:			0b
		Access:			RO
	12:11	Reserved			
		Format:		MBZ	
	10	Device 5 Enable			
		Default Value:			1b
		Access:			RO
	9:8	Reserved			
		Format:		MBZ	
	7	Device 4 Enable			
		Default Value:			1b
		Access:			RO
	6	Reserved			
		Format:		MBZ	
	5	Device 3 enable for Disp	lay HD Audio		
		Default Value:			1b
		Access:			RO



DEVENO_0_2_0_PCI - Mirror of	Device Enable			
Internal Graphics Engine				
Default Value:	1b			
Access:	RO			
0: Bus 0 Device 2 is disabled and hidden 1: Bus 0 Device 2 is enabled and visible This bit will be set to 0b and remain 0b if Device 2 capability is disabled.				
PEG10 Enable				
Default Value:	1b			
Access:	RO			
PEG11 Enable				
Default Value:	1b			
Access:	RO			
PEG12 Enable				
Default Value:	1b			
Access:	RO			
Host Bridge				
Default Value:	1b			
Access:	RO			
	Internal Graphics Engine Default Value: Access: 0: Bus 0 Device 2 is disabled and hidden 1: Bus 0 Device set to 0b and remain 0b if Device 2 capability is disabled PEG10 Enable Default Value: Access: PEG11 Enable Default Value: Access: PEG12 Enable Default Value: Access: Host Bridge Default Value:			



Mirror of DSMBASE

DSMB - Mirror of DSMBASE						
Register	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		090A0h				
DSM Ba	se					
DWord	Bit	Description				
0	31:20	DSM Base Lower 32 Bits				
		Access:	RO			
	This register contains bits 31 to 20 of the base address of stolen DRAM memory. BIOS determines the base of graphics stolen memory by subtracting the graphics stolen memory size (PCI Device 0 offset 52 bits 6:4) from TOLUD (PCI Device 0 offset BC bits 31:20).					
	19:0	Spares				
		Access:	RO			



Mirror of EMRR Base LSB

EMRRBASE_LSB - Mirror of EMRR Base LSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09200h

Mirror of EMRR Base

DWord	Bit	Des	cription
0	31:12	EMRR Base LSB	
		Access: EMRR Base Value.	RO
	11:0	Spares	
		Access:	RO



Mirror of EMRR Base MSB

EMRRBASE_MSB - Mirror of EMRR Base MSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09204h

Mirror of EMRR Base

DWord	Bit	Description	
0	31:7	Spares	
		Access:	RO
	6:0	EMRR Base MSB	
		Access:	RO
		EMRR Base Value.	



Mirror of EU Disable Fuses - Register0

MIRROR_	EU_DISA	BLE0 - Mirror of EU Disable Fuses - Register0	
Register Space:	MMIO: 0/2/	70	
Source:	BSpec		
Default Value:	0x00000000)	
Size (in bits):	32	32	
Address:	09134h		
DWord	Bit	Description	
0	21.0	FU Disable Faces	

	00.0		
DWord	Bit	Description	
0	31:0	EU Disable Fuses	
		Access:	RO
		Slice0 - Subslice0 = Register0[7:0]	
		Slice0 - Subslice1 = Register0[15:8]	
		Slice0 - Subslice2 = Register0[23:16]	
		Slice0 - Subslice3 = Register0[31:24]	



Mirror of EU Disable Fuses - Register1

MIRROR_	EU_DISA	ABLE1 - Mirror of EU Dis	sable Fuses - Register1
Register Space:	MMIO: 0/2	/0	
Source:	BSpec		
Default Value:	0x0000000	0	
Size (in bits):	32		
Address:	09138h		
DWord	Bit	Desc	cription
0	31:0	EU Disable Fuses	
		Access:	RO
		Slice1 - Subslice0 = Register1[7:0]	
		Slice1 - Subslice1 = Register1[15:8]	
		Slice1 - Subslice2 = Register1[23:16]	
		Slice1 - Subslice3 = Register1[31:24]	



Mirror of EU Disable Fuses - Register2

MIRROR	_EU_DISA	BLE2 - Mirror of EU Disab	le Fuses - Reg	ister2
Register Space:	MMIO: 0/2/	0		
Source:	BSpec			
Default Value:	0x00000000)		
Size (in bits):	32			
Address:	0913Ch			
DWord	Bit	Descript	ion	
0	31:0	EU Disable Fuses		
		Access:	RO	
		Slice2 - Subslice0 = Register2[7:0]		
		Slice2 - Subslice1 = Register2[15:8]		
		Slice2 - Subslice2 = Register2[23:16]		

Slice1 - Subslice3 = Register2[31:24]



Mirror of FUSE1 Control DW

		FUSE1 - Mirror of FUSE1 Control DW
Register	Space:	MMIO: 0/2/0
Source:		BSpec
Default \	/alue:	0x00000000
Size (in b	its):	32
Address:		0911Ch
DWord	Bit	Description
0 31:2	31:25	Spares
		Access: RO
	24	EU DP DISABLE
		Access: RO
	23	Reserved
	22	Reserved
	21	Reserved
_	20	Reserved
_	19	Reserved
_	18	Reserved
	17:16	Spares1
_		Access: RO
	15	Authentication Bypass
_		Access: RO
_	14	Reserved
	13	Spares2
-		Access: RO
_	12	Reserved
	11	Render Disable
-		Access: RO
	10:9	Spares3
		Access: RO
	8	VME IME Enable
		Access: RO
	7	VME CRE Enable
		Access: RO



6:5	Media Decode	
	Access:	RO
	Applicable to Media - Fuse to disable VI tree trunk.	N from processing media_objs or turn off the entire cr
4	Disable GT3 Slice Shutdown	
	Access:	RO
	N/A Not used by GT hardware: This full driver information only.	use is actually enforced by the PCU; it is reflected here
3	Reserved	
3 2	,	
	Reserved	RO
	Reserved Spares4	RO
2	Reserved Spares4 Access:	RO RO



Mirror of FUSE2 Control DW

		FUSE2 - Mirror of FUSE2 Cont	rol DW	
Register Spa	ce:	MMIO: 0/2/0		
Source:		BSpec		
Default Value	: :	0x0000000		
Size (in bits):		32		
Address:		09120h		
FUSE2 Contr	ol DW			
DWord	Bit	Description		
0	31:29	GT SKU Fuse		
		Access:	RO	
		GT SKU Fuse Bits See project specific configuration table for possible	values.	
	28	Spares		
		Access:	RO	
	27:25	GT Slice Enable Fuse	<u> </u>	
		Access:	RO	
		Slice Enables Bit25 - Slice0 Enable Bit26 - Slice1 Enable Bit27 - Slice2 Enable See project specific configuration table for possible	values.	
	24	Spares1		
		Access:	RO	
	23:20	GT Subslice Disable Fuse		
		Access: Subslice Disable Bits	RO	
		Bit 20 - Subslice0 Disable		
		Bit 21 - Subslice1 Disable		
		Bit 22 - Subslice2 Disable Bit 23 - Subslice3 Disable		
		See project specific configuration table for possible	values.	
	19:18	GT VDBox and VEBox Configuration Fuse		
		Access:	RO	
		VDBox and VEbox Configurations:	<u>,</u>	
		00b = Both VDBOXes and VEBOXes enabled		
		01b = VDBOX1 and VEBOX1 enabled (GT1,2) 10b = VDBOX0 and VEBOX0 enabled (GT1,2)		
		See project specific configuration table for possible	values.	



FUSE2 - Mirror of FUSE2 Control DW			
	17:16	Spares3	
		Access:	RO
	15:0	Cabability Fuse	
		Access:	RO



Mirror of Global Command Register

		GCMD - Mirror of Global Command Register
Register	Space	e: MMIO: 0/2/0
Source:		BSpec
Default \	/alue:	0x0000000
Size (in b	its):	32
Address:		090CCh
DWord	Bit	Description
0	31	Translation Enable
		Access: RO
		 Software writes to this field to request hardware to enable/disable DMA-remapping hardware. Disable DMA-remapping hardware. Enable DMA-remapping hardware. Hardware reports the status of the translation enable operation through the TES field in the Global Status register. Before enabling (or re-enabling) DMA-remapping hardware through this field, software must: Set up the DMA-remapping structures in memory. Flush the write buffers (through WBF field), if write buffer flushing is reported as required. Set the root-entry table pointer in hardware (through SRTP field). Perform global invalidation of the context-cache and global invalidation of IOTLB If advanced fault logging supported, setup fault log pointer (through SFL field) and enable advanced fault logging (through EAFL field).
		Refer to Section 9 for detailed software requirements. There may be active DMA requests in the platform when software updates this field. Hardware must enable or disable remapping logic only at deterministic transaction boundaries, so that any in-flight transaction is either subject to remapping or not at all. Hardware implementations supporting DMA draining must drain any in-flight translated DMA read/write requests queued within the root complex before completing the translation enable command and reflecting the status of the command through the TES field in the GSTS_REG. Value returned on read of this field is undefined.



GCMD - Mirror of Global Command Register

30 **Set Root Table Pointer**

Access:

Software sets this field to set/update the root-entry table pointer used by hardware. The root-entry table pointer is specified through the Root-entry Table Address register.

Hardware reports the status of the "root table pointer set" operation through the RTPS field in the Global Status register.

The root table pointer set operation must be performed before enabling or re-enabling (after disabling) DMA remapping through the TE field.

After a "root table pointer set" operation, software must globally invalidate the context cache and then globally invalidate the IOTLB. This is required to ensure hardware uses only the remapping structures referenced by the new root table pointer, and not any stale cached entries.

While DMA remapping is active, software may update the root table pointer through this field. However, to ensure valid in-flight DMA requests are deterministically remapped, software must ensure that the structures referenced by the new root table pointer are programmed to provide the same remapping results as the structures referenced by the previous root-table pointer. Clearing this bit has no effect. The value returned on a read of this field is undefined.

29 **Set Fault Log**

Access:

RO

RO

This field is valid only for implementations supporting advanced fault logging.

Software sets this field to request hardware to set/update the fault-log pointer used by hardware. The fault-log pointer is specified through Advanced Fault Log register.

Hardware reports the status of the fault log set operation through the FLS field in the Global Status register.

The fault log pointer must be set before enabling advanced fault logging (through EAFL field). Once advanced fault logging is enabled, the fault log pointer may be updated through this field while DMA remapping is active.

Clearing this bit has no effect.

The value returned on read of this field is undefined.

28 **Enable Fault Logging**

Access: RO

This field is valid only for implementations supporting advanced fault logging.

Software writes to this field to request hardware to enable or disable advanced fault logging.

0: Disable advanced fault logging. In this case, translation faults are reported through the Fault Recording registers.

1: Enable use of memory-resident fault log.

When enabled, translation faults are recorded in the memory-resident log. The fault log pointer must be set in hardware (through SFL field) before enabling advanced fault logging.

Hardware reports the status of the advanced fault logging enable operation through the AFLS field in the Global Status register.

Value returned on read of this field is undefined.



GCMD - Mirror of Global Command Register

27 Write Buffer Flush

Access: RO

This bit is valid only for implementations requiring write buffer flushing.

Software sets this field to request hardware to flush the root-complex internal write buffers. This is done to ensure any updates to the memory-resident remapping structures are not held in any internal write posting buffers.

Refer to Section 11.1 for details on write-buffer flushing requirements.

Hardware reports the status of the write buffer flushing operation through the WBFS field in the Global Status register.

Clearing this bit has no effect.

Value returned on read of this field is undefined.

Queued Invalidation Enable

Access: RO

This field is valid only for implementations supporting queued invalidations.

Software writes to this field to enable or disable queued invalidations.

0: Disable queued invalidations.

1: Enable use of queued invalidations.

Hardware reports the status of queued invalidation enable operation through QIES field in the Global Status register.

Refer to Section 6.2.2 for software requirements for enabling/disabling queued invalidations. The value returned on a read of this field is undefined.

25 Interrupt Remapping Enable

Access: RO

This field is valid only for implementations supporting interrupt remapping.

0: Disable interrupt-remapping hardware

1: Enable interrupt-remapping hardware

Hardware reports the status of the interrupt remapping enable operation through the IRES field in the Global Status register.

There may be active interrupt requests in the platform when software updates this field. Hardware must enable or disable interrupt-remapping logic only at deterministic transaction boundaries, so that any in-flight interrupts are either subject to remapping or not at all.

Hardware implementations must drain any in-flight interrupts requests queued in the Root-Complex before completing the interrupt-remapping enable command and reflecting the status of the command through the IRES field in the Global Status register.

The value returned on a read of this field is undefined.



GCMD - Mirror of Global Command Register

Set Interrupt Remap Table Pointer

Access:

RO

This field is valid only for implementations supporting interrupt-remapping.

Software sets this field to set/update the interrupt remapping table pointer used by hardware. The interrupt remapping table pointer is specified through the Interrupt Remapping Table Address register.

Hardware reports the status of the interrupt remapping table pointer set operation through the IRTPS field in the Global Status register.

The interrupt remap table pointer set operation must be performed before enabling or reenabling (after disabling) interrupt-remapping hardware through the IRE field.

After an interrupt remap table pointer set operation, software must globally invalidate the interrupt entry cache. This is required to ensure hardware uses only the interrupt-remapping entries referenced by the new interrupt remap table pointer, and not any stale cached entries. While interrupt remapping is active, software may update the interrupt remapping table pointer through this field. However, to ensure valid in-flight interrupt requests are deterministically remapped, software must ensure that the structures referenced by the new interrupt remap table pointer are programmed to provide the same remapping results as the structures referenced by the previous interrupt remap table pointer.

Clearing this bit has no effect. The value returned on a read of this field is undefined.

23 **Compatibility Format Interrupt**

Access:

RO

This field is valid only for Intel(R)64 implementations supporting interrupt-remapping. Software writes to this field to enable or disable Compatibility Format interrupts on Intel(R)64 platforms. The value in this field is effective only when interrupt-remapping is enabled and Legacy Interrupt Mode is active.

0: Block Compatibility format interrupts.

1: Process Compatibility format interrupts as pass-through (bypass interrupt remapping). Hardware reports the status of updating this field through the CFIS field in the Global Status register.

Refer to Section 5.4.1 for details on Compatibility Format interrupt requests.

The value returned on a read of this field is undefined.

This field is not implemented on Itanium(TM) implementations.

22:0 Spares

Access:

RO



Mirror of GMCH Graphics Control

	M	GGC0_0_2_0_PCI - Mirror of GMC	H Graphics	Control
Register Space: PCI: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00000500		
Size (in b	oits):	16		
Address:		00050h		
Mirror c	of GGC	$C_0_0_0$ PCI. All the bits in this register are Intel TXT lock	kable.	
DWord	Bit	Description	n	
0	15:8	Graphics Mode Select		
		Default Value:	00000101b	
		Access:	RO	
memory is pre-allocated only when Internal graphics is enabled. Hardware does not clamy of these bits automatically based on IGD being disabled/enabled. BIOS Requirement must not set this field to 0h if IVD (bit 1 of this register) is 0. BIOS Requirement: Given allow down to 8MB allocation, BIOS has to ensure there is sufficient space for WOPCM GFX Stolen functions. 00h:0MB 01h:32MB 02h:64MB 03h:96MB 04h:128MB 05h:160ME 06h:192MB 07h:224MB 08h:256MB 09h:288MB 0Ah:320MB 0Bh:352MB 0Ch:384MB 0D 0Eh:448MB 0Fh:480MB 10h:512MB 11h - 1Fh: Reserved 20h:1024MB 21h - 2Fh: Reserved 30h:1536MB 31h - 3Fh: Reserved 40h: 2048MB 41h - EFh: Reserved F0h: 4MB F1h: 8ME F3h: 16MB F4h: 20MB F5h: 24MB F6h: 28MB F7h: 32MB F8h: 36MB F9h: 40MB FAh: 44I 48MB FCh: 52MB FDh: 56MB FEh: 60MB FFh: Reserved Hardware functionality in case of programming this value to Reserved is not guaranteed.				
		GTT Graphics Memory Size Default Value:		00b
		Access:		RO
	red to support the allocated only when DRAM space with DSM, rive the base of GSM functionality in case of ed Memory 0x1: 2MB of located Memory			
	5:3	Reserved		
Format: MBZ				



	MGGC0_0_2_0_PCI - Mirror of GMCH Graphics Control					
	2	Versatile Acceleration Mode Enable				
		Default Value:	0b			
		Access:	RO			
		Enables the use of the iGFX engines for Versatile Acceleration. 1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 048000h. 0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.				
=	1	IGD VGA Disable				
		Default Value:	0b			
		Access:	RO			
		0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class C Class Code register is 00. 1: Disable. Device 2 (IGD) does not claim VGA cycle the Sub- Class Code field within Device 2 function 0 Class Code register is 80 BIOS must not set this bit to 0 if the GMS field pre-allocates no memory. Thi if Device 2 is disabled either via a fuse or fuse override (CAPIDO_A[IGD] = 1) (DEVEN[3] = 0).	es (Mem and IO), and D. BIOS Requirement: s bit MUST be set to 1			
	0	GGC Lock	,			
		Default Value:	0b			
		Access:	RO			
		When set to 1b, this bit will lock all bits in this register.				



Mirror of GMCH Graphics Control Register

	MGGC - Mirror of GMCH Graphics Control Register				
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	/alue:	0x00000300			
Size (in b	oits):	32			
Address:		09094h			
Mirror o	of GMC	H Graphics Control Register			
DWord	Bit	Description			
0	31:16	Spares			
		Access:	RO		
	15:8	Graphics Mode Select			
		Default Value:		3h	
		Access:		RO	
Access: RO This field selects the amount of Main Memory that is pre-allocated to support the Integraphics device in VGA (non-linear) and Native (linear) modes. The BIOS ensures that pre-allocated only when Internal graphics is enabled. Oh: No memory pre-allocated. Device 2 (IGD) does not claim VGA cycles (Mem and IC Sub-Class Code field within Device 2 function 0 Class Code register is 80. 1h-4h: Reserved. 5h-Dh: DVMT (UMA) mode, memory pre-allocated for frame buffer, in quantities as sl Encoding table. Eh-Fh: Reserved. NOTE: This register is locked and becomes Read Only when the D_LCK bit in the SMR register is set. This register is also LT lockable. Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.					



	MGGC - Mirror of GMCH Graphics Con	trol Register				
7:6	recess: RO Is field selects the amount of Main Memory that is pre-allocated to support the Internal aphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal aphics is enabled. Is M is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate contiguous memory chunk. Hardware derives the base of GSM from DSM only using the GSM is programmed in the register. Is No memory pre-allocated. GTT cycles (Mem and IO) are not claimed. It AMB of memory pre-allocated for GTT. It AMB of memory pre-allocated for GTT.					
5:3	Spares2					
	Access:	RO				
2	Versatile Acceleration Mode Enable					
	Access:	RO				
	Enables the use of the iGFX engines for Versatile Acceleration. 1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Cl 0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 03000					
1	IGD VGA Disable					
	Access:	RO				
	 0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Class Code register is 00. 1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and within Device 2 function 0 Class Code register is 80. BIOS Requirement: BIOS must not set this bit to 0 if the GMS fie allocates no memory. 	IO), and the Sub-Class Code field				
	This bit MUST be set to 1 if Device 2 is disabled either via a fuse 1) or via a register (DEVEN[3] = 0). This register is locked by LT lock.	or fuse override (CAPID0[46] =				
0	This bit MUST be set to 1 if Device 2 is disabled either via a fuse 1) or via a register (DEVEN[3] = 0).	or fuse override (CAPID0[46] =				



Mirror of Graphics Translation Table and Memory Mapped Range Address

GTTMMADR_LSB - Mirror of Graphics Translation Table and Memory Mapped Range Address

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09124h

This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.

For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area.

The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].

DWord	Bit	Descr	iption	
0	31:22	Memory Base Address (LSB - 31:22 of 38:22)		
		Access:	RO	
		Set by the OS, these bits correspond to addres	s signals [38:22]. 4MB combined for MMIO	
		and Global GTT table aperture (2MB for MMIO	and 2 MB for GTT).	
	21:4	Spares		
		Access:	RO	
	3	Prefetchable Memory		
		Access:	RO	
		Hardwired to 0 to prevent prefetching.	•	
	2:1	Memory Type		
		Access:	RO	
		00b: To indicate 32 bit base address.		
		01b: Reserved.		
		10b: To indicate 64 bit base address.		
		11b: Reserved.		
	0	Memory I/O Space		
		Access:	RO	
		Hardwired to 0 to indicate memory space.		



Mirror of Graphics Translation Table and Memory Mapped Range Address UDW

GTTMMADR_MSB - Mirror of Graphics Translation Table and Memory Mapped Range Address UDW

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09128h

This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.

For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area.

The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].

DWord	Bit	Description				
0	31:7	Spares				
		Access:	RO			
	6:0	Memory Base Address (MSB - 38:32 of 38:22)				
		Access: RO				
		Set by the OS, these bits correspond to address signals [38:22] Global GTT table aperture (2MB for MMIO and 2 MB for GTT).	by the OS, these bits correspond to address signals [38:22]. 4MB combined for MMIO and all GTT table aperture (2MB for MMIO and 2 MB for GTT).			



Mirror of GSMBASE

	GSMB - Mirror of GSMBASE						
Register	Register Space: MMIO: 0/2/0						
Source:		BSpec					
Default '	Value:	0x00000000					
Size (in l	bits):	32					
Address	:	090A4h					
stolen m Graphics	nemory s Base o	ntains the base address of stolen DRAM by subtracting the GTT graphics stolen of Data Stolen Memory (PCI Device 0 off	memory size (PCI Device set B0 bits 31:20).				
DWord		Description					
0	31:20	GSM Base					
		Access:		RO			
This register contains the base address of stolen DRAM memory for the GTT. BIOS det the base of GTT stolen memory by subtracting the GTT graphics stolen memory size (0 offset 52 bits 11:8) from the Graphics Base of Data Stolen Memory (PCI Device 0 offs 31:23).							
	19:0	Spares					
		Access:		RO			



Mirror of PCICMD MAE/BME

		PCICMD - Mirror of PCICMD	MAE/BME			
Register	Register Space: MMIO: 0/2/0					
Source:	Source: BSpec					
Default \	Default Value: 0x00000000					
Size (in b	oits):	32				
Address:		0912Ch				
DWord	Bit	Description				
0	31:11	Spare				
		Access:	R/W			
	10	Interrupt Disable				
		Access:	R/W			
	9	This bit disables the device from asserting INTx#. 0: Enable the assertion of this device's INTx# signal. 1: Disable the assertion of this device's INTx# signal. DO_INTx messages are not sent to DMI. GSA Implementation: When 1, blocks the sending of an MSI interrupt and blocks the sending of a Line interrupt. (The interrupt status is not blocked from being reflected in the INTSTS bit.) When 0, permits the sending of an MSI interrupt or Line interrupt. Fast Back to Back				
		Access:	R/W			
		Not Implemented. Hardwired to 0.				
	8	SERR Enable				
		Access:	R/W			
		Not Implemented. Hardwired to 0.				
	7	Address/Data Stepping Enable				
		Access:	R/W			
		Not Implemented. Hardwired to 0.				
	6	Parity Error Enable				
		Access:	R/W			
		Not Implemented. Hardwired to 0. Since the IGD belongs not corrupt programs or data in system memory or hard that it detects and continues with normal operation.	3 ,			



PCICMD - Mirror of PCICMD MAE/BME				
5	Video Pallete Snooping			
	Access:	R/W		
	This bit is hardwired to 0 to disable snooping.			
4	Memory Write and Invalidate Enable			
	Access:	R/W		
	Hardwired to 0. The IGD does not support memory write a	and invalidate commands.		
3	Special Cycle Enable			
	Access:	R/W		
	This bit is hardwired to 0. The IGD ignores Special cycles.			
2	Bus Master Enable			
	Access:	R/W		
	0: Disable IGD bus mastering.			
	1: Enable the IGD to function as a PCI compliant master.			
	GSA Implementation:			
	When 0, blocks the sending of MSI interrupts. When 1, permits the sending of above.			
	(Note: See descriptions of the INTDIS, MSE, and INTSTS bit	rs.)		
1	Memory Access Enable			
	Access:	R/W		
	This bit controls the IGD's response to memory space accesses.			
	0: Disable.			
	1: Enable.			
0	I/O Access Enable			
	Access:	R/W		
	This bit controls the IGD's response to I/O space accesses.			
	0: Disable.			
	1: Enable.			



Misc Clocking / Reset Control Registers

	M	ISCCPCTL - Misc Clocking	/ Reset Control Registers			
Register	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	/alue:	0x00000002				
Size (in b		32				
Address:		09424h				
		Clocking / Reset Control Registers				
DWord	Bit		Description			
0	31:11	Bonus ECO bits	,			
		Access:	R/W			
		Bonus ECO bits				
	10	DOP clock gating enable for Media amp	ler clks			
		Access:	R/W			
		Controls the Enabling of the DOP-level Media sampler (scmsclk) Clock Gating via PM event				
		messages	· ·			
		1 - Clock gating is enabled				
		0 - Clock gating is disabled				
	9	DOP clock gating enable for SFC media2	2 clks			
		Access:	R/W			
		Controls the Enabling of the DOP-level SFG	C (csfcclk) Clock Gating in media2 via PM event			
		messages				
		1 - Clock gating is enabled				
		0 - Clock gating is disabled				
	8	DOP clock gating enable for SFC media	l clks			
		Access:	R/W			
		Controls the Enabling of the DOP-level SFO	C (csfcclk) Clock Gating in media1 via PM event			
		messages				
		1 - Clock gating is enabled				
		0 - Clock gating is disabled				
	7	DOP clock gating enable for VEbox clks				
		Access:	R/W			
		Controls the Enabling of the DOP-level Vel	oox (cvclk) Clock Gating via PM event messages			
		1 - Clock gating is enabled				
		0 - Clock gating is disabled				



6	DOP clock gating enable for Media clocks			
	Access:	R/W		
	Controls the Enabling of the DOP-level Media (1 - Clock gating is enabled 0 - Clock gating is disabled	emclk) Clock Gating via PM event messages		
5	DOp clock gate enable for Media1 Clocks	_		
	Access:	R/W		
	Controls the Enabling of the DOP-level Render event messages 1 - Clock gating is enabled 0 - Clock gating is disabled	(cmclk for 2nd media block) Clock Gating via PN		
4	Reserved			
3	Reserved			
2	DOP clock gating Enable for Fix clocks (cfclk)		
	Access:	R/W		
Controls the Enabling of the DOP-level Render (cfclk/cf2xclk) Clock Gating via PM even messages 1 - Clock gating is enabled 0 - Clock gating is disabled				
1	L1 Clock Ungate Enabling Control During Re	set		
	Default Value:	1b		
	Access:	R/W		
Control to enable/disable L1 clock gating during soft resets and FLR reset processing '1': disable L1 clock gating during soft resets and FLR '0': enable L1 clock gating during soft resets and FLR (default op)				
0	DOP Clock Gating Enable for Render Clocks			
	Access:	R/W		
	Controls the Enabling of the DOP-level Render	(crclk/cr2xclk) Clock Gating via PM event		



MISC CTX control register

		MISCCTXCTL - MISC CTX control register					
Register	Space	: MMIO: 0/2/0					
Source:		BSpec					
Default V	'alue:	0x00000000					
Size (in b	its):	32					
Address:		0942Ch					
DWord	Bit		Description				
0	31:1	Reserved					
		Access:			RO		
	0	Context Restore ACk indication	from Csunit	t			
		Access:		R/W Set			
		Context Restore ACk indication from Csunit					
		o1 : Csunit has completed restoring CPunits adress space					
		Once set, CPunit hardware clears this bit after sending the ctx save ack done message to CS					
		1'b0 : Csunit has NOT completed	O: Csunit has NOT completed restoring CPunits adress space				



Misc Reset Control Register

		RSTCTL - Misc	Reset Control Register			
Register S	Брасе:	MMIO: 0/2/0				
Source:		BSpec				
Default Va	alue:	0x00000000				
Size (in bi	ts):	32				
Address:		09420h				
Miscellan	eous r	eset control registers.				
DWord	Bit		Description			
0	31:4	Reserved				
		Access:	RO			
		Reserved				
	3:2	Reset Staggering Period Control				
		Access:	R/W			
		Reset assertion staggering perio 00: 6 csclk staggering reset asse 01: 12 cs clocks 10: 18 cs clocks 11: 24 cs clocks	d between reset domains during FLR and soft-resets: rtion staggering			
	1:0	Reset Residency Control				
		Access:	R/W			
		Reset assertion residency period "00": 8 cs clocks "01": 16 cs clocks "10": 32 cs clocks "11": 64 cs clocks	for FLR and soft-resets.			



MMCD Misc Control

		MMCD_MISC_CTRL - MMCD Misc Cor	ntrol			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
		0x0000003C				
Size (in b	oits):	32				
Address:		04DDCh				
This reg	ister co	ntains control bits for permute control line address, page faulting mo	de and cache control bits			
DWord	Bit	Description				
d0	31	Permute Compressed Line Address				
		Default Value:	1b			
		Access:	R/W			
		Controls where the compressed line is written in memory 1'b0: Write to lower CL address, i.e bit[X]=0 1'b1: Write based on the hash selection as indicated by bit[27] (defau	ilt)			
	30	Reserved				
	29	Reserved				
	29	Reserved				
	28	Reserved				
	27	Hash Select for Compressed Read/Write Address calculation				
		Default Value:	0b			
		Access:	R/W			
		1'b0: Legacy mode: Read/Write address computation will be done us address bits 6 to 11 bit[X] = bit[X] XOR bit[11] XOR bit[10] XOR bit[9] XOR bit[8] XOR bit 1'b1: LLC/eLLC hot spotting avoidance mode: Read/Write address cousing a hash of Virtual address bits 17 to 21 bit[X] = bit[X+1] XOR bit[17] XOR bit[18] XOR bit[19] XOR bit[20] XC Software needs to guarantee that the base address of the resource is that the virtual address is not changed between the passes for comp	[7] XOR bit[6] computation will be done or bit[21] s aligned to 4MB or ensure			
	26:14	Reserved_1				
		Default Value:	0b			
		Access:	R/W			
	13:11	Page Faulting Mode				
		Default Value:	0b			
		Access:	R/W			
		this field controls page faulting mode that will be used in the memor given request coming from this surface 3'b000: Use the global page faulting mode from context descriptor (o 001-111: Reserved				



	MMCD_MISC_CTRL - MMCD Misc Con	trol				
10:7	Reserved_2					
	Default Value:	0b				
	Access:	R/W				
6	Don't allocate on Miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM) 1'b0: Allocate on miss 1'b1: Do Not allocate on miss	nissed - don't bring the				
5:4	Cache Replcament management					
	Default Value:	3h				
	Access:	R/W				
	allocation is done at youngest age 3 it tends to stay longer in cache as compared to older age allocation - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches 2'b11: Good chance of generating hits 2'b10: Poor chance of generating hits 2'b01: Don't change the LRU if it is a HIT 2'b00: Reserved					
3:2	Target Cache					
	Default Value:	3h				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 2'b00: eLLC only 2'b01: LLC only 2'b10: LLC/eLLC allowed 2'b11: LLC/eLLC allowed					
1:0	LLC/eDRAM Cacheability control					
	Default Value:	0b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM 2'b00: Use cacheability controls from page table/ UC with fence (if coh 2'b01: Uncacheable(UC) - non-cacheable 2'b10: Writethrough (WT) 2'b11: Writeback (WB)	erent cycle)				



Mode Register for GAB

GAB_MODE - Mode Register for **GAB**

Register Space: MMIO: 0/2/0 Source: BlitterCS

Default Value: 0x00000000

Access: r/w Size (in bits): 32

Address: 220A0h-220A3h

The GAB_MODE register contains information that controls configurations in the GAB.

The GAB_WODE register contains information that controls configurations in the GAB.						
DWord	Bit	De	Description			
0	31:16	Mask				
		Access:	WO			
		Format:	Mask			
	15:6	Reserved Read/Write				
	5:3	BLB Arbitration Priority				
		Format:		U3		
	2:0	BCS Arbitration Priority				
		Format:		U3		



Mode Register for GAC

			GAC_	MODE - Mode Registe	er for GAC			
Register	Register Space: MMIO: 0/2/0							
Source:		V	ideoCS					
Default \	Value:	0	x00000000					
Access:		r/	/w					
Size (in b	oits):	3	2					
Address		1	20A0h-120	A3h				
ShortNa	me:	G	AC_MODE					
The GA	C_MOD	E registe	er contains	information that controls configuration	ons in the GAC.			
DWord	Bit			Description				
0	31:16	Mask						
		Access	•		WO			
		Format	t:		Mask			
	15:1	Reserve	ed					
		Access	•		r/w			
	0	GACun	it VCS Fend	ce Performance fix Override				
		Format	t:	Disab	le			
		Value	The state of the s					
		0	[Default]	Performance fix enabled to block client credits until VCS fence advances.				
		1		Performance fix to block credits until VCS fence advances, disabled. Fence will not block input traffic from clients and will advance only after ingress FIFOs are empty (Legacy behavior.)				



Mode Register for GAFS

		GAFS_MODE - N	ode Register for GAFS				
Register Space: MMIO: 0/2/0							
Source:		RenderCS					
Default \	√alue:	0x00000000					
Access:		r/w					
Size (in b	oits):	32					
Trusted ¹	Туре:	1					
Address:		0212Ch					
DWord	Bit		Description				
0	31:16	Mask Bits					
		Access: WO					
		Format: Mask					
			ables for bits 15:0. If this register is written with any of these ne field 15:0 will not be modified. Reading these bits always				
	15:11	Reserved					
		Format:	PBC				
	10	Reserved					
		Format:	PBC				
	9	Reserved					
	8:2	Reserved					
		Format:	PBC				
	1:0	Reserved					
		Format:	PBC				



Mode Register for Software Interface

		MI_N	10DE - Mod	le Register for Sof	tware Interface				
Register	Space:	ace: MMIO: 0/2/0							
Source:	Source: BSpec								
Default \	'alue:	0	00000000000000000000000000000000000000						
Access:		r,	/w						
Size (in b	its):	3	2						
Address:		0	209Ch-0209Fh						
Name:		N	Node Register for S	oftware Interface					
ShortNar	ne:	N	/II_MODE_RCSUNIT						
Address:		1	209Ch-1209Fh						
Name:		N	Mode Register for S	oftware Interface					
ShortNar	ne:	N	/I_MODE_VCSUNIT	0					
Address:		1	A09Ch-1A09Fh						
Name:		N	Mode Register for S	oftware Interface					
ShortNar	ne:	N	/I_MODE_VECSUNI	Т					
Address:		1	C09Ch-1C09Fh						
Name:		N	Mode Register for S	oftware Interface					
ShortNar	ne:	N	/I_MODE_VCSUNIT	1					
Address:		2	209Ch-2209Fh						
Name:		N	Mode Register for S	oftware Interface					
ShortNar	ne:	N	/I_MODE_BCSUNIT						
The MI_function.	MODE	register	contains information	on that controls software interf	ace aspects of the Memory Interface				
DWord	Bit			Description					
0	31:16	Mask							
		Access	:	١	WO				
		Forma	mat: Mask						
		A 1 in a	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0						
-	15	Suspen	uspend Flush						
		Forma	t:		U1				
			1						
		Value	Name		Description				
		0h	No Delay [Default]	HW will not delay flush, this binds MI_SUSPEND_FLUSH as well	it will get cleared by				
		1h	Delay Flush	Suspend flush is active					
			,						



	MI_N	IODE - M	lode Regis	te	r for Softw	vare Interface	
			Р	rogi	ramming Notes		
	This should only be written to from the ring using MI_SUSPEND_FLUSH. It is considered undefined if written by software through MMIO						
14							
	Source	: VideoC	S, VideoCS2, Vide	oEnl	hancementCS, Po	sitionCS	
	Format	t: PBC					
14	Reserve	ed					
	Source				RenderCS		
	Format	t:			PBC		
13	Reserve						
	Format					PBC	
12	Reserve						
12	Format					PBC	
11	L.	ate UHPTR en	abla			1.50	
	Source	1		مردد	2 VideoEnhancer	ment(CS	
	Format					Henres	
	<u> </u>		he valid bit of UH	PTR	(2134h bit 0) wh	en current active head pointer is	
		O UHPTR.			(= , = ,		
10	Atomic	Read Return	for MI_COPY_M	EM_	MEM		
	Format: U1						
	Value	Name			Descri		
	0h	Disable [Default]	Hardware does a regular memory fence write to complete the the destination address before moving to the next instruction				
	1h				Atomic Move with Read Return to complete the write to address before moving to the next instruction.		
9	Rings I	dle	1				
	Format					U1	
	Read C	Only Status bit					
	Valu	е	Name			Description	
	0h	Not Idle [Default]	Par	ser not Idle or Rir	ng Arbiter not Idle.	
	1h	Idle		Par	ser Idle and Ring	Arbiter Idle.	
Programming Notes							
	Writes	to this bit are	not allowed.				



MI_MODE - Mode Register for Software Interface

8 Stop Rings

Format: U1

Value	Name	Description		
0h [Default] Normal Operation.		Normal Operation.		
1h		Parser is turned off and Ring arbitration is turned off.		

Programming Notes

Software must set this bit to force the Rings and Command Parser to Idle. Software must read a 1 in the Ring Idle bit after setting this bit to ensure that the hardware is idle.

Software must clear this bit for Rings to resume normal operation.

7:5 **Reserved**

Format: PBC

4:2 **Reserved**

Source:	BlitterCS, VideoCS, VideoEnhancementCS
Format:	PBC

4:1 **Predicate Enable**

Source: RenderCS

This field gets set when "MI_SET_PREDICATE" command is parsed by render command streamer.

Predicate Disable is the default mode of operation.

Value	Name	Description
0h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.
1h	Predicate on Result2 clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.
2h	Predicate on Result2 set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.
3h	Predicate on Result clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is clear.
4h	Predicate on Result set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is set.
5h	Predicate when two or more slices enabled	Following Commands will be NOOPED by RCS only when one slice is enabled, NOOPED when more than one slice is enabled.
6h	Predicate when one or three slices enabled	Following Commands will be Executed by RCS only when two slices are enabled, NOOPED when one or three slices are enabled.
7h	Predicate when one or two slices enabled	Following Commands will be Executed by RCS only when all the three slices are enabled, NOOPED when less than three slices are enabled.



	MI_MC	DDE - Mod	e Register	for Software Interface		
	8h, 9h, Ah	Reserved				
	Bh, Ch, Dh, Eh	Reserved				
	Fh	Predicate Always	s Following C	commands will be NOOPED by RCS unconditionally.		
			Progra	amming Notes		
	SW must	use MI_SET_PRE	DICATE instead of	MMIO access.		
1	Reserved					
	Source:	VideoCS,	VideoCS2, VideoE	nhancementCS		
	Format:	Format: PBC				
1	Bypass Fe	ence Write				
	Source:			BlitterCS		
	If set, this bit will bypass all writes during flushes, independent of programming. This includes post-sync op bits, the implicit TLB invalidate write (set in GFX_MODE[13]), and sync flush fences. Note this is only intended for work-arounds					
		Value		Name		
	0		Normal Operation			
	1		Bypass			
0	Reserved					
	Source:		CommandStre	amer		
	Format:		PBC			



MTRR Capability Register 0

		MTRR_CR_0 - M1	TRR Capability Register	0			
Register	Space:	MMIO: 0/2/0					
Default \	/alue:	0x0000050A					
Size (in b	oits):	32					
Address:		0F100h					
Register	to def	ine MTRR - range register capabili	ties.				
DWord	Bit		Description				
0	31:11	Reserved					
		Default Value:	00000000000000000000000000				
		Access:	RO				
	10	Write Combining Support					
		Default Value:		1b			
		Access:		RO			
	9	•	on memory type section however WC ccesses. This is the existing UC concept				
	9	Default Value:		0b			
		Access:		RO			
-	8	Fixed Range MTRRs Support					
		Default Value:		1b			
		Access:		RO			
	0: No Fixed range MTRRs are supported. 1: Fixed Range MTRRs (IA32_MTRR_FIX64K_00000 through IA32_MTRR_FIX4K_0F8000) are supported.						
	7:0	Variable Range MTRR Count					
		Default Value:		0Ah			
		Access:		RO			
		Indicates the number of variable re	anges implemented.				



MTRR Capability Register 1

	MTR	RR_CR_1 - MTRR	Capability Register 1		
Register Space:	MMIO:	: 0/2/0			
Default Value:	0x0000	00000			
Size (in bits):	32				
Address:	0F104ł	1			
Register to define	e MTRR - ra	ange register capabilities			
DWord	Bit		Description		
0	31:0	MTRR Capability Registo	er 1 Reserved		
		Default Value:	0000000h		
		Access: RO			
		Bit[63:32]: Reserved.			



MTRR Default Type Register 0

		MTRR_DT_0 - MTR	R Default Type Regist	ter 0	
Register Space: MMIO: 0/2/0 Default Value: 0x00000000 Size (in bits): 32					
Address:	ddress: 0F108h				
Register	to def	ine MTRR - range register capabilitie	es.		
DWord	Bit		Description		
0	31:12	Reserved			
		Default Value:	00000000000000000000		
		Access:	RO		
	11	Reserved			
	10	Fixed Range MTRR Enable/Disable	e		
		Default Value:		0b	
		Access:		R/W	
	 0: Disable fixed-range MTRRs. 1: Enable fixed-range MTRRs. When the fixed-range MTRRs are enabled, they take priority over the variable-range MTRRs when overlaps in ranges occur. If the fixed-range MTRRs are disabled, the variable range MTRRs can still be used and can map the range ordinarily covered by the fixed-range MTRRs. GFX Implementation: GFX uses this field as a specific enable/disable for fixed range MTRRs. 				
	9:8	Reserved			
		Default Value:		00b	
		Access:		RO	
	7:0 Default Memory Type				
Default Value: 00h				00h	
	Access: R/W				
		memory type specified for them by	I for physical memory address range an MTRR. Legal values for this field field to assign memory regions that sters.	are 0, 1, 4, 5, and 6.	



MTRR Default Type Register 1

MTRR_DT_1 - MTRR Default Type Register 1				
Register Space:	: MMIO: 0/2/0			
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	0F10	Ch		
Register to defin	ne MTRR -	range register capabilities	i.	
DWord	Bit		Description	
0	31:0	MTRR Default Type Re	gister 1 Reserved	
		Default Value:	00000000h	
		Access: RO		
		Bit[63:32]: Reserved.		



MT Virtual Page Address Registers

MTTLB_VA - MT Virtual Page Address Registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04800h-04803h

Address:	04800h-048	803h	U3h		
DWord	Bit		Description		
0	31:12	Address	Address		
		Format:	Format: GraphicsAddress[31:12]		
		Page virtual address.			
	11:0	Reserved			
		Format:	Format: MBZ		



Multi Size Aperture Control

MSAC_0_2_0_PCI - Multi Size Aperture Control

Register Space: PCI: 0/2/0
Source: BSpec

Default Value: 0x00000001

Size (in bits): 8

Address: 00062h

This register determines the size of the graphics memory aperture (GMADR) in function 0 and in the trusted space, and affects certain bits of the GMADR register. Bits [4:0] 00000b: 128MB, GMADR[26:4] is hardwired to all 0 Bits [4:0] 00001b: 256MB, GMADR[27:4] overriden to all 0 Bits [4:0] 00010b: illegal (hardware will treat this as 00011b) Bits [4:0] 00011b: 512MB, GMADR[28:27] overriden to all 0 Bits [4:0] 00100-00110b: illegal (hardware will treat this as 00111b) Bits [4:0] 00111b: 1024MB, GMADR[29:27] overriden to all 0 Bits [4:0] 01000-01110b: illegal (hardware will treat this as 01111b) Bits [4:0] 01111b: 2048MB, GMADR[30:27] overriden to all 0 Bits [4:0] 10000-11110b: illegal (hardware will treat this as 11111b) Bits [4:0] 11111b: 4096MB, GMADR[31:27] overriden to all 0 This register is Intel TXT locked, becomes read-only when trusted environment is launched.

DWord	Bit	Description			
0	7:5	Reserved R/W			
		Default Value:	000b		
		Access:	R/W		
		Scratch Bits			
	4	Untrusted Aperture Size Bit 4			
		Default Value:	0b		
		Access:	R/W Key		
	3	Untrusted Aperture Size Bit 3			
		Default Value:	0b		
		Access:	R/W Key		
	2	Untrusted Aperture Size Bit 2			
		Default Value:	0b		
		Access:	R/W Key		
		Untrusted Aperture Size Bit 1			
		Default Value:	0b		
	0	Access:	R/W Key		
		Untrusted Aperture Size Bit 0			
		Default Value:	1b		
		Access:	R/W Key		



NDE_RSTWRN_OPT

		NDE_RSTW	RN_OPT				
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000000					
Access: R/W							
Size (in bits): 32							
Address:		46408h-4640Bh					
Name:		North Display Reset Warn Options					
ShortNa	ne:	NDE_RSTWRN_OPT					
Valid Pro	jects:						
Power:		PG0					
Reset:		global					
This reg	ister i	s used to control the display behavior on rece	iving a Reset Warning.				
DWord	Bit	D	escription				
0	31:7	Reserved					
		Format:	MBZ				
	6	Reserved					
		Format:	MBZ				
	5	Reserved					
	4	RST PCH Handshake En This field enables the handshake with PCH display when processing the reset. This applies to all types of DE resets. By default it is disabled and the north display will not wait for south display to acknowledge the reset.					
		Value	Name				
		0b	Disable				
		1b Enable					
		Progra	Programming Notes				
		This must be set to 1b as part of the display					
	3:0	Reserved	1				



NFADFL Count Current El

NFADFL_EVENT0 - NFADFL Count Current EI

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00DA4h

This register mirrors an accumulating count for Unslice Frequency COntrol Event 0. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description		
0	31:0	NFADFL Event Count in Current El		
		Access:	RO	



NFADFL Count Previous El

NFADFL_EVENT1 - NFADFL Count Previous EI

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00DA8h

This register mirrors an accumulating count for Unslice Frequency COntrol Event 0. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description	
0	31:0	NFADFL Event Count in Previous El	
		Access:	RO



NOP Identification Register

	NO	PID - NOP Ide	entification	Register		
Register Space:	MMIO: 0/	/2/0				
Source:	BSpec					
Default Value:	0x000000	0x0000000				
Size (in bits):	32					
Trusted Type:	1					
Address:	02094h-0	2097h				
Name:	NOP Iden	ntification Register				
ShortName:	NOPID_R	CSUNIT				
Address:	12094h-1	2097h				
Name:	NOP Iden	ntification Register				
ShortName:	NOPID_VCSUNIT0					
Address:	1A094h-1A097h					
Name:	NOP Iden	ntification Register				
ShortName:	NOPID_V	ECSUNIT				
Address:	1C094h-1	C097h				
Name:	NOP Iden	ntification Register				
ShortName:	NOPID_V	CSUNIT1				
Address:	22094h-2	2097h				
Name:	NOP Iden	ntification Register				
ShortName:	NOPID_B	CSUNIT				
The NOPID register enabled this register		ne Noop Identification ated.	value specified by th	ne last MI_NOOP	instruction that	
DWord		Bit		Description	n	
0		31:22	Reserved			
			Format:		MBZ	
		21:0	Reserved			



Null Range 0 Base Register

		NULL_BASE_0 - Nu	ıll Rang	je 0 Base F	Regi	ster
Register	Space	MMIO: 0/2/0				
Default \	Default Value: 0x00000000					
Size (in b	oits):	32				
Address:		04050h				
DWord	Bit		Desc	ription		
0	31:21	Null Range Base Address				
		Default Value:		0000000000b		
		Access:		R/W Lock		
		Base address contents of the Null R	ange that h	as to be checked	agains	st.
	20:2	Reserved				
		Default Value:	0000000000000000000			
		Access:	RO			
	1	Null Range Register Lock				
		Default Value:				0b
		Access:				R/W
When set, The null range register is locked. Writes have no impact on the register and reacontinue to return the contents. Note that enable and lock can be written in the same cycle, as lock taking effect, the accompanying update to the register will take effect as well.				J		
	0	Null Range Enable				
		Default Value:		0b		
Access: R/W Lock			ock			
When set, The null range register is enabled. Hardware will detect the accesses falling i range and treat then as invalid access where writes are dropped and reads are returned zero's.			9			



Null Range 1 Base Register

		NULL_BASE_1 - Null Range 1 Base Register			
Register Space: MMIO: 0/2/0					
Default Val	ue:	0x00000000			
Size (in bits	5):	32			
Address:		04054h			
DWord	Bit	Description			
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000b	
		Access:	RO		
	6:0	Null Range Base Add	ress		
		Default Value:			
		Access:		R/W Lock	
		Base address contents	Base address contents of the Null Range that has to be checked against.		



OA Interrupt Mask Register

OA_IMR - OA Interrupt Mask Register						
Register Space	e:	MMIO: 0/2/0				
Source:		BSpec				
Default Value:		0xFFFFFFF				
Access:		R/W				
Size (in bits):		32				
Address:		02B20h				
The OAIMR register is used by software to control whether OA generates an interrupt or not.						
DWord	Bit	Description				
0	31:29	Reserved				
		Default Value:				7h
		Format:				PBC
28 Mask Bit						
		Value	Name	Description		
		0h	Not Masked	May generate an interrupt		
		1h	Masked [Default]	Will not generate an interrupt		
27:0 Reserved						
		Default Value:			FFFFFFh	
		Format:	ormat:			PBC



OA TLB Control Register

		OTCR	- OA TLB Control Register																
Register	Space	e: MMIO: 0/2/0																	
Default Value: 0x0000		0x00000000																	
Size (in bits): 32		32																	
Address:		0427Ch																	
DWord	Bit		Description																
0	31:1	Reserved																	
		Default Value:	000000000000000000000000000000000000																
		Access:	RO																
	0	Invalidate TLBs on the c	orresponding Engine																
		Default Value:		0b															
																	Access:		R/W
		invalidation is complete. To corresponding engine's H	the TLBs for the associated engine and HW cl To ensure proper invalidation of the TLBs, SW W pipeline is flushed and cleared from all its arantee the proper invalidation for TLBs.	has to ensure the															



Observation Architecture Buffer

OABUFFER - Observation Architecture Buffer

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000001

Size (in bits): 32

Address: 02B14h Access: R/W

This register is used to program the OA unit.

Programming Notes

This MMIO must be set before the OATAILPTR register and set after the OAHEADPTR register. This is to enable proper functionality of the overflow bit.

DWord	Bit				Descrip	tion
0	31:6	Report Buffer	Offset			
		Format:		GraphicsAdd	ress[31:6]	
		This field specifies 64B aligned GFX MEM address where the chap counter values are reported.				
	5:3	Inter Trigger This field indice	cates the size	e of report buf		e/event-based report trigger mechanisms. This
		Value		Name		Description
		0h	128 KB [De	fault]		All context considered
		1h	256 KB			
		2h	512 KB			
		3h	1 MB			
		4h	2 MB			
		5h	4 MB			
		6h	8 MB			
		7h	16 MB			
	2	OA Report Tri	igger Select			
		Value		Name		Description
		0			Level Rep	ort trigger
		1			Edge Rep	ort trigger



OABUFFER - Observation Architecture Buffer

1 Disable Overrun Mode

Format: Enable

This field defines the mode of reporting for internal trigger/timer based reporting. When this bit is set, overrun does not lose reports but stops reporting. Based on the head and tail pointer, when HW detects room for the report, it would resume reporting to the buffer. This mode would not set the over-run bit in the register. When this mode bit is reset, buffer overrun can happen and lose the reports while setting the buffer over-run bit.

Value	Name	Description
0h	Disable [Default]	Counter gets written out on regular intervals, defined by the Timer Period
1h	Enable	Counter does not get written out on regular interval

0 Memory Select PPGTT/GGTT Access

Value	Name
0h	PPGTT
1h	GGTT [Default]

Programming Notes

When each context has its own Per Process GTT, this field should be always set to GGTT.



Observation Architecture Control

		OAC	ONTROL -	Observation Architecture Control					
Register	Space	e:	MMIO: 0/2/0						
Source:			BSpec						
Default \	√alue:		0x00000000						
Access:			R/W						
Size (in b	oits):		32						
Address:	•		02B00h						
Valid Pro	ojects:								
This reg	ister o	controls	global OA functio	nality, report format, interrupt steering and context filtering.					
DWord	Bit			Description					
0	31:6	Reserve	ed						
		Format	t:	PBC					
	5	Interrupt Steering Bit When set, OACS unit sends interrupt messages to the SHIM through message channel. When reset, OACS unit sends the interrupt message to Display Engine as config writes on GAM interface.							
	4:2	Counte	r Select						
		Format	t: Perfo	rmance Counter Report Format					
		This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.							
	1	Specific Context Enable							
		Format: Enable							
				Description					
		Enables counters to work on a context specific workload. The context is given by bits 31:12. OA unit level clock gating must be ENABLED when using specific ContextID feature.							
							report Enable	trigger function g	Enable" bit is set to '1' in OACONTROL register, Boolean/Threshold ets enabled only for the selected context. When "Specific Context OACONTROL register, Boolean/Threshold report trigger function gets
		trigger	function gets ena 0' in OACONTROI	Enable" bit is set to '1' in OACONTROL register, Timer based report abled only for the selected context. When "Specific Context Enable" bit is register, Timer based report trigger function gets enabled for all					
		Value	Name	Description					
		0h	Disable [Default]	All contexts are considered					
		1h	Enable	Only the contexts with the Select Context ID field in OACTXID are considered					



OACONTROL - Observation Architecture Control

Workaround

Render engine pulls down Context ID match during lite restore flows irrespective of Context ID match. This results in OA freezing during the lite restore flows when Specific Context Enable is set missing to count the events occurring during lite restore window. This needs to be work around either by

- Specific Context Enable must not be set. Or
- Lite restore must be disabled in render engine by setting Force PD Restore in the context descriptor on context submission.

0 Performance Counter Enable

Format:

Enable

Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.

Programming Notes

When this bit is set, OABUFFER, OAHEADPTR and OATAILPTR must be programmed correctly to ensure report triggers due to Context Switch and GO transition happen correctly.



Observation Architecture Control Context ID

OACTXID - Observation Architecture Control Context ID

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02364h

This register has the context details when Specific context Enable is set. This register is implemented in render command streamer and render context save/restored. This register should be initialized by SW appropriately on the very first submission of a context when OA is enabled.

DWord	Bit	Description
0	31:0	Select Context ID
		Specifies the context ID of the one context that affects the performance counters when "Specific
		Context Enable" bit is set. All other contexts are ignored. Ring Buffer Mode of Scheduling:
		Bits[31:12] represent the CCID and bits [11:0] must be zero. Execlist mode of scheduling:
		Bits[31:0] represent the context id.



Observation Architecture Control per Context

OAC	TX	CONT	ROL -	Observation Architecture Control per Context		
Register	Space	e: N	1MIO: 0/2	/0		
Source:		R	RenderCS			
Default \	/alue:			0 [SKL:GT2:A, SKL:GT2:B, SKL:GT2:C, SKL:GT2:D, SKL:GT2:F, SKL:GT2:G, SKL:GT3:A, SKL:GT3:F, SKL:GT3:G, SKL:GT4:E, SKL:GT4:F, SKL:GT4:G]		
Access:		R	/W			
Size (in b	oits):	3	2			
Address:		0	2360h			
		•		ender command streamer and render context save/restored. This register opriately on the very first submission of a context when OA is enabled.		
DWord	Bit			Description		
	31	Slice Shu	utdown li	n Progress		
		Access: RO				
		This bit	indicates [·]	the status of the Slice Shutdown hapenning in render engine.		
		Value	Name	Description		
		0		Indicates there is no slice shutdown hapenning in render engine.		
		1		Indicates there is an slice shutdown hapenning in render engine.		
	30:8	Reserve	d			
		Format:		PBC		
	7:2	Timer Pe	eriod			
		Format:		Select		
		The peri StrobeP this field Note: T	od is dete eriod = M d. he TIME_S	od of the timer strobe as a function of the minimum TIME_STAMP resolution. ermined by selecting a specified bit from the TIME_STAMP register as follows: linimumTimeStampPeriod * 2 (TimerPeriod + 1) The exponent is defined by STAMP is not reset at start time so the phase of the strobe is not synchronized		
			the first t	f the OA unit. This could result in approximately a full StrobePeriod elapsing rigger. Usage for this mechanism should be time based periodic triggering,		



OACTXCONTROL - Observation Architecture Control per Context

1 Timer Enable

Format: Enable

Description

This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.

When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all contexts.

Value	Name	Description
0h	Disable [Default]	Counter does not get written out on regular interval
1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period

0 | Counter Stop-Resume Mechanism

Format: Select

Value	Name	Description
1h		resume counting for all counters



Observation Architecture Head Pointer

	O	AHEADPTR - Observation Architect	ure Head Pointer
Register	Space	e: MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x00000000	
Access:		R/W	
Size (in l	oits):	32	
Address	:	02B0Ch	
This reg	jister a	allows SW to program head pointer.	
DWord	Bit	Description	
0	31:6	Head Pointer Virtual address of the internal trigger based buffer that is u reports from the report buffer. This pointer must be update event-based report triggering.	,
		Programming Note	
		SW must ensure that Head Pointer and the Tail Pointer ma triggered performance counter reporting.	ch before enabling internally
	5:0	Reserved	
		Format:	PBC



Observation Architecture Report Trigger 2

OAREPORTTRIG2 - Observation Architecture Report Trigger 2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02744h

Description

This register controls some of the Boolean logic defining Boolean/threshold report trigger 0. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.

Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. SNB report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.

DWord	Bit	Descript	tion			
0	31	Report Trigger Enable	_			
		Format:	Enable			
		Descript	tion			
		Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.				
		When "Specific Context Enable" bit set to '1' in OA trigger function gets enabled only for the selected set to '0' in OACONTROL register, Boolean/Threshall contexts.	context. \	When "Specific Context Enable" bit		
	30:24	Reserved				
		Format:		PBC		
	23	Threshold Enable				
		Format:	Enable	Enable		
		Enable the threshold compare logic within the Boolean/threshold report trigger block diagram in the Performance Counter Reporting section).				



	Invert D Enable 0	le II
	Format:	Enable Control of the
	block diagram in the Performance	e D stage of the Boolean/threshold report trigger 0 logic (se ce Counter Reporting section).
21	Invert C Enable 1	
	Format:	Enable
	Invert the specified signal at the block diagram in the Performance	e C stage of the Boolean/threshold report trigger 0 logic (se ce Counter Reporting section).
20	Invert C Enable 0	
	Format:	Enable
	Invert the specified signal at the block diagram in the Performance	e C stage of the Boolean/threshold report trigger 0 logic (se ce Counter Reporting section).
19	Invert B Enable 3	
	Format:	Enable
	block diagram in the Performance	e B stage of the Boolean/threshold report trigger 0 logic (se ce Counter Reporting section).
18	Invert B Enable 2	
	Format:	Enable
		e B stage of the Boolean/threshold report trigger 0 logic (se
17	Invert the specified signal at the	e B stage of the Boolean/threshold report trigger 0 logic (se
17	Invert the specified signal at the block diagram in the Performance	e B stage of the Boolean/threshold report trigger 0 logic (se
17	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format:	Enable B stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section). Enable B stage of the Boolean/threshold report trigger 0 logic (see
17	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format: Invert the specified signal at the	Enable B stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section). Enable B stage of the Boolean/threshold report trigger 0 logic (see
	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format: Invert the specified signal at the block diagram in the Performance	Enable B stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section). Enable B stage of the Boolean/threshold report trigger 0 logic (see
	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format: Invert the specified signal at the block diagram in the Performance Invert B Enable 0 Format:	Enable
	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format: Invert the specified signal at the block diagram in the Performance Invert B Enable 0 Format: Invert the specified signal at	Enable
16	Invert the specified signal at the block diagram in the Performance Invert B Enable 1 Format: Invert the specified signal at the block diagram in the Performance Invert B Enable 0 Format: Invert the specified signal at the block diagram in the Performance	Enable



14	Invert A Enable 14			
	Format:	Enable		
	Invert the specified signal at the A block diagram in the Performance	A stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section).		
13	Invert A Enable 13			
	Format:	Enable		
	Invert the specified signal at the A block diagram in the Performance	A stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section).		
12	Invert A Enable 12			
	Format:	Enable		
	Invert the specified signal at the A block diagram in the Performance	A stage of the Boolean/threshold report trigger 0 logic (see Counter Reporting section).		
11	Invert A Enable 11			
	Format:	Enable		
10	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section). Invert A Enable 10			
	Format:	Enable		
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
9	Invert A Enable 9			
	Format:	Enable		
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).			
8	Invert A Enable 8			
8	Format:	Enable		
8		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
8		•		
7		•		
	block diagram in the Performance			



6	Invert A Enable 6	
	Format:	Enable
	Invert the specified signal at the A stage of the block diagram in the Performance Counter Re	ne Boolean/threshold report trigger 0 logic (se eporting section).
5	Invert A Enable 5	
	Format:	Enable
	Invert the specified signal at the A stage of the block diagram in the Performance Counter Re	ne Boolean/threshold report trigger 0 logic (seeporting section).
4	Invert A Enable 4	
	Format:	Enable
	Invert the specified signal at the A stage of the block diagram in the Performance Counter Re	ne Boolean/threshold report trigger 0 logic (se eporting section).
3	Invert A Enable 3	
	Format:	Enable
	Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
2	Invert A Enable 2	
	Format:	Enable
	Invert the specified signal at the A stage of the block diagram in the Performance Counter Re	ne Boolean/threshold report trigger 0 logic (seeporting section).
1	Invert A Enable 1	
	Format:	Enable
	Invert the specified signal at the A stage of the block diagram in the Performance Counter Re	ne Boolean/threshold report trigger 0 logic (seeporting section).
0	Invert A Enable 0	
	Format:	Enable
	Invert the specified signal at the A stage of th	ne Boolean/threshold report trigger 0 logic (se



Observation Architecture Report Trigger 6

OAREPORTTRIG6 - Observation Architecture Report Trigger 6

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02754h

Description

This register controls some of the Boolean logic defining Boolean/threshold report trigger 1. Note that Boolean report triggers 0 and 1 are logically OR'd together without buffering, this implies that only one performance counter report will be generated for clocks where both Boolean report triggers evaluate true. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.

Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. SNB report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.

DWord	Bit	Description			
0	31	Report Trigger Enable			
		Description			
		Enable Boolean/threshold report trigger 0. Users should be a logic and the Boolean report trigger logic are logically OR'd report triggers. This implies that only one performance cour clocks where both the timer-based report logic and the Boo performance counter report.	together with no buffering of iter report will be generated for		
		When "Specific Context Enable" bit set to '1' in OACONTROI trigger function gets enabled only for the selected context. Set to '0' in OACONTROL register, Boolean/Threshold report all contexts.	When "Specific Context Enable" bit		
	30:24	Reserved			
		Format:	PBC		
	23	Threshold Enable Enable the threshold compare logic within the Boolean/threshold diagram in the Performance Counter Reporting section			
	22	Invert D Enable 0 Invert the specified signal at the D stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			



OARE	PORTTRIG6 - Observation Architecture Report Trigger 6
21	Invert C Enable 1 Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
20	Invert C Enable 0 Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
19	Invert B Enable 3 Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
18	Invert B Enable 2 Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
17	Invert B Enable 1 Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
16	Invert B Enable 0 Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
15	Invert A Enable 15 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
14	Invert A Enable 14 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
13	Invert A Enable 13 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
12	Invert A Enable 12 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
11	Invert A Enable 11 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
10	Invert A Enable 10 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
9	Invert A Enable 9 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
8	Invert A Enable 8 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).



OARE	OAREPORTTRIG6 - Observation Architecture Report Trigger 6			
7	Invert A Enable 7 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
6	Invert A Enable 6 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
5	Invert A Enable 5 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
4	Invert A Enable 4 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
3	Invert A Enable 3 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
2	Invert A Enable 2 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
1	Invert A Enable 1 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			
0	Invert A Enable 0 Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).			



Observation Architecture Report Trigger Counter

OARPTTRIG_COUNTER - Observation Architecture Report Trigger Counter

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02B1Ch

This register provides status of report trigger threshold count 1 and 2. This register is for HW internal purpose and power context save/restored. This register must not be programmed by SW.

DWord	Bit	Description	
0	31:16	Report Trig Threshold Count 1 Status	
		Programming Notes	
		This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.	
	15:0	Report Trig Threshold count 2 status	
		Programming Notes	
		This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.	



Observation Architecture Start Trigger 5

OASTARTTRIG5 - Observation Architecture Start Trigger 5

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02720h

This register provides the threshold value optionally used to define the start trigger for B7-B4 counters. Note that the value in this register must match the value in OASTARTTRIG1 to have B7-B0 start at the same time (analogous to SNB/IVB behavior). The bit definition in this register refers to the stages in the start trigger block diagram in the Performance Counter Reporting section.

DWord	Bit	Description	
0	31:16	Reserved	
		Format:	PBC
	15:0	Threshold Value	
		Format:	U16
			Programming Notes
		Threshold value for the compare	logic within the start trigger logic for B7-B4 counters.



Observation Architecture Start Trigger Counter

OASTARTTRIG_COUNTER - Observation Architecture Start Trigger Counter Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x00000000 Access: R/W

Size (in bits): 32

Address: 02B18h

This register provides status of start trigger threshold count 1 and 2. This register is for HW internal purpose.

DWord	Bit	Description	
0	31:16	:16 Start Trig Threshold Count 1 Status	
		Programming Notes	
		This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.	
	15:0	Start Trig Threshold count 2 status	
		Programming Notes	
		: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program	



Observation Architecture Status Register

	OA	ASTATUS - Observation	n Architecture Status	Register	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00030000			
Access:		R/W			
Size (in b	oits):	32			
Address:		02B08h			
_	•	rovides status of report buffer and ov s for internal purpose. Software shou		of some flags which	
DWord	Bit		Description		
0	31:22	Reserved			
		Default Value:		0	
		Format:		PBC	
	21	Start Trigger Flag 1			
		Value	Name		
		0	[Default]		
		1			
		Programming Notes			
		This bit is for HW internal use to context save /restore Start Trigger 1 occurrence On RC6 entry. Software should not program this bit.			
	20	Start Trigger Flag 2			
		Value	Name		
		0	[Default]		
		1			
		Programming Notes			
		This bit is for HW internal use to context save /restore Start Trigger 2 occurrence On RC6 entry.			
		Software should not program this bit.			
	19	Report Trigger Flag 1			
		Value	Name		
		0	[Default]		
		1			
			Programming Notes		
		This bit is for HW internal use to co		occurrence On RC6	
		entry. Software should not program			



OF	ASTATUS - Observation	on Architecture Statu	s Register	
18	Report Trigger Flag 2	1		
	Value	Name	•	
	0	[Default]		
	1			
		Programming Notes		
	This bit is for HW internal use to content of the entry. Software should not program	ontext save /restore Report Trigger m this bit.	2 occurrence On RC6	
17	Tail Pointer Wrap Flag			
	Format:	U1		
	Value	Name		
	0			
	1	[Default]		
		Programming Notes		
	This hit is for HW internal use to co		an Flag. SW should no	
	This bit is for HW internal use to context save /restore Tail Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Tail Pointer Wrap Mask bit is set.			
16	Head Pointer Wrap Flag			
	Format:	U1		
	Value	Name		
	0			
	1	[Default]		
	Programming Notes			
	This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should no program this bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set.			
		grammed only when Head Pointer V	vrap Mask bit is set.	
15:6	Reserved		T _a	
	Default Value:		0	
	Format:		PBC	
5	Reserved			
	Default Value:		0	
	Format:		PBC	
4	Reserved			
	Default Value:		0	
	Format:		PBC	
3	Reserved		-	



2	Counter Overflow			
	Format:	Select		
	This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 1 to it.			
	Value	Name		
	0	[Default]		
	1			
1	Buffer Overflow			
	This bit is set when the Tail-pointer - Head pointer > max internal trigger buffer size			
	Value	Name		
	0h	[Default]		
	1			
0	Report Lost Error			
	Format:	Enable		
	or "Timer Triggered" to write out the	due to "Internal Report Trigger-1", "Internal Report Trigger-2" e counter values is dropped, while there is an ongoing report nored and the counter continue to count.		
	Value	Name		
	0	[Default]		
	1			
	Programming Notes			
	This bit can be reset by SW by either			



5:0

Reserved

Format:

Observation Architecture Tail Pointer

	OATAILPTR - Observation Architecture Tail Pointer			
Register	Register Space: MMIO: 0/2/0			
Source: BSpec		BSpec		
Default Value: 0x00000000		0x00000000		
Access:		R/W		
Size (in bits): 32		32		
Address	Address: 02B10h			
This reg	This register allows software to program tail pointer and also indicates current tail pointer value.			
DWord	Bit	Description		
0	31:6	Tail Pointer		
		Virtual address of the internal trigger based buffer that is updated for every 64B cacheline write		
		to memory when reporting via internal report trigger. This pointer will not be updated for		
		MI_REPORT_PERF_COUNT command based writes.		
		Programming Notes		

Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head

PBC

Pointer match before enabling internally triggered performance counter reporting.



Outstanding Page Request Allocation

	OP	RA_0_2_0_PCI -	Outstanding Page Request Allocation
Register Space: PCI: 0/2/0			
Source:		BSpec	
Default \	/alue:	0x00000000	
Size (in b	oits):	32	
Address:		0030Ch	
DWord	Bit		Description
0	31:0	Outstanding Page Requ	uest Allocation
		Default Value:	000000000000000000000000000000000000
Access: R/W		R/W	
		This register contains the number of outstanding page request messages the associated Page Request Interface is allowed to issue.	



Outstanding Page Request Capacity

OPRC_0_2_0_PCI - Outstanding Page Request Capacity

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00008000

Size (in bits): 32

Address: 00308h

DWord	Bit	Description			
0	31:0	Outstanding Page Reque	Outstanding Page Request Capacity		
		Default Value:	000000000000001000000000000000		
		Access:	RO		
		Request Interface physical	This register contains the number of outstanding page request messages the associated Page Request Interface physically supports. This is the upper limit on the number of pages that can be usefully allocated to the Page Request Interface. Hardwired to 32,768 requests.		



Page Directory Pointer Descriptor - PDP0/PML4/PASID

PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

PDP0/PML4/PASID: This register can contain three values which depend on the element descriptor definition. **PASID[19:0]:** Populated in the first 20bits of the register and selected when Advanced Context flag is set in the element descriptor in execlist mode of submission. This is not valid in ring buffer mode of scheduling. **PML4[38:12]:** Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected. **PDP0[38:12]:** Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a guest physical address.*

Programming Notes

Execlist Based Scheduling: SW should update PDP0/12/3 registers in context image with proper values before submitting the context to HW in execlist mode of scheduling. HW restores these registers as part of context restore to set the PPGTT access accordingly. PPGTT is always enabled in advanced context mode of execlist based scheduling and can be disabled only in legacy context mode. Privilege Access Bit in Element Descriptor controls the PPGTT enabling in legacy context mode.

Ring Buffer Based Scheduling: A write via MMIO to PDP0 DESCRIPROR (lower Dword) triggers the Page Directory Restore in HW when PPGTT is enabled. SW should ensure PDP1/2/3 registers are programmed appropriately prior to programming PDP0. PDP0_DESCRIPTOR lower dword should be programmed at the end. Per-Process GTT Enable Bit in GFX_MODE register controls the PPGTT enabling and disabling. Programming Per-Process GTT Enable Bit in GFX_MODE register doesn't enable/disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming Per-Process GTT Enable Bit in GFX_MODE register bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access. PDP* DESCRIPTOR registers must always be programmed through MI_LOAD_REGISTER_IMMEDIATE command in ring buffer with PDP0 DESCRIPRTOR lower dword written at the end. PDP0/12/3 registers are context save restored. PDP descriptors are context save restored per render context in RCS and must be programmed following MI_SET_CONTEXT command, in case of PDP descriptors programmed without context set (MI_SET_CONTEXT) will get lost on C6 entry/exit. PDP descriptors are context save restored in VCS, BCS and VECS engines and must be programmed following setup of CCID register, in case of PDP descriptors programmed without CCID set will get lost on C6 entry/exit. PDP descriptor registers should be programmed after ensuring the pipe is completely flushed and TLB's invalidated.

DWord	Bit	Description		
0	63	PD Load Busy		
		Access:	RO	
		Format: Valid		
		This read-only field gets set when PDP0 is written to indicating Page Directory Restore activity is in progress and will get reset once the activity is completed.		



PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

62:0 PDP0 Descriptor



Page Directory Pointer Descriptor - PDP1

PDP1 - Page Directory Pointer Descriptor - PDP1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

PDP1[38:12]: Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a quest physical address.*

DWord	Bit	Description
0	63:0	PDP1 Descriptor



Page Directory Pointer Descriptor - PDP2

PDP2 - Page Directory Pointer Descriptor - PDP2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

PDP2[38:12]: Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a quest physical address.*

F	DWord	Bit	Description
	0	63:0	PDP2 Descriptor



Page Directory Pointer Descriptor - PDP3

PDP3 - Page Directory Pointer Descriptor - PDP3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

PDP3[38:12]: Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a quest physical address.*

DWord	Bit	Description
0	63:0	PDP3 Descriptor



Page Request Control

		PR_CTRL_0_2_0_PCI - Page	Request Control
Register Space: P		re: PCI: 0/2/0	
Source:		BSpec	
Default \	/alue	e: 0x00000000	
Size (in b	oits):	16	
Address:		00304h	
DWord	Bit	Descrip	otion
0	1	Reset	
		Default Value:	0b
		Access:	RO
Counter and pending request state for the associated P if this field is written to 0b or if this field is written with Processor graphics does not use this field, and hardwire			vith any value when the PRE field is set.
	0	Page-Request Enable Default Value:	0b
		Access:	R/W
		When Set, indicates that the page request interface requests. If both this field and the Stopped field in Page request interface will not issue new page requestinterface will not issue new page requesting the page responses is not yet received. When this in the Page-Request Status register are cleared. Enal successfully stopped has indeterminate results.	e on the endpoint is allowed to make page Page Request Status register are Clear, then the lests, but has outstanding page requests for s field transitions from 0 to 1, all the status fields



Page Request Extended Capability Header

PR_E	XTC	AP_0_2_0_PCI -	Page Request Ex	xtended Capability Head	er	
Register	Space:	: PCI: 0/2/0				
Source:		BSpec				
Default \	√alue:	0x00010013				
Size (in bits):		32				
Address:		00300h				
Page Request Extended Capability reports support for page-faults on Device-2, compliant to PCI-E 1.1 Specification			n Device-2, compliant to PCI-Express ATS			
DWord	Bit		Description	on		
0	31:20	Next Capability Offset				
		Default Value:	00000	0000000Ь		
		Access:	RO			
			Description			
		•	r to the next item in the ca ess Extended capability Lir	apabilities list. Value 000h indicates that th nked List.	iis	
	19:16	Version				
		Default Value:		0001b		
		Access:		RO		
Hardwired to capability version 1.						
	15:0 Capability ID					
		Default Value:	0000000000	0010011b		
		Access:	RO			
		Hardwired to the Page Re	quest Extended Capability	ID		



Page Request Queue Address Register 0

PA	GER	EQ_QADDR_0 - Page Rec	quest C	Queue	Address Re	egister 0
Register Space: MMIO: 0/2/0						
Default Value: 0x00000000						
Size (in bits): 32						
Address: 0F0D0h						
Register	to cor	figure the base address and size of the p	age reques	st queue.		
DWord	Bit	· ·	Descript	ion		
0	31:12	Page Request Queue Base Register				
		Default Value:			00000h	
		Access:			R/W	
		not implement bits 63:HAW, where HAW Reads of this field return the value that w				
	11:3	Reserved				
		Default Value:		00000000	0b	
		Access:		RO		
	2:0	Queue Size				
		Default Value:			000b	
		Access:			R/W	
		This field specifies the size of the page request queue. A value of X in this field indicates a page request queue of (2X) 4KB pages. The number of entries in the invalidation queue is 2(X+8).				



Page Request Queue Address Register 1

PA	GEF	REQ_QADDR_1 - P	age Request Queue Address Register 1	
Register	Space	e: MMIO: 0/2/0		
Default '	Value:	0x00000000		
Size (in I	oits):	32		
Address	:	0F0D4h		
Registe	r to co	onfigure the base address and	size of the page request queue.	
DWord	Bit		Description	
0	31:0	Page Request Queue Base	egister	
		Default Value:	00000000h	
		Access:	R/W	
		This field points to the base of 4KB aligned invalidation request queue. Hardware may ignore and not implement bits 63:HAW, where HAW is the host address width. Reads of this field return the value that was last programmed to it.		



Page Request Queue Head Register 0

P	AGE	REQ_QHEAD_0 - Page Re	quest Queue Head	Register 0	
Register	Register Space: MMIO: 0/2/0				
Default \	Default Value: 0x00000000				
Size (in b	oits):	32			
Address:		0F0C0h			
Register	r indica	ting the page request queue head.			
DWord	Bit		Description		
0	31:19	Reserved			
		Default Value: 000000000000b			
		Access:	RO		
	18:4	Queue Head			
		Default Value:	00000000000000b		
		Access:	R/W		
	Specifies the offset (128-bit aligned) to the page request queue for the command that is processed next by software. GFX implementation: GFX has to read the content of the Head pointer as tail pointer gets close to it to prevent overflows in page request queue.				
	3:0	Reserved			
		Default Value:		0h	
		Access:		RO	



Page Request Queue Head Register 1

PAGE	REQ_	QHEAD_1 - Page	Request Queue Head Register 1	
Register Space:	Register Space: MMIO: 0/2/0			
Default Value:	0x	00000000		
Size (in bits):	32			
Address:	Address: 0F0C4h			
Register indica	ting the p	page request queue head.		
DWord	Bit	Description		
0	31:0	Page Request Queue Head	Register 1 Reserved	
		Default Value:	0000000h	
		Access:	RO	
		Bit[63:32]: Reserved.		



Page Request Queue Tail Register 0

	PA	GEREQ_QTAIL_	0 - Page Request Queue	Tail Register 0		
Register	Register Space: MMIO: 0/2/0					
Default \	/alue	0x00000000				
Size (in b	oits):	32				
Address:		0F0C8h				
Register	indic	cating the page request q	ueue tail.			
DWord	Bit		Description			
0	31:1	Queue Tail	_			
		Default Value:	000000000000000000000000000000000000000	0b		
		Access:	R/W			
	Bit[31:19]: Reserved. Bit[18:4]: Specifies the offset (128-bit aligned) to the page request queue for the request that is written next by hardware. GFX Implementation: GT manages the tail pointer value as part of page requests. The value can be acquired as part of the RC6 exit. Bit[3:1]: Reserved.					
	0	Valid Bit		1		
Default Value: 0b						
	Access: R/W					
		This bit can only be cleared by SW, which also clears the other fields.				



Page Request Queue Tail Register 1

PAG	PAGEREQ_QTAIL_1 - Page Request Queue Tail Register 1					
Register Space:	Register Space: MMIO: 0/2/0					
Default Value:	0x0	0000000				
Size (in bits):	32					
Address:	OF	OCCh				
Register indica	ting the p	age request queue tail.				
DWord	Bit	Description	on			
0	31:0	Page Request Queue Tail Register 1 Reserved				
		Default Value:	0000000h			
		Access: RO				
		Bit[63:32]: Reserved.				



Page Request Status

		PR_STATUS_0_2_0_PCI - Pa	age Re	quest Stat	us		
Register	Space	e: PCI: 0/2/0		_			
Source:		BSpec	BSpec				
Default Value: 0x00008000		0x00008000					
Size (in b	oits):	16					
Address: 00306h							
DWord	Bit	Desc	ription				
0	15	PRG Response PASID Required			,		
		Default Value:			1b		
		Access:			RO		
corresponding page requests had a PASID TLP Prefix. If TLP Prefixes on any PRG Response Message. Function to the Function receives a PRG Response Message with a undefined if this bit is Set and the Function receives a Page Prefix when the corresponding Page Requests had a Page Function does not support the PASID TLP Prefix.				ovior is undefined ID TLP Prefix. Fund Response Messag	if this bit is Clear and ction behavior is ge with no PASID TLP		
	14:9	Reserved					
		Format:		MBZ			
	8	Stopped					
		Default Value:			0b		
		Access:			RO		
		When this field is Set, the associated page request interface has stopped issuing additional Page requests and that all previously issued Page requests have completed. When this field is clear the associate Page request interface either has not stopped or has stopped issuing new Page requests but has outstanding Page requests.					
	7:2	Reserved		T			
		Format:		MBZ			
	1	Unexpected Page Request Group Index					
		Default Value:	0b				
		Access:	R/W One	Clear			
		When Set, indicates the function received a PRG response message containing a PRG index that has no matching request, a response failure. This field is Set by the Function and cleared when a 1b is written to the field. Processor graphics Sets this field when it receives a page_grp_resp_dsc with PRG Index that does not match PRG index in any outstanding page_grp_req_dsc. Such page_grp_resp_dsc is ignored. When Page-Request Enable (PRE) field in the Page-request Control register transitions from 0 to					
		1, this field is cleared.					



PR_STATUS_0_2_0_PCI - Page Request Status

0 Response Failure

1100 01100 11111110	
Default Value:	0b
Access:	R/W One Clear

When Set, indicates the function received a PRG response message indicating a response failure. The function expects no further response from the host(any received are ignored). This field is Set by the Function and cleared when a 1b is written to this field.

Processor graphics Sets this field when it receives a page_grp_resp_dsc or page_stream_resp_dsc with Response Code of Response Failure (1111b). The advanced context corresponding to the PASID in such response is terminated with error. When Page-Request Enable (PRE) field in the Page-request control register transitions from 0 to 1, this field is cleared.

Command Reference: Registers



PAK_Stream-Out Report (Errors)

PAK_ERR - PAK_Stream-Out Report (Errors)

Register Space: MMIO: 0/2/0

Source: VideoCS

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128E8h

Valid Projects:					
DWord	Bit	Description			
0	31:22	Reserved			
		Format:	MBZ		
	21	Incorrect IntraMBFlag in I-slice(AVCf)			
	20	Out of Range Symbol Code(AVC/mpeg2)			
	19	Incorrect MBType(AVC/mpeg2			
	18	Motion Vectors are not inside the frame boundary(mpeg2)			
	17	Scale code is zero(mpeg2)			
	16	Incorrect DCTtype for given motionType(mpeg2)			
	15:8	MB Y-position This field indicates Macro Block(MB) Y- position where an error occured while encoding.			
	7:0 MB X-position This field indicates Macro Block(MB) X- position where an error occured while encoding.				



PAK_Stream-Out Report (Warnings)

PAK_WARN - PAK_Stream-Out Report (Warnings)

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128E4h

Valid Projects:

valid Projects.					
DWord	Bit	Description			
0	31:22	Reserved			
		Format:	MBZ		
	21	Skip Run > 8192 (AVC)			
	20	Incorrect SkipMB (AVC and mpeg2)			
	19	Incorrect MV difference for dual-prime MB (mpeg2)			
	18	End of Slice signal missing on last MB of a Row(mpeg2)			
	17	Incorrect DCT type for field picture			
	16	MVs are not within defined range by fcode			
	15:8	MB Y-position			
	7:0	MB X-position	MB X-position		

Command Reference: Registers



PAK Report Running Status

PAK_REPORT_STAT - PAK Report Running Status

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128ECh

Valid Projects:

DWord	Bit	Description			
0	31:1	Reserved			
	0	PAK Status			
		Value	Value Name Description		
		0	PAK engine is IDLE		
		1	PAK engine is currently generating bit stream.		



PAL_EXT_GC_MAX

		PAL_	EXT_GC_MAX			
Register	egister Space: MMIO: 0/2/0					
Source: BSpec						
Default \	Value:	0x0007FFFF, 0x0007FFFF, 0x	k0007FFFF			
Access:		R/W				
Size (in b	oits):	96				
Address:		4A420h-4A42Bh				
Name:		Pipe Extended Gamma Cor	rection Max			
ShortNa	me:	PAL_EXT_GC_MAX_A				
Power:		PG1				
Reset:		soft				
Address:	•	4AC20h-4AC2Bh				
Name:		Pipe Extended Gamma Cor	rection Max			
ShortNa	me:	PAL_EXT_GC_MAX_B				
Power:		PG2				
Reset:		soft				
Address:	:	4B420h-4B42Bh				
Name:		Pipe Extended Gamma Cor	rection Max			
ShortNa	me:	PAL_EXT_GC_MAX_C				
Power:		PG2				
Reset:		soft				
DWord	Bit		Description			
0	31:19	Reserved				
		Format:		MBZ		
	18:0	Red Ext Max GC Point				
		Default Value:	111111111111111111	11b		
		Format:	U3.16			
		The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.				
1	31:19	Reserved				
	Format: MBZ					
	18:0 Green Ext Max GC Point					
	Default Value: 111111111111111111111111111111111111			11b		
		Format:	U3.16			
		The extended point for green co 3.16 format with 3 integer and 16	_	ection. This value is represented in a		



	Wildermode							
	PAL_EXT_GC_MAX							
2	31:19	Reserved						
		Format: MBZ						
	18:0	Blue Ext Max GC Point						
		Default Value: 111111111111111111111111111111111111						
		Format:	Format: U3.16					
		The extended point for blue color channel gamma correction. This value is represented in a 3.7 format with 3 integer and 16 fractional bits.						



PAL_GC_MAX

PAL_GC_MAX					
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	/alue:	0x00010000, 0x00010000, 0x00010000			
Access:		R/W			
Size (in b	oits):	96			
Address:		4A410h-4A41Bh			
Name:		Pipe Gamma Correction Max			
ShortNa	me:	PAL_GC_MAX_A			
Power:		PG1			
Reset:		soft			
Address:		4AC10h-4AC1Bh			
Name:		Pipe Gamma Correction Max			
ShortNa	me:	PAL_GC_MAX_B			
Power:		PG2			
Reset:		soft			
Address:		4B410h-4B41Bh			
Name:		Pipe Gamma Correction Max			
ShortNa	me:	PAL_GC_MAX_C			
Power:		PG2			
Reset:		soft			
DWord	Bit	Description			
0	31:17	Reserved			
		Format: MBZ			
	16:0	Red Max GC Point			
		Default Value: 1000000000000000000000000000000000000			
Form		mat: U1.16			
The 513th entry for the red color channel of the 12 bit interpolated gamma correction value is represented in a 1.16 format with 1 integer and 16 fractional bits. Restriction					
					The value should always be programmed to be less than or equal to 1.0.
1	31:17	Reserved			
1	31.17	Format: MBZ			
		1			



	PAL_GC_MAX					
	16:0	Green Max GC Point				
		Default Value:	100000000000000000000000000000000000000	00b		
		Format:	U1.16			
		The 513th entry for the green color chalue is represented in a 1.16 format w				
			Restriction			
		The value should always be programn	ned to be less than	or equal to 1.0.		
2	31:17	Reserved				
		Format:		MBZ		
	16:0	Blue Max GC Point				
		Default Value:	100000000000000000000000000000000000000	00b		
		Format: U1.16				
	The 513th entry for the blue color channel of the 12 bit interpolated gamma correction value is represented in a 1.16 format with 1 integer and 16 fractional bits.			. 9		
		Restriction				
		The value should always be programn	ned to be less than	or equal to 1.0.		



PAL_LGC

	PAL LGC				
Register Space:	MMIO: 0/2/0	=			
Source:	BSpec				
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Address:	4A000h-4A3I	Fh			
Name:	Pipe A Legac	y Palette			
ShortName:	PAL_LGC_A_*				
Power:	PG1				
Reset:	soft				
Address:	4A800h-4ABI				
Name:	Pipe B Legacy Palette				
ShortName:	PAL_LGC_B_*				
Power:	PG2				
Reset:	soft				
Address:	4B000h-4B3F	Fh			
Name:	Pipe C Legac	y Palette			
ShortName:	PAL_LGC_C_*				
Power:	PG2				
Reset:	soft				
There are 256 instances of this register format per display pipe.					
	Restriction				
This register must I	This register must be written only as a full 32 bit dword. Byte or word writes are not supported.				
DWord	Bit	Descrip	tion		
0	31:24	Reserved			
		Common to	MDZ		

DWord	Bit	Description		
0	31:24	Reserved		
		Format:	MBZ	
	23:16	Red Legacy Palette Entry		
		Default Value: UUh		UUh
		Red legacy palette entry value.		·
	15:8	Green Legacy Palette Entry		
		Default Value:		UUh
		Green legacy palette entry value	2.	
	7:0	Blue Legacy Palette Entry		
		Default Value:		UUh
		Blue legacy palette entry value.		

Command Reference: Registers



PAL_LGC				



PAL PREC DATA

PAL_PREC_DATA

Register Space:

MMIO: 0/2/0

Source:

BSpec

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

4A404h-4A407h

Name:

Pipe Precision Palette Data

ShortName:

PAL_PREC_DATA_A

Power:

PG1

Reset:

soft

Address:

4AC04h-4AC07h

Name:

Pipe Precision Palette Data

ShortName:

PAL PREC DATA B

Power:

PG2

Reset:

soft

Address:

4B404h-4B407h

Name:

Pipe Precision Palette Data

ShortName:

PAL_PREC_DATA_C

Power:

PG2

Reset:

soft

These are the precision palette entries used for the 10 bpc, split, and 12 bpc gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.

Programming Notes

For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSbs. For split gamma indexes 0 to 511, program with the first gamma (before CSC) color 10 bit palette entry fraction value. For split gamma indexes 512 to 1023, program with the second gamma (after CSC) color 10 bit palette entry fraction value.

_				
·	OC	***	cti	и

This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

DWord	Bit	Description
0	31:30	Reserved



PAL_PREC_DATA						
29:20	Red Precision Palette Entry					
	Default Value:	ииииииии				
	Red precision palette entry value.					
19:10 Green Precision Palette Entry						
	Default Value:	ииииииии				
	Green precision palette entry value.					
9:0	Blue Precision Palette Entry					
	Default Value:	ииииииии				
	Blue precision palette entry value.					



PAL_PREC_INDEX

	PAL_PREC_INDEX						
Register	Space:	MMIO:	MMIO: 0/2/0				
Source:	·	BSpec	BSpec				
Default V	alue:	0x0000	0000				
Access:		R/W	V/W				
Size (in b	its):	32					
Address:		4A400h	n-4A403h				
Name:		Pipe Pro	ecision Palette Inde	×X			
ShortNar	ne:	PAL_PR	EC_INDEX_A				
Power:		PG1					
Reset:		soft					
Address:		4AC00h	n-4AC03h				
Name:		Pipe Pr	ecision Palette Inde	×Χ			
ShortNar	ne:	PAL_PR	PAL_PREC_INDEX_B				
Power:		PG2					
Reset:		soft					
Address:		4B400h	-4B403h				
Name:		Pipe Pro	ecision Palette Inde	×X			
ShortNar	ne:	PAL_PR	EC_INDEX_C				
Power:		PG2					
Reset:		soft					
This inde	ex cont	rols access to	the array of precisi	on palette data values.			
DWord	Bit			Description			
0	31	Precision Pal This field sele		he precision palette data.			
		Value	Name		Description		
		0b	Non-split	10 bpc or 12 bpc gamma	a format		
		1b	Split	Split gamma format			
		Double of the second of the se					
		Restriction					
		It must be set when reading or writing precision palette entries for split gamma mode. It must be cleared before programming the legacy palette.					
	30:16	Reserved					
		Format:			MBZ		



	PAL_PREC_INDEX					
15		Index Auto Increment This field enables the index auto increment.				
	Value	Name		Desci	ription	
	0b	No Increment	Do not automatically increme	ent the	e index value.	
	1b	Auto Increment	Increment the index value with each read or write to the data register.			
14:10	Reserve	ed				
	Forma	t:		N	MBZ	
9:0	This fie automa is set. V	Index Value This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.				
		Value Name				
	[0,1023	3]				



PASID Capability

		PASID_CAP_0_2_0	PASID_CAP_0_2_0_PCI - PASID Capability					
Register	Space	e: PCI: 0/2/0						
Source:		BSpec						
Default \	/alue:	0x00001402						
Size (in b	oits):	16	16					
Address:		00104h						
PASID C	•	lity reports support for Process Addres	ss Space ID(PASID) on Device-2,	, compliant to PCI-Express				
DWord	Bit		Description					
0	12:8	Maximum PASID Width						
		Default Value:	10100	Ob				
		Access:	RO					
		Indicates the width of the PASID field support for all PASID values (20 bits).	I supported by the Endpoint. Ha	ardwired to 14h to indicate				
	7:3	Reserved						
		Format:	MBZ					
	2	Privilege Mode Supported		_				
		Default Value:		0b				
		Access:		RO				
		Hardwired to 0, the Endpoint supports operating in Non-privileged mode only, and will never request privileged mode in requests-with-PASID.						
	1	Execute Permission Supported						
		Default Value: 1b						
		Access: RO						
		Hardwired to 1, the Endpoint suppor	ts requests-with-PASID that req	uests execute permission.				
	0	Reserved						
		Format:	MBZ					



PASID Control

		PASID_CTRL_0_2_0_PC	I - PASID Contro				
Register	Spa	ce: PCI: 0/2/0					
Source:		BSpec					
Default \	/alue	e: 0x00000000					
Size (in b	Size (in bits): 8						
Address:	Address: 00106h						
Process	Add	ress Space ID (PASID) control for Device-2.					
DWord	Bit	Des	cription				
0	2	Privileged Mode Enable					
		Default Value:		0b			
		Access:		RO			
		Hardwired to 0, the Endpoint is not permitted t	o request privileged mode	n requests-with-PASID.			
	1	Execute Permission Enable					
		Default Value:	01)			
		Access:	R,	/W			
	If Set, the Endpoint is permitted to request execute permission in requests-with-PASID. If Clear, the Endpoint is not permitted to do so. Behavior is undefined if this bit changes value when ATS Enabled in ATS Capability is Set. Processor graphics does not use this field. Software is expected to Set this field before configuring extended-context-entry for Device-2 with the Execute Request Enable field Set.						
	0	PASID Enable					
		Default Value:	Ol)			
			/W				
		If Set, the Endpoint is permitted to generate reception permitted to do so. Behavior is undefined if this Capability is Set. If Priviliged Mode Supported field is treated as Reserved(0). Processor graphic Set this field before configuring extended-contentable field Set. For compatibility reasons, this for	bit changes value when AT eld in PASID Capability regi as does not use this field. So ext-entry for Device-2 with S	S Enable field in ATS ster is Clear, then this oftware is expected to			



PASID Extended Capability Header

PASI	D_EX1	TCAP_0_2_0_PCI	- PASID Ex	ctended Capability Header				
Register Spa	ace:	PCI: 0/2/0	CI: 0/2/0					
Source:		BSpec	pec					
Default Valu	ıe:	0x2001001B						
Size (in bits)):	32						
Address:		00100h						
PASID capa PASID ECN.	bility rep	orts support for Process Ad	ddress Space ID(P	ASID) on Device-2, compliant to PCI-Express				
DWord	Bit		Des	scription				
0	31:20	Next Capability Offset						
		Default Value:		00100000000b				
		Access:		RO				
		This is a hardwired point	er to the next iter	n in the capabilities list.				
	19:16	Version						
		Default Value:		0001b				
	Access:			RO				
		Hardwired to capability version 1.						
	15:0	Capability ID						
		Default Value:	0000	00000011011b				
		Access:	RO					

Hardwired to the PASID Extended Capability ID



PAT Index

		PAT_IN	DEX - PAT Index	
Register	Space:	MMIO: 0/2/0		
Source:	•	BSpec		
Default \	Value:	0x00000003		
Access:		R/W		
Size (in l	oits):	32		
DWord	Bit		Description	
0	31:10	Reserved		
		Default Value:	00000000000000000000000000	
	9:8	Class of Service		
		Default Value:		00b
			ervice sent to the LLC to determine whic cation of certain LLC ways to different cl I listed in the Bspec	=
	7:6	Reserved		
		Default Value:		00b
	5:4	LRU AGE		
		Default Value:		00b
		00: Take the age value from Unco 01: Assign the age of "0" 10: Do not change the age on a h 11: Assign the age of "3"		
	3:2	Target Cache		
		Default Value:		00b
		00: eLLC only 01: LLC only 10: LLC/eLLC allowed 11: LLC/eLLC allowed		
	1:0	Mem Type		
		Default Value:		11b
		00: Uncacheable(UC) 01: Write Combining(WC) 10: Write through(WT) 11: Write back(WB)		
		, ,		



PAT Index High

PAT_INDEX_H - PAT Index High				
Register Space:	MMIO: 0/2/0			
Default Value:	0x03030303			
Size (in bits):	32			
Address:	040E4h			
DWord	Bit		Descripti	on
0	31:0	PAT Index High		
		Default Value:		03030303h
		Access:		R/W

Command Reference: Registers



PAT Index Low

PAT_INDEX_L - PAT Index Low						
Register Space:	MMIO: 0/2/0					
Default Value:	0x03030303					
Size (in bits): 32						
Address:	Address: 040E0h					
DWord Bit			Descripti	on		
0 31:0		PAT Index Low				
		Default Value:		03030303h		
		Access:		R/W		



PCI Command

		PCICMD_0_2_0_PCI -	PCI Command
Register	Spa	ce: PCI: 0/2/0	
Source:	•	BSpec	
Default Value:		e: 0x00000000	
Size (in bits):		16	
Address:		00004h	
		egister provides basic control over the IGD's abil ples the IGD PCI compliant master accesses to ma	ity to respond to PCI cycles. The PCICMD Register in
DWord			cription
0	10	Interrupt Disable	отрист
Ü		Default Value:	0b
		Access:	R/W
		This bit disables the device from asserting INTx	
		9	NTx# signal. DO_INTx messages will not be sent to
	9	Fast Back-to-Back	
		Default Value:	0b
		Access:	RO
		Not Implemented. Hardwired to 0.	
	8	SERR Enable	
		Default Value:	0b
		Access:	RO
		Not Implemented. Hardwired to 0.	
	7	Wait Cycle Control	
		Default Value:	0b
		Access:	RO
		Not Implemented. Hardwired to 0.	
	6	Parity Error Enable	
		Default Value:	0b
		Access:	RO
		•	D belongs to the category of devices that does not hard drives, the IGD ignores any parity error that it



5	Video Palette Snooping	T	
	Default Value:	0b	
	Access:	RO	
	This bit is hardwired to 0 to disable snooping.		
4	Memory Write and Invalidate Enable		
	Default Value:	0b	
	Access:	RO	
	Hardwired to 0. The IGD does not support memory write and inv	validate commands.	
3	Special Cycle Enable		
	Default Value:	0b	
	Access:	RO	
	This bit is hardwired to 0. The IGD ignores Special cycles.		
2	Bus Master Enable		
	Default Value:		
	Deladit Value.	0b	
	Access:	0b R/W	
		R/W	
1	Access:	R/W	
1	Access: 0: Disable IGD bus mastering. 1: Enable the IGD to function as a	R/W	
1	Access: 0: Disable IGD bus mastering. 1: Enable the IGD to function as a Memory Access Enable	R/W PCI compliant master.	
1	Access: 0: Disable IGD bus mastering. 1: Enable the IGD to function as a Memory Access Enable Default Value:	R/W PCI compliant master. 0b R/W	
1	Access: 0: Disable IGD bus mastering. 1: Enable the IGD to function as a Memory Access Enable Default Value: Access:	R/W PCI compliant master. 0b R/W	
	Access: 0: Disable IGD bus mastering. 1: Enable the IGD to function as a Memory Access Enable Default Value: Access: This bit controls the IGD's response to memory space accesses.	R/W PCI compliant master. 0b R/W	



PCI Express Capability

		PCIECAP_0_2_0_PCI - PCI	Express C	apabilit	t y
Register	Space	: PCI: 0/2/0			
Source:		BSpec			
Default Value: 0x00000092					
Size (in bits): 16					
Address: 00072h					
PCI Expr	ess C	apability			
DWord	Bit	Des	cription		
0	13:9	Interrupt Message Number			
		Default Value:	C	0000b	
		Access:	F	RO	
This field indicates which MSI vector is used for the interrupt message generated with any of the status bits of this Capability structure. Since this device only suppovector, this field is hardwired to 0.					
	8	Slot Implemented			
		Default Value:			0b
		Access:			RO
		This field is hardwired to 0 for an endpoint device.			
	7:4	Device Port Type			
		Default Value:		1001b	
		Access:		RO	
		This field is hardwired to 9h to indicate a Root	Complex Integra	ted Endpoint	t.
	3:0	Capability Version			
		Default Value:		0010b	
		Access:		RO	
This field is hardwired to 2h to indicate Functions compliant to PCI Express 3.0 Base		3.0 Base Specification.			

Command Reference: Registers



PCI Express Capability Header

	PCI	ECAPHDR_0_2_0_PCI -	PCI Express Capability Header
Register Space:		: PCI: 0/2/0	
Source:		BSpec	
Default V	'alue:	0x0000AC10	
Size (in b	its):	16	
Address:		00070h	
PCI Expr	ess Ca	apability Header	
DWord	Bit		Description
0	15:8	Next Capability Pointer	
		Default Value:	10101100b
		Access:	RO
This field is hardwired to point to the next PCI Capa			next PCI Capability structure, the MSI Capabilities at ACh.
	7:0	Capability Identifier	
		Default Value:	00010000b
		Access:	RO
		This field is hardwired to 10h to indicate	ate that this is a PCI Express Capability structure.



PCI Express Device Capabilities

	DE	/ICECAP_0_2_0_PCI - F	PCI Express	Device Ca	pabilities	
Register	Space:	PCI: 0/2/0				
Source:		BSpec				
Default Value:		0x10008000				
Size (in bits):		32				
Address:		00074h				
PCI Expi	ress De	vice Capabilities				
DWord Bit			Description			
0	28	Function Level Reset Capability				
		Default Value:			1b	
		Access:			RO	
		Hardwired to 1b to indicate the Fun	ction supports the	optional Function	Level Reset mechanism.	
	27:26	Captured Slot Power Limit Scale				
		Default Value:			00b	
		Access:			RO	
		Not applicable for a Root Complex integrated Endpoint with no Link or Slot. Hardwired to 00b.				
	25:18	Captured Slot Power Limit Value				
		Default Value:	C	0000000b		
		Access:	F	.0		
		Not applicable for a Root Complex	integrated Endpoin	t with no Link or S	Slot. Hardwired to 00h.	
	17:16	Reserved				
		Format:		MBZ		
	15	Role-Based Error Reporting				
		Default Value:			1b	
		Access:			RO	
		When Set, this bit indicates that the the Error Reporting ECN for PCI Exprinto PCI Express Base Specification, Fto the ECN, PCI Express Base Specific Specification revisions.	ress Base Specificat Revision 1.1. This bi	on, Revision 1.0a, t must be Set by a	and later incorporated all Functions conforming	
	14:12	Reserved				
		Format:		MBZ		



	Default Value:	000)b	
	Access:	RO		
	This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from the L1 state to the L0 state. This does not apply to the integrated graphics devi			
	soit is hardwired to 000b (Maximum of 1 us).	ез посарру со спе пт	egrated grapfiic	
8:6	Endpoint L0s Acceptable Latency			
	Default Value:	000)b	
	Access:	RO		
	This field indicates the acceptable total latency the transition from the L0s state to the L0 state. This didevice, so tit is hardwired to 000b (Maximum of 64)	oes not apply to the in		
5	Extended Tag Field Supported			
	Default Value:		0b	
	Access:		RO	
	This bit indicates the maximum supported size of apply to the integrated graphics device, so it is halfield supported).			
4:3	Phantom Functions Supported			
	Default Value:		00b	
	Access:		RO	
	This field indicates the support for use of unclaim outstanding transactions for PCIe devices. This does so it is hardwired to 00b to indicate no Function N	es not apply to the inte	grated graphics	
2:0	Max Payload Size Supported			
	Default Value:	000)b	
	Access:	RO		
	This field indicates the maximum payload size tha	t the Function can sun	nort for TIPs H	



PCI Express Device Control

		DEVICECTL_0_2_0_PCI - PCI	Express Device	e Control
Register	Space:	PCI: 0/2/0		
Source:		BSpec		
Default Value:		0x00000000		
Size (in bits):		16		
Address:		00078h		
This reg	ister co	ontrols device specific capabilities.		
DWord	Bit	T.	Description	
0	15	Initiate Function Level Reset		
		Default Value:	0b	
		Access:	R/W Set	:
		Express Base Specification. Registers and start are exempt from the FLR requirements give FLR, a read will return 1's since device 2 read bit to 0. If a local panel is powered on and of typically take several hundred milliseconds adelay is 5 seconds.	n there. Once written 1, F ds abort. Once FLR compl configured to power down	LR will be initiated. During letes, hardware will clear the n on reset, the FLR will
	14:12	Max Read Request Size		
		Default Value:		000b
		Access:		RO
		Functions that do not generate Read Requests on their own behall (RO) with a value of 000b.	_	
	11	Enable No Snoop		
		Default Value:		0b
		Access:		RO
		This bit is permitted to be hardwired to 0b in transactions it initiates. The graphics devi		· ·
	10	Aux Power PM Enable		
		Default Value:		0b
		Access:		RO
		Functions that do not implement this capal	bility hardwire this bit to (



	Default Value:	0b
	Access:	RO
	Functions that do not implement this capabi	ility hardwire this bit to 0b.
8	Extended Tag Field Enable	
	Default Value:	0b
	Access:	RO
	Functions that do not implement this capabi	ility hardwire this bit to 0b.
7:5	Max Payload Size	
	Default Value:	000b
	Access:	RO
	Functions that support only the 128-byte material to 000b.	ax payload size are permitted to hardwire
4	Enable Relaxed Ordering	
	Default Value:	0b
	Access:	RO
	A Function is permitted to hardwire this bit t in transactions it initiates as a Requester. The	
3	Unsupported Request Response Enable	
3	Unsupported Request Response Enable Default Value:	0b
3		0b RO
3	Default Value:	RO
	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b. Fatal Error Enable	not associated with a Root Complex Ever
2	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b.	RO
	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b. Fatal Error Enable Default Value: Access:	RO not associated with a Root Complex Ever 0b RO
	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b. Fatal Error Enable Default Value:	RO not associated with a Root Complex Even 0b RO
	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b. Fatal Error Enable Default Value: Access: A Root Complex Integrated Endpoint that is	RO not associated with a Root Complex Even 0b RO
2	Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b. Fatal Error Enable Default Value: Access: A Root Complex Integrated Endpoint that is is permitted to hardwire this bit to 0b.	RO not associated with a Root Complex Even 0b RO



DEVICECTL_0_2_0_PCI - PCI Express Device Control						
	0	Correctable Error Enable				
		Default Value:	0b			
		Access:	RO			
		A Root Complex Integrated Endpoint that is not associated with a R is permitted to hardwire this bit to 0b.	Root Complex Event Collector			



PCI Express Device Status

		DEVICESTS_0_2_0_PCI - PCI Exp	oress Device Status
Register	Spa	ce: PCI: 0/2/0	
Source:		BSpec	
Default Value:		e: 0x00000000	
Size (in bits):		16	
Address:		0007Ah	
This reg	ister	r shows the status of the PCIe Device.	
DWord	Bit	Description	on
0	5	Transactions Pending	
		Default Value:	0b
		Access:	RO
		1: The Function has issued one or more non-posted tincluding non-posted transactions that a target has to completion of FLR. 0: All non-posted transactions hav	erminated with Retry. Must be cleared ipon
	4	AUX Power Detected	
		Default Value:	0b
		Access:	RO
		Functions that require Aux power report this bit as Se The integrated graphics device does not require Aux p	
	3	Unsupported Request Detected	
		Default Value:	0b
		Access:	RO
		This bit indicates the Function received an Unsupport Endpoint graphics device does not use the PCI Expres	· · · · · · · · · · · · · · · · · · ·
	2	Fatal Error Detected	
		Default Value:	0b
		Access:	RO
		This bit indicates the status of Fatal errors detected. I graphics device does not use the PCI Express error rep	
	1	Non-Fatal Error Detected	
		Default Value:	0b
		Access:	RO
		This bit indicates the status of Non-Fatal errors detection graphics device does not use the PCI Express error rep	



DEVICESTS_0_2_0_PCI - PCI Express Device Status Correctable Error Detected Default Value: Access: This bit indicates the status of Correctable errors detected. The Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.



PCI Status

		PCISTS2_0_2_0	PCI - PCI Status	
Register	Space	e: PCI: 0/2/0		
Source:		BSpec		
Default Value:		0x0000010		
Size (in l	oits):	16		
Address	•	00006h		
		5-bit status register that reports the occu PCISTS also indicates the DEVSEL# timing	•	bort and PCI compliant
DWord Bit Description		Description		
0	15	Detected Parity Error		
		Default Value:		0b
		Access:		RO
		Since the IGD does not detect parity, th	is bit is always hardwired to 0.	
	14	Signaled System Error		
		Default Value:		0b
		Access:		RO
		The IGD never asserts SERR#, therefore	this bit is hardwired to 0.	
	13	Received Master Abort Status		
		Default Value:		0b
		Access:		RO
		The IGD never gets a Master Abort, the	refore this bit is hardwired to 0.	
	12	Received Target Abort Status		
		Default Value:		0b
		Access:		RO
		The IGD never gets a Target Abort, then	refore this bit is hardwired to 0.	
	11	Signaled Target Abort Status		
		Default Value:		0b
		Access:		RO
		Hardwired to 0. The IGD does not use t	arget abort semantics.	
	10:9	DEVSEL Timing		
		Default Value:		00b
		Access:		RO
		Hardwired to 00.		



	8	Master Data Parity Error Detected			
		Default Value:		0b	
		Access:		RO	
		Since Parity Error Response is hardwired to disabled, and the IGD does not do any parity detection, this bit is hardwired to 0.			
	7	Fast Back-to-Back			
		Default Value:		0b	
		Access:		RO	
		Hardwired to 0.			
	6	User Defined Format			
		Default Value:		0b	
		Access:		RO	
		Hardwired to 0.			
	5	66 MHz PCI Capable			
		Default Value:		0b	
		Access:		RO	
		Hardwired to 0.			
	4	Capability List			
		Default Value:		1b	
		Access:		RO	
		This bit is hardwired to 1 to indicate that the register at 34h provides an offset into the function's PCI Configuration Space containing a pointer to the location of the first item in the list.			
	3	Interrupt Status			
		Default Value:	0b		
		Access:	RO Variant		
		This bit reflects the state of the interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the devices INTx# signal be asserted.			
	2:0	Reserved			
		Format:	MBZ		

Command Reference: Registers



PCU Interrupt Definition

PCU Interrupt Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 444E0h-444EFh
Name: PCU Interrupts

ShortName: PCU_INTERRUPT

Valid Projects:

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the PCU Interrupt registers.

0x444E0 = ISR 0x444E4 = IMR0x444E8 = IIR

0x444EC = IER

DWord	Bit	Description	
0	31:26	Unused_Int_31_26	
		These interrupts are currently unused.	
	25	PCU_Pcode2driver_Mailbox_Event	
	24	PCU_Thermal_Event	
23:0 Unused_Int_23_0		Unused_Int_23_0	
		These interrupts are currently unused.	



Pending Head Pointer Register

	UHPTR - Pending Head Pointer Register				
Register Space	: MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	02134h-02137h				
Name:	Pending Head Pointer Register				
ShortName:	UHPTR_RCSUNIT				
Address:	12134h-12137h				
Name:	Pending Head Pointer Register				
ShortName:	UHPTR_VCSUNIT0				
Address:	1A134h-1A137h				
Name:	Pending Head Pointer Register				
ShortName:	UHPTR_VECSUNIT				
Address:	1C134h-1C137h				
Name:	Pending Head Pointer Register				
ShortName:	UHPTR_VCSUNIT1				
Address:	22134h-22137h				
Name:	Pending Head Pointer Register				
ShortName:	UHPTR_BCSUNIT				
	Programming Notes Source				
MI_SET_CON case SW does	RenderCS CHPTR to preempt the existing workload, should explicitly program EXT to save the preempted context status before submitting the new workload. In n't want to save the state of the preempted context, it should at the minimum PREEMPT_STATUS to 0x0 so that the register status doesn't interfere with the new				
DWord Bit	Description				
0 31:3	Head Pointer Address				
	Format: GraphicsAddress[31:3]				
	Description				
	This register represents the GFX address offset where execution should continue in the ring				
	buffer following execution of a Preemptable Command. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling.				



UHPTR - Pending Head Pointer Register 2:1 Reserved Format: MBZ **Head Pointer Valid Description** This bit is set by the software to request a pre-emption. It is reset by hardware when a Preemptable command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Refer to the Preemption section for the list of preemptable commands supported in ring buffer mode of scheduling. This bit is treated as set by command streamer only when arbitration is not disabled using MI_ARB_ON_OFF command. Preemption will not occur on MI_ARB_CHEK command when UHPTR is valid if the arbitration is disabled using MI_ARB_ON_OFF command. Name Value **Description** InValid No valid updated head pointer register, resume execution at the current location in the ring buffer Valid Indicates that there is an updated head pointer programmed in this register



Performance Counter 1 LSB

PERFCNT1_LSB - Performance Counter 1 LSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 091B8h

DWord	Bit	Description	
0	31:0	Counter Value (LSB - 31:0 of 43:0)	
		Access: RO	
		The Counter Value: This is the field where the counter value can be observed via a simple ead to the register.	



Performance Counter 1 MSB

PERFCNT1_MSB - Performance Counter 1 MSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 091BCh

DWord	Bit	Description		
0	31	Counter 1 Enable		
		Access:	R/W	
		Counter#1 Enable. 0: Counter is disabled. The count value is not deterministic. 1: Counter is enabled. Once enabled, the counter is activated if the global enable (from NCU) is also asserted.		
	30	Overflow Enable		
		Access:	R/W	
		Overflow Enable. 0: Overflow reporting is enabled. 1: Overflow reporting is disabled.		
	29	Edge Detect		
		Access:	R/W	
		Edge Detect: 0: Edge detect is enabled. 1: Edge detect is disabled.		
	28	Counter Clear		
		Access:	R/W	
		Counter Clear.	·	
	27:20	Event Selection		
		Access:	R/W	
		Event Selection: The event list (see at Counter.	tached). Used as a MUX control to select the eve	



PERFCNT1_MSB - Performance Counter 1 MSB			
19:12	RSVD		
	Access:	RO	
11:0	Counter Value (MSB - 43:32 of 43:0)		
	Access:	RO	
	The Counter Value: This is the field where the counter value read to the register.	e can be observed via a simple	

Command Reference: Registers



Performance Counter 2 LSB

PERFCNT2_LSB - Performance Counter 2 LSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 091C0h

DWord	Bit	Description		
0	31:0	Counter Value (LSB - 31:0 of 43:0)		
		Access:	RO	
		he Counter Value: This is the field where the counter value can be observed via a simple ead to the register.		



Performance Counter 2 MSB

PERFCNT2_MSB - Performance Counter 2 MSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 091C4h

DWord	Bit	Description	
0	31	Counter 2 Enable	<u>,</u>
		Access:	R/W
		Counter#2 Enable.	
		0: Counter is disabled. The count va	llue is not deterministic.
		1: Counter is enabled. Once enabled, the counter is activated if the global enable (from	
		NCU) is also asserted.	
	30	Overflow Enable	
		Access:	R/W
		Overflow Enable.	
		0: Overflow reporting is enabled.	
		1: Overflow reporting is disabled.	
	29	Edge Detect	
		Access:	R/W
		Edge Detect.	
		0: Edge detect is enabled.	
		1: Edge detect is disabled.	
	28	Counter Clear	
		Access:	R/W
		Counter Clear.	
	27:20	Event Selection	
		Access:	R/W
	Event Selection: The event list (see Counter.	attached). Used as a MUX control to select the eve	



PERFCNT2_MSB - Performance Counter 2 MSB			
19:12	RSVD		
	Access:	RO	
11:0	Counter Value (MSB - 43:32 of 43:0)		
	Access:	RO	
	The Counter Value: This is the field where the counter value can be observed via a simple read to the register.		



Performance Matrix Events LSB

PI	ERFM	ATRIX_LSB - Performa	nce Matrix Events LSB
Register Space:	MM	1IO: 0/2/0	
Source:	BSpec		
Default Value:	0x0	000000	
Size (in bits):	32		
Address:	091	C8h	
Performance M	atrix Even	ts	
DWord	Bit		Description
0	31	NONE - No Details as to Snoop re	lated infor
		Access:	R/W
		NONE - No Details as to Snoop rela	ated infor.
	30	NID7	
		Access:	R/W
		NID 7.	·
	29	NID 6	
		Access:	R/W
		NID 6.	
	28	NID 5	
		Access:	R/W
		NID 5.	
	27	NID 4	
		Access:	R/W
		NID 4.	·
	26	NID 3	
		Access:	R/W
		NID 3.	
	25	NID 2	
		Access:	R/W
		NID 2.	



PERFM	IATRIX_LSB - Perform	nance Matrix Events LSB
24	NID1	
	Access:	R/W
	NID 1.	
23	NID0	
	Access:	R/W
	NID 0.	
22	Local Node	
	Access:	R/W
	Local Node.	
21	F-STATE	
	Access:	R/W
	F-STATE.	
20	S-State	
	Access:	R/W
	S-STATE.	
19	E-STATE	
	Access:	R/W
	E-STATE.	
18	M-STATE	
	Access:	R/W
	M-STATE.	
17	No Supplier Details	
	Access:	R/W
	No Supplier Details.	
16	Snoop Response from Uncore	
	Access:	R/W
	Account for any snoop response	e from Uncore.
15	IDI requests	,
	Access:	R/W
	Any - any requests that crosses	IDI.



PER	PERFMATRIX_LSB - Performance Matrix Events LSB		
14	4:12	ECORSVD	
		Access:	R/W
		ECORSVD - For future changes.	
	11	WCIL AND WCILF	
		Access:	R/W
		Write Combining.	
	10	LOCK	
		Access:	R/W
		Locks - count locks & split lock requests.	
	9	MLC Prefetch to LLC - Code	
		Access:	R/W
		MLC prefetch to LLC - Code.	
	8	LLCRFO	
		Access:	R/W
		MLC prefetch to LLC - RFO.	
	7	MLC Prefetch to LLC - Data	
		Access:	R/W
		MLC prefetch to LLC - Load (exclude LRUhints).	
	6	MPL RFOs	
		Access:	R/W
		PF Ifetch = MPL Fetches.	
	5	PF Ifetch	
		Access:	R/W
		PF Ifetch = MPL Fetches.	
	4	MPL Reads	
		Access:	R/W
		PF Data Rd = MPL Reads.	
	3	Write Back	
		Access:	R/W
		Writeback = MLC_EVICT/DCUWB.	



F	PERFMATRIX_LSB - Performance Matrix Events LSB			
	2	Demand Ifetch		
		Access:	R/W	
		Demand Ifetch = IFU Fetches.		
	1 Demand RFO			
		Access:	R/W	
		Demand RFO = DCU RFOs.		
	0	Demand Data Rd		
		Access:	R/W	
		Demand Data Rd = DCU reads (exclu	ude partials).	



Performance Matrix Events MSB

	P	ERFMATRIX_MSB - Performance M	atrix Events MSB
Register	Space	e: MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000000	
Size (in b	oits):	32	
Address:		091CCh	
Perform	ance	Matrix Events	
DWord	Bit	Description	
0	31:6	RSVD	
		Access:	RO
	5	NON Dram	
		Access:	R/W
		Non Dram - Target was non-DRAM system address.	
	4	Hit Modified	
		Access:	R/W
		 A snoop was needed and it HitMed in local or remote cach modified before snoop effect. This includes: Snoop HitM w/ Invalidation and WB (LLC miss, CRD, Snoop Forward Modified w/ Invalidation (LLC Hit/M) Snoop MtoS (LLC Hit, CRD/DRD) 	/DRD)
	3	Hit with Forward	
		Access:	R/W
		A snoop was needed and data was Forwarded from a remo	ote socket:
		 Snoop Forward Clean, Left Shared (LLC Miss, CRD/D 	RD)
•	2	Hit No Forward	
		Access:	R/W
		A snoop was needed and it Hits in at least one snooped cabefore snoop effect. This includes:	che. Hit denotes a cache-line was valid
		Snoop Hit w/ Invalidation (LLC Hit, RFO)	
		Snoop Hit, Left Shared (LLC Hit/Miss, CRD/DRD)	
		Snoop Forward Clean w/ Invalidation (LLC Miss, RFC)))



1	SNOOP Miss		
	Access:	R/W	
	A snoop was need and it missed all snooped caches:		
	For LLC Hit, ReslHitl was returned by all cores		
	For LLC Miss, RspI was returned by all sockets		
0	NO Snoop Was needed		
	Access:	R/W	
	No snoop was neeeded to satisfy the request.		



		PDP0 - Per-process GTT Page Directory Pointer 0		
Register	Space	e: MMIO: 0/2/0		
Source:		BSpec		
Default \	√alue:	0x00000000, 0x00000000		
Access:		R/W		
Size (in b	oits):	64		
Address:		02270h-02277h		
Name:		Page Directory Pointer Descriptor - PDP0/PML4/PASID		
ShortNa	me:	PDP0_RCSUNIT		
Address:		0C3C0h-0C3C7h		
Address:		12270h-12277h		
Name:		Page Directory Pointer Descriptor - PDP0/PML4/PASID		
ShortNa	me:	PDP0_VCSUNIT0		
Address:		1A270h-1A277h		
Name:		Page Directory Pointer Descriptor - PDP0/PML4/PASID		
ShortNa	me:	PDP0_VECSUNIT		
Address:	:	1C270h-1C277h		
Name:		Page Directory Pointer Descriptor - PDP0/PML4/PASID		
ShortNa	me:	PDP0_VCSUNIT1		
Address:		22270h-22277h		
Name:		Page Directory Pointer Descriptor - PDP0/PML4/PASID		
ShortNa	me:	PDP0_BCSUNIT		
The bitwise definition		efinition of this register matches the PDP0/PML4/PASI Descriptor register in GAM		
DWord Bit		Description		
0	63:0	PDP0 Descriptor		
		PDP0/PML4/PASID: This register can contain three values which depend on the element descriptor definition. PASID[19:0]: Populated in the first 20bits of the register and selected when Advanced Context flag is set. PML4[38:12]: Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected PDP0[38:12]: Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping <i>Note: This is a guest physical address</i> (unused bits need to be populated as 0's)		



		PDP1 - Per-process GTT Page Directory Pointer 1		
Register	Space	: MMIO: 0/2/0		
Source:		BSpec		
Default \	√alue:	0x00000000, 0x00000000		
Access:		R/W		
Size (in b	oits):	64		
Address:		02278h-0227Fh		
Name:		Page Directory Pointer Descriptor - PDP1		
ShortNa	me:	PDP1_RCSUNIT		
Address		0C3C8h-0C3CFh		
Address		12278h-1227Fh		
Name:		Page Directory Pointer Descriptor - PDP1		
ShortNa	me:	PDP1_VCSUNIT0		
Address:		1A278h-1A27Fh		
Name:		Page Directory Pointer Descriptor - PDP1		
ShortNa	me:	PDP1_VECSUNIT		
Address:		1C278h-1C27Fh		
Name:		Page Directory Pointer Descriptor - PDP1		
ShortNa	me:	PDP1_VCSUNIT1		
Address	•	22278h-2227Fh		
Name:		Page Directory Pointer Descriptor - PDP1		
ShortNa	me:	PDP1_BCSUNIT		
The bitv	vise d	efinition of this register matches the PDP1 Descriptor register in GAM		
DWord	Bit	Description		
0	63:0	PDP1 Descriptor		
		Format: GraphicsAddress[63:0]		
		PDP1 [63:12]: Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping <i>Note: This is a guest physical address</i> (unused bits need to be populated as 0's)		



		PDP2 - Per-process GTT Page Directory Pointer 2		
Register	Space	e: MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x00000000, 0x00000000		
Access:		R/W		
Size (in b	oits):	64		
Address:	:	02280h-02287h		
Name:		Page Directory Pointer Descriptor - PDP2		
ShortNa	me:	PDP2_RCSUNIT		
Address:	•	0C3D0h-0C3D7h		
Address:		12280h-12287h		
Name:		Page Directory Pointer Descriptor - PDP2		
ShortNa	me:	PDP2_VCSUNIT0		
Address:	:	1A280h-1A287h		
Name:		Page Directory Pointer Descriptor - PDP2		
ShortNa	me:	PDP2_VECSUNIT		
Address:	:	1C280h-1C287h		
Name:		Page Directory Pointer Descriptor - PDP2		
ShortNa	me:	PDP2_VCSUNIT1		
Address:		22280h-22287h		
Name:		Page Directory Pointer Descriptor - PDP2		
ShortNa	me:	PDP2_BCSUNIT		
The bitwise definition		efinition of this register matches the PDP2 Descriptor register in GAM		
DWord	Bit	Description		
0	63:0	2 Descriptor		
		Format: GraphicsAddress[63:0]		
		PDP2 [63:12]: Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-		
		3GB of memory mapping <i>Note: This is a guest physical address</i> (unused bits need to be populated as 0's)		
		43 0 3)		



		PDP3 - Per-process GTT Page Directory Pointer 3		
Register	Space	: MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000000, 0x00000000		
Access:		R/W		
Size (in b	oits):	64		
Address:		02288h-0228Fh		
Name:		Page Directory Pointer Descriptor - PDP3		
ShortNa	me:	PDP3_RCSUNIT		
Address:		0C3D8h-0C3DFh		
Address:		12288h-1228Fh		
Name:		Page Directory Pointer Descriptor - PDP3		
ShortNa	me:	PDP3_VCSUNIT0		
Address:		1A288h-1A28Fh		
Name:		Page Directory Pointer Descriptor - PDP3		
ShortNa	me:	PDP3_VECSUNIT		
Address:		1C288h-1C28Fh		
Name:		Page Directory Pointer Descriptor - PDP3		
ShortNa	me:	PDP3_VCSUNIT1		
Address:		22288h-2228Fh		
Name:		Page Directory Pointer Descriptor - PDP3		
ShortNa	me:	PDP3_BCSUNIT		
The bitv	vise d	efinition of this register matches the PDP3 Descriptor register in GAM		
DWord	Bit	Description		
0	63:0			
		Format: GraphicsAddress[63:0]		
		PDP3 [63:12]: Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping <i>Note: This is a guest physical address</i> (unused bits need to be populated as 0's)		



PIPE_BOTTOM_COLOR

PIPE_BOTTOM_COLOR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank OR pipe disabled

Update Point:

Address: 70034h-70037h Name: Pipe Bottom Color

ShortName: PIPE_BOTTOM_COLOR_A

Power: PG1 Reset: soft

Address: 71034h-71037h Name: Pipe Bottom Color

ShortName: PIPE_BOTTOM_COLOR_B

Power: PG2 Reset: soft

Address: 72034h-72037h
Name: Pipe Bottom Color

PIPE_BOTTOM_COLOR_C

Power: PG2 Reset: soft

ShortName:

There is one instance of this register format per each pipe A/B/C. This register sets the color that appears underneath the bottom most plane in the pipe blender Z-order. The value for each color channel is represented in an unsigned 0.10 format with 0 integer and 10 fractional bits.

DWord	Bit	De	escription
0	31	Pipe Gamma Enable	
		This bit enables pipe gamma correctio	n for the bottom color.
		Value	Name
		0b	Disable
		1b	Enable
	30	Pipe CSC Enable This bit enables pipe color space conve	ersion for the bottom color.
		Value	Name
		0b	Disable
		1b	Enable



	PIPE_BOTT	OM_COLOR	
29:20	V R Bottom Color		
	Format:	U0.10	
	This field sets the bottom co	plor for the V or Red channel.	
19:10	Y G Bottom Color		
	Format:	U0.10	
	This field sets the bottom co	olor for the Y or Green channel.	
9:0	U B Bottom Color		
	Format:	U0.10	
	This field sets the bottom co	olor for the U or Blue channel.	



PIPE_FLIPCNT

		PIPE_FLIPCNT	
Register Space:		e: MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x0000000	
Access:		RO	
Size (in b	oits):	32	
Address:		70044h-70047h	
Name:		Pipe Flip Count	
ShortNa	me:	PIPE_FLIPCNT_A	
Power:		PG1	
Reset:		soft	
Address:		71044h-71047h	
Name:		Pipe Flip Count	
ShortNa	me:	PIPE_FLIPCNT_B	
Power:		PG2	
Reset:		soft	
Address:		72044h-72047h	
Name:		Pipe Flip Count	
ShortNa	me:	PIPE_FLIPCNT_C	
Power:		PG2	
Reset:		soft	
There is	one i	nstance of this register format per each pipe A/B/C.	
DWord	OWord Bit Description		
0	31:0	Pipe Flip Counter	
		Description	
		This field provides read back of the display pipe flip counter. The counter increments on the start of each flip to plane 1 of this pipe. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane 1 surface address. It rolls over back to 0 after (2^32)-1 flips.	



PIPE_FLIPTMSTMP

		PIPE_FLIPTMSTMP
Register Space:		e: MMIO: 0/2/0
Source:		BSpec
Default \	/alue:	0x0000000
Access:		R/W
Size (in b	oits):	32
Address:		7004Ch-7004Fh
Name:		Pipe Flip Time Stamp
ShortNa	me:	PIPE_FLIPTMSTMP_A
Power:		PG1
Reset:		soft
Address:		7104Ch-7104Fh
Name:		Pipe Flip Time Stamp
ShortNa	me:	PIPE_FLIPTMSTMP_B
Power:		PG2
Reset:		soft
Address:		7204Ch-7204Fh
Name:		Pipe Flip Time Stamp
ShortNa	me:	PIPE_FLIPTMSTMP_C
Power:		PG2
Reset:		soft
There is	one i	nstance of this register format per each pipe A/B/C.
DWord Bit		Description
0	31:0 Pipe Flip Time Stamp	
		Description
		This field provides read back of the display pipe flip time stamp. The time stamp value is sampled on the start of each flip to plane 1 of this pipe. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane 1 surface address. The TIMESTAMP_CTR register has the current time stamp value.



PIPE_FRMCNT

		PIPE_FRMCNT
Register Space:		e: MMIO: 0/2/0
Source:		BSpec
Default V	'alue:	0x0000000
Access:		RO
Size (in b	its):	32
Address:		70040h-70043h
Name:		Pipe Frame Count
ShortNan	ne:	PIPE_FRMCNT_A
Power:		PG1
Reset:		soft
Address:		71040h-71043h
Name:		Pipe Frame Count
ShortNan	ne:	PIPE_FRMCNT_B
Power:		PG2
Reset:		soft
Address:		72040h-72043h
Name:		Pipe Frame Count
ShortNan	ne:	PIPE_FRMCNT_C
Power:		PG2
Reset:		soft
There is one instance of this register format per each pipe A/B/C.		nstance of this register format per each pipe A/B/C.
DWord Bit Description		Description
0	31:0	Pipe Frame Counter
		Provides read back of the display pipe frame counter. This counter increments on every start of vertical blank and rolls over back to 0 after (2^32)-1 frames.



PIPE_FRMTMSTMP

		PIPE_FRMTMSTMP	
Register Space:		: MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x0000000	
Access:		R/W	
Size (in l	oits):	32	
Address	•	70048h-7004Bh	
Name:		Pipe Frame Time Stamp	
ShortNa	me:	PIPE_FRMTMSTMP_A	
Power:		PG1	
Reset:		soft	
Address	•	71048h-7104Bh	
Name:		Pipe Frame Time Stamp	
ShortNa	me:	PIPE_FRMTMSTMP_B	
Power:		PG2	
Reset:		soft	
Address	•	72048h-7204Bh	
Name:		Pipe Frame Time Stamp	
ShortNa	me:	PIPE_FRMTMSTMP_C	
Power:		PG2	
Reset:		soft	
There is	one i	nstance of this register format per each pipe A/B/C.	
DWord	DWord Bit Description		
0	31:0	Pipe Frame Time Stamp This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.	



PIPE_MISC

				PIPE_MISC			
Register	Space:	М	MIO: 0/2/0				
Source:			BSpec				
			00000000				
Access:		Do	ouble Buffered				
Size (in b	its):	32) -				
Double Buffer Update Point:			art of vertical b	lank OR pipe disabled			
Address:		70	030h-70033h				
Name:		Pi	pe Miscellaneo	us			
ShortNar	ne:	PII	PE_MISC_A				
Power:		PG	6 1				
Reset:		so	ft				
Address:		71	030h-71033h				
Name:		Pi	pe Miscellaneo	us			
ShortNar	ne:	PII	PE_MISC_B				
Power:		PG2					
Reset:		so	ft				
Address: 72030h-72033h							
Name:	Name: Pipe Miscellaneous			us			
ShortNar	Name: PIPE_MISC_C						
Power:		PG2					
Reset:		soft					
There is	one in	stance of	this register fo	ormat per each pipe A/B/C.			
DWord	Bit			Description			
0	31:30	Stereo Mask Pipe Int This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in interrupts during stereo 3D mode.					
		Value Name Description					
		00b	Mask None	No masking. Report both the left and right eye vertical events.			
		01b	Mask Left	Mask the left eye vertical events. Only report right eye events.			
		10b	Mask Right	Mask the right eye vertical events. Only report left eye events.			
		11b Reserved Reserved					
				Restriction			
		This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the					



PIPE MISC

gap between left and right eye images, so do not mask the vertical sync event. In the stacked frame mode the scan line count increments across the entire tall frame, so do not mask the scan line event.

29:28 Stereo Mask Pipe Render

This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in render responses during stereo 3D mode.

		J
Value	Name	Description
00b	Mask None	No masking. Report both the left and right eye vertical events.
01b	Mask Left	Mask the left eye vertical events. Only report right eye events.
10b	Mask Right	Mask the right eye vertical events. Only report left eye events.
11b	Reserved	Reserved

Restriction

This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the gap between left and right eye images, so do not mask the vertical sync event. In the stacked frame mode the scan line count increments across the entire tall frame, so do not mask the scan line event.

- 27:26 Reserved
- 25:24 Reserved
- 23:22 Reserved

21 Change Mask for Register Write

This field controls change tracking for the pipe register write. Change tracking can be used by PSR/SRD and WD.

Value	Name
0b	Not Masked
1b	Masked

20 Change Mask for Vblank Vsync Int

This field controls change tracking for the vblank or vsync interrupt enable. Change tracking can be used by PSR/SRD and WD.

Value	Name
0b	Not Masked
1b	Masked

- 19 Reserved
- 18 **Reserved**
- 17 **Reserved**
- 16 **Reserved**



PIPE MISC

15:14 Rotation Info

This field indicates to internal KVMR screen capture that the display has been rotated through software or hardware rotation. Select the closest value if the rotation is not an exact multiple of 90 degrees. Hardware rotation of the display output is controlled through the plane control registers, not through this field.

Value	Name	Description
00b	None	No rotation on this pipe
01b	90	90 degree rotation on this pipe
10b	180	180 degree rotation on this pipe
11b	270	270 degree rotation on this pipe

Restriction

This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.

13:12 **Reserved**

Format: MBZ

11 Pipe output color space select

This field indicates the output color space. This field affects the values of the pipe border and some capture functions. This field does not affect the planes, pipe CSC, or ports.

Value	Name
0b	RGB
1b	YUV

Restriction

This field must be set to match the color space that will be output from the pipe CSC or output from the planes if they pipe CSC is bypassed.

10 xvYCC Color Range Limit

This field limits the color range of the pipe output to 1 to 254 for 8-bit components, 4 to 1019 for 10bit components, and 16 to 4079 for 12-bit components. Values outside of the range will be clamped to fit within the range.

Value	Name	Description
0b	Full	Do not limit the range
1b	Limit	Limit range

9:8 **Reserved**

Format: MBZ



W	hat's inside [™]						
			PIPE_MI	SC			
7	:5 Dithering I	Dithering BPC					
	This field s	This field selects the number of bits per color to be used in dithering.					
	Val	Value Name			Description		
	000b	8 bpc		8 bits per color			
	001b	10 bp	С	10 bits	10 bits per color		
	010b	6 bpc		6 bits per color			
	Others	Reser	ved	Reserve	d		
				mming Note			
		_	the value selecte n Control registe		I match the bits per color selected in this pipe.		
4		Dithering enable This field enables dithering.					
		Value			Name		
	0b	0b			Disable		
	1b			Enable			
3	:2 Dithering t This field s	t ype elects the ditheri	ng type.				
		Value Name			Description		
	00b	Spatial	patial		Spatial		
	01b	ST1	1 Spatio-Temporal 1		poral 1		
	10b	ST2		Spatio-Tem	tio-Temporal 2		
	11b	Tempora	al	Temporal			
	1 Reserved	Reserved					
	Format:			MBZ			
(0 BFI enable This field e	BFI enable This field enables black frame insertion.					
		Value		Name			
	0b	0b					
	1b						



PIPE_SCANLINE

	PIPE_SCANLINE
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	RO
Size (in bits):	32
Address:	70000h-70003h
Name:	Pipe Scan Line
ShortName:	PIPE_SCANLINE_A
Power:	PG1
Reset:	soft
Address:	71000h-71003h
Name:	Pipe Scan Line
ShortName:	PIPE_SCANLINE_B
Power:	PG2
Reset:	soft
Address:	72000h-72003h
Name:	Pipe Scan Line
ShortName:	PIPE_SCANLINE_C
Power:	PG2
Reset:	soft

This register enables the read back of the pipe vertical line counter. The value increments at the leading edge of HSYNC. The value resets to line zero at the first active line of the display. In interlaced display timings, the scan line counter provides the current line in the field. One field can have a total number of lines that is one greater than the other field.

DWord	Bit	Description					
0	31	Current Field					
		This is an indicati	This is an indication of the current display field.				
		Value	Value Name Description				
		0b Odd First field (odd field)					
		1b Even Second field (even field)					
	30:13	Reserved					



PIPE SCANLINE

12:0 Line Counter for Display

This is an indication of the current display scan line.

Programming Notes

The line count value is from the display output timing generator, representing the scan line currently being output to a receiver. Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.



PIPE_SCANLINECOMP

PIPE SCANLINECOMP

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 70004h-70007h

Name: Pipe Scan Line Compare
ShortName: PIPE SCANLINECOMP A

Power: PG1 Reset: soft

Address: 71004h-71007h

Name: Pipe Scan Line Compare ShortName: PIPE_SCANLINECOMP_B

Power: PG2 Reset: soft

Address: 72004h-72007h

Name: Pipe Scan Line Compare ShortName: PIPE_SCANLINECOMP_C

Power: PG2 Reset: soft

This register is used to initiate a display scan line compare. This MMIO driven scan line compare can not be used at the same time as the command streamer driven scan line compare on the same pipe. When this register is written with the Initiate Compare bit set to 1b, the Display Engine (DE) will start comparing the display pipe or plane (selectable) current scan line value (current scan line) with the start scan line value (current scan line >= start scan line) and the end scan line value (current scan line <= end scan line) to decide if the pipe scan line is inside or outside the scan line window of interest. DE will wait until the current scan line is either outside (Inclusive mode) or inside (Exclusive mode) the scan line window, then trigger a scan line event and stop any further comparing. The scan line event can cause display to send a scan line compare response to the command streamer, (used for releasing a MI_WAIT_FOR_EVENT on scan line window), if unmasked in the DERRMR mask register 0x44050. The scan line event can also cause display to generate a scan line compare interrupt, if the interrupt registers are configured for that. The value programmed should be the desired value - 1, so for scan line 0, the value programmed is vertical total, and for scan line 1, the value programmed is 0. The programmable range can include the vertical blank. In interlaced display timings, the current scan line is the current line of the current interlaced field. Either MMIO or a MI LOAD REGISTER IMM command can be used to unmask the scan line render response 0x44050. That can be done anytime before programming this register. There is one instance of this register per pipe.

Restriction

A new scan line compare must not be started until after the previous compare has finished. The end scan line



PIPE_SCANLINECOMP

value must be greater than or equal to the start scan line value. When using LRI care must be taken to follow all the programming rules for LRI targetting the display engine.

the prog	ogramming rules for LRI targetting the display engine.							
DWord	Bit		Description					
0	31	Initiate Compare This field initiates the scan line compare. When this register is written with this bit set to 1b, the display engine will do one complete comparison cycle, trigger a scan line event, then stop comparing.						
			Value		Name			
		0b			Do nothing			
		1b Initiate compare						
					Restriction			
		Do not	write this	register ag	gain until after any previous scan line compare has completed.			
	30	This fiel triggers		vhether th ne event v	ne scan line compare is done in inclusive mode, where display when outside the scan line window, or inclusive mode, where display adow.			
		Value	Name		Description			
		0b	Exclusive	Exclusive	mode: trigger scan line event when inside the scan line window			
		1b Inclusive Inclusive mode: trigger scan line event when outside the scan line window						
	29	counter	d selects v or a plane	scanline o	ne scan line compare is done using the pipe timing generator scanline counter. The pipe timing generator counts the scanlines being output nts the scan lines being fetched from the frame buffer.			
		Value		ame	Description			
		0b	Timing g	enerator	Use the scanline count from the pipe timing generator			
		1b	Plane 1		Use the scanline count from plane 1			
					Programming Notes			
		Due to	hufforing	within the	Programming Notes e display engine, the line being fetched from the frame buffer is not			
		directly ahead o	linked to	the line be	eing output. It is possible for the fetched line to be hundreds of lines ator output line. The plane scan line count more closely represents g fetched by the plane.			
	28:16	Start Scan Line This field specifies the starting scan line number of the scan line window.						
	15		Response indicates v		ion ination to send the scan line event render response to.			
		Valu	ie N	lame	Description			
		0b	CS	:	Send scan line event response to CS			
		1b	BCS	;	Send scan line event response to BCS			



PIPE_SCANLINECOMP				
	14:13	Reserved		
	12:0	End Scan Line		
		This field specifies the ending scan line number of the scan line window.		



PIPE SRCSZ

PIPE_SRCSZ

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Address: 6001Ch-6001Fh

Name: Pipe Source Image Size

ShortName: PIPE_SRCSZ_A

Power: PG1 Reset: soft

Address: 6101Ch-6101Fh

Name: Pipe Source Image Size

ShortName: PIPE_SRCSZ_B

Power: PG2 Reset: soft

Address: 6201Ch-6201Fh

Name: Pipe Source Image Size

ShortName: PIPE_SRCSZ_C

Power: PG2 Reset: soft

There is one instance of this register for each pipe.

Programming Notes

In VGA display mode, this register is ignored and the VGA size from the VGA registers is used instead.

DWord	Bit	Description	
0	31:29	Reserved	
		Format:	MBZ



PIPE_SRCSZ 28:16 Horizontal Source Size This field specifies Horizontal Source Size. This determines the horizontal size of the image created by the display planes. This field is programmed to the number of pixels desired minus one. Restriction This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled. Horizontal source sizes larger than 4096 pixels can not be used when Frame Buffer Compression or Panel Fitting are enabled. Horizontal source size should be atleast 8 pixels when panel fitting is enabled. Reserved Format: MBZ

11:0 Vertical Source Size

This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes. This field is programmed to the number of lines desired minus one.

Restriction

Vertical source sizes larger than 4096 lines are not supported. This register must always be programmed to the same value as the Vertical Active, except when panel fitting is enabled. Vertical source size should be atleast 8 lines when panel fitting is enabled.



PLANE AUX DIST

PLANE_AUX_DIST

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 701C0h-701C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_1_A

Power: PG1 Reset: soft

Address: 702C0h-702C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_2_A

Power: PG1 Reset: soft

Address: 703C0h-703C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_3_A

Power: PG1 Reset: soft

Address: 711C0h-711C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_1_B

Power: PG2 Reset: soft

Address: 712C0h-712C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_2_B

Power: PG2 Reset: soft

Address: 713C0h-713C3h



PLANE AUX DIST

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_3_B

Power: PG2 Reset: soft

Address: 721C0h-721C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_1_C

Power: PG2 Reset: soft

Address: 722C0h-722C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_2_C

Power: PG2 Reset: soft

Address: 723C0h-723C3h

Name: Plane Auxiliary Surface Distance

ShortName: PLANE_AUX_DIST_3_C

Power: PG2 Reset: soft

This register is used to specify the distance from the main surface base address and the stride of the auxiliary surface. Unlike the surface base address, this register value cannot be updated through flips.

DWord	Bit	Description		
0	31:12	Auxiliary Surface Distance		
		Description		
	This offset specifies the distance (in multiple of 4K bytes) of the Auxiliary surface from the main surface. When using compressed surface this field represents the distance of control surface. In the graphics address space, the auxiliary surface should always be allocated after the main surface, and the programmed auxiliary surface distance must not be negative.			
		Restriction		
		It must be 4K page aligned. Allocate an extra 136 Page Table Entries (PTEs) beyond the end of the displayed surface. If 180 or 270 plane rotation capability is required, allocate an exra 136 PTEs before the begining of the surface. When address range limits are reached, wrap around to finish allocating the extra PTEs. Only the PTEs will be used, not the pages themselves. The end of the surface cannot be within 136 PTEs of the end of the graphics memory.		
11:10 Reserved				



PLANE_AUX_DIST

9:0

Auxiliary Surface Stride

Description

This field specifies the stride of the auxiliary surface. Refer to PLANE_STRIDE register for stride programming details. When using compressed surface this field represents the stride of the control surface.

Restriction: When using render compressed surfaces, the programmed auxiliary surface stride should not exceed 8 (8 * 128 = 1024 bytes).



PLANE_BUF_CFG

PLANE_BUF_CFG

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, plane not enabled, or pipe not enabled

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 7017Ch-7017Fh

Name: Cursor Buffer Config ShortName: CUR_BUF_CFG_A

Power: PG1 Reset: soft

Address: 70278h-7027Bh

Name: Plane NV12 Buffer Config
ShortName: PLANE_NV12_BUF_CFG_1_A

Power: PG1 Reset: soft

Address: 7027Ch-7027Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_1_A

Power: PG1 Reset: soft

Address: 70378h-7037Bh

Name: Plane NV12 Buffer Config ShortName: PLANE_NV12_BUF_CFG_2_A

Power: PG1 Reset: soft

Address: 7037Ch-7037Fh
Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_2_A

Power: PG1 Reset: soft

Address: 70478h-7047Bh



PLANE_BUF CFG

Name: Plane NV12 Buffer Config

ShortName: PLANE_NV12_BUF_CFG_3_A

Power: PG1 Reset: soft

Address: 7047Ch-7047Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_3_A

Power: PG1 Reset: soft

Address: 7117Ch-7117Fh

Name: Cursor Buffer Config

ShortName: CUR_BUF_CFG_B

Power: PG2 Reset: soft

Address: 71278h-7127Bh

Name: Plane NV12 Buffer Config ShortName: PLANE_NV12_BUF_CFG_1_B

Power: PG2 Reset: soft

Address: 7127Ch-7127Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_1_B

Power: PG2 Reset: soft

Address: 71378h-7137Bh

Name: Plane NV12 Buffer Config ShortName: PLANE_NV12_BUF_CFG_2_B

Power: PG2 Reset: soft

Address: 7137Ch-7137Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_2_B

Power: PG2 Reset: soft

Address: 71478h-7147Bh

Name: Plane NV12 Buffer Config



PLANE_BUF_CFG

ShortName: PLANE_NV12_BUF_CFG_3_B

Power: PG2 Reset: soft

Address: 7147Ch-7147Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_3_B

Power: PG2 Reset: soft

Address: 7217Ch-7217Fh

Name: Cursor Buffer Config

ShortName: CUR_BUF_CFG_C

Power: PG2 Reset: soft

Address: 72278h-7227Bh

Name: Plane NV12 Buffer Config ShortName: PLANE_NV12_BUF_CFG_1_C

Power: PG2 Reset: soft

Address: 7227Ch-7227Fh
Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_1_C

Power: PG2 Reset: soft

Address: 72378h-7237Bh

Name: Plane NV12 Buffer Config ShortName: PLANE_NV12_BUF_CFG_2_C

Power: PG2 Reset: soft

Address: 7237Ch-7237Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_2_C

Power: PG2 Reset: soft

Address: 72478h-7247Bh

Name: Plane NV12 Buffer Config
ShortName: PLANE_NV12_BUF_CFG_3_C



PLANE BUF CFG

Power: PG2 Reset: soft

Address: 7247Ch-7247Fh

Name: Plane Buffer Config

ShortName: PLANE_BUF_CFG_3_C

Power: PG2 Reset: soft

Programming Notes

Buffer programming instructions are documented separately. For YUV planar (NV12 or P0xx) plane formats, the UV buffer allocation must be programmed in the Plane Buffer Config register and the Y buffer allocation must be programmed in the Plane NV12 Buffer Config register.

Restriction

For Y tiling, the programmed value should be big enough to hold 8 or more scanlines.

DWord	Bit	Description	
0	31:26	Reserved	
	25:16	Buffer End	
		Default Value:	000h
	This field contains the buffer end position for this plane.		
	15:10	Reserved	
9:0 Buffer Start			
		Default Value:	000h
		This field contains the buffer start position for this plane.	



PLANE_CTL

PLANE_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

Ву:

Address: 70180h-70183h

Name: Plane Control

ShortName: PLANE_CTL_1_A

Power: PG1 Reset: soft

Address: 70280h-70283h
Name: Plane Control
ShortName: PLANE_CTL_2_A

Power: PG1 Reset: soft

Address: 70380h-70383h

Name: Plane Control

ShortName: PLANE_CTL_3_A

Power: PG1 Reset: soft

Address: 71180h-71183h
Name: Plane Control
ShortName: PLANE_CTL_1_B

Power: PG2 Reset: soft

Address: 71280h-71283h
Name: Plane Control
ShortName: PLANE_CTL_2_B

Power: PG2 Reset: soft

Address: 71380h-71383h



		PLANE_0	CTL			
Name: Plane Control						
ShortName:	PLAN	PLANE_CTL_3_B				
Power:	PG2					
Reset:	soft					
Address:	7218	0h-72183h				
Name:	Plane	e Control				
ShortName:	PLAN	IE_CTL_1_C				
Power:	PG2					
Reset:	soft					
Address:	7228	0h-72283h				
Name:	Plane	e Control				
ShortName:	PLAN	IE_CTL_2_C				
Power:	PG2					
Reset:	soft					
Address:	7238	72380h-72383h				
Name:	Plane	Plane Control				
ShortName:	PLAN	PLANE_CTL_3_C				
Power:	PG2	PG2				
Reset:	soft	soft				
The pipe sca	ler can be atta	ached to a plane to scale the plane	e output before blending.			
DWord Bit	:	De	escription			
0 31	O 31 Plane Enable When this bit is set, the plane will generate pixels for display. When cleared to zero, pl memory fetches cease and plane output is transparent.					
		Value	Name			
	0b		Disable			
	1b		Enable			
	T I	Restriction The cursor and the ten most plane cannot both be enabled at the same time on the same nine.				
		e cursor and the top most plane cannot both be enabled at the same time on the same pipe.				
30 Pipe Gamma Enable This bit enables pipe gamma correction for the plane pixel data.		the plane pivel data				
	THIS DIL CH	Value	Name			
	0b	Value	Disable			
			Enable			
	1b		Eliable			



PLANE CTL

29 Remove YUV Offset

This field controls whether the plane removes or preserves the 1/2 offset on U and V components when the source pixel format is YUV and the plane YUV to RGB CSC is disabled. This bit has no effect on RGB source pixel formats

Value	Name	Description
0b	Remove	Remove 1/2 offset on UV components
1b	Preserve	Preserve 1/2 offset on UV compontents

28 YUV Range Correction Disable

Setting this bit disables the YUV range correction logic inside the plane. The range correction logic is used to expand the compressed range YUV to full range YUV. The Y channel is expanded from the 8 bit +16 to +235 range to full range. The U and V channels are expanded from the 8 bit -112 to +112 range to full range. Extended range values will be preserved after the expansion. This bit has no effect on RGB source pixel formats since they automatically bypass range correction.

Value	Name
0b	Enable
1b	Disable

27:24 **Source Pixel Format**

This field selects the source pixel format for the plane. Before entering the blender, each source format is converted to the pipe pixel format. The 8-bpp indexed format will always use the pipe palette. In planar YUV formats Y samples appear first in memory followed by interleaved UV samples. YUV 4:2:2 byte order is programmed separately. YUV 4:2:0 and YUV 4:4:4 byte order is not programmable. RGB color order is programmed separately for some formats.

Value	Name	Description
0000b	YUV 16-bit 4:2:2	YUV 16-bit 4:2:2 packed
0010b	RGB 32-bit 2:10:10:10	RGB 32-bit 2:10:10:10
0100b	RGB 32-bit 8:8:8:8	RGB 32-bit 8:8:8:8
0110b	RGB 64-bit 16:16:16:16 Float	RGB 64-bit 16:16:16:16 Floating Point
1000b	YUV 32-bit 4:4:4	YUV 32-bit 4:4:4 packed (8:8:8:8 MSB-X:Y:U:V)
1010b	RGB 32-bit XR_BIAS 10:10:10	RGB 32-bit Extended Range Bias RGBX (2:10:10:10 MSB-X:B:G:R)
1100b	Indexed 8-bit	Indexed 8-bit
1110b	RGB 16-bit 5:6:5	RGB 16-bit (5:6:5 MSB-R:G:B)

Restriction

Plane scaling is not compatible with the Indexed 8-bit, XR_BIAS, and Floating Point source pixel formats, or any pixel values less than 0 or greater than 1. NV12 is supported only on plane 1 and plane 2 of pipe A and pipe B. NV12 format requires the Plane scaling to be enabled.

23 Pipe CSC Enable



PLANE_CTL

Description

This bit enables pipe color space conversion for the plane pixel data. This is separate from the color conversion logic within the plane.

Value	Name
0b	Disable
1b	Enable

22:21 Key Enable

This field enables color keying. The key color, range, channel enables, and mask are programmed in PLANE_KEYVAL, PLANE_KEYMSK, and PLANE_KEYMAX.

Value	Name	Description
00b	Disable	Disable keying for this plane.
01b	Source Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent.
10b	Destination Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane above will treat the pixels above as opaque only where this plane is key matched and the plane above is opaque. When plane gamma is enabled, the gamma processing may shift the pixel color values sent to blender and may cause it to not match the key color as desired. The recommendation is to use the pipe gamma when destination keying is enabled.
11b	Source Key Window Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent only where the plane below is opaque.

Restriction

Plane color keying is not compatible with the Indexed 8-bit pixel format. Destination key/Source Key Window should be enabled only on one set (a pair) of planes, per pipe, at a time

Source key and Source Key Window must not be enabled on the bottom most active plane. Destination key must not be enabled on the top most active plane.

20 **RGB Color Order**

This field is used to select the color order when using RGB data formats, except RGB 32-bit XR_BIAS 10:10:10 and 16-bit BGRX 5:6:5. For other formats, this field is ignored.

Value	Name	Description
0b	BGRX	BGRX (MSB-X:R:G:B)
1b	RGBX	RGBX (MSB-X:B:G:R)



PLANE CTL

19 Plane YUV to RGB CSC Dis

This bit controls the plane internal YUV to RGB color space conversion. RGB source pixel formats automatically bypass the plane internal color space conversion.

Value	Name	Description
0b	Enable	YUV pixel data goes through the plane color conversion
1b	Disable	YUV pixel data bypasses the plane color conversion

18 Plane YUV to RGB CSC Format

This bit specifies the source YUV format for the plane internal YUV to RGB color space conversion operation. This field is ignored when source data is RGB.

Value	Name	Description
0b	BT.601	ITU-R Recommendation BT.601
1b	BT.709	ITU-R Recommendation BT.709

17:16 **YUV 422 Byte Order**

This field is used to select the byte order when using YUV 4:2:2 data formats. For other formats, this field is ignored.

Value	Name	Description	
00b	YUYV	YUYV (8:8:8:8 MSB-V:Y2:U:Y1)	
01b	UYVY	UYVY (8:8:8:8 MSB-Y2:V:Y1:U)	
10b	YVYU	YVYU (8:8:8:8 MSB-U:Y2:V:Y1)	
11b	VYUY	VYUY (8:8:8:8 MSB-Y2:U:Y1:V)	

15 **Render Decomp**

This bit enables the Display decompression of Render compressed surfaces.

Value	Name
0b	Disable
1b	Enable

Workaround

When the render compression is enabled with plane width greater than 3840 and horizontal panning (Start X Position in the PLANE_OFFSET register is not 0), the stride programmed in the PLANE_STRIDE register must be multiple of 4.

Restriction

Decompression is supported only on plane 1 and plane 2 of pipe A and pipe B. Color Clear mode is not supported. Decompression is supported only with RGB8888 format. Only the Left-right cache-line pair decompression is supported. The compressed surface should be Y (Legacy) or Y F Tiled. Decompression is not supported with 90/270 degree rotation.

When render decompression is enabled, hardware internally converts the Async flips to Sync flips.



				PLANE_	CTL	
14	Trickle Feed Enable					
	Value			Name		
	0b				Enable	
	1b				Disable	
				R	estriction	
	Do not p	Do not program this field to 1b.				
13	Plane Ga	mma Di	sable	•		
	This bit c	ontrols p	lane i	internal gamma corre	ction.	
			Val	ue		Name
	1b				Disable	
	0b				Enable	
12:10	This field	d indicate rites or th		t the surface data is ir h a command stream	er initiated syr	•
	\	/alue			Name	
	000b Linear memory					
	001b Tile X memory					
	100b			Tile Y (Legacy) memory		
	101b			Tile Y F memory		
				R	estriction	
	Interlace	ed mode	is not	t supported with Y Tili	ng. Tile Y S is	not supported.
9		will enabl	- le asy	nchronous updates o	•	rface address when written by MMIO ge as soon as possible.
	Value 1	Name			Descrip	tion
	0b S	Sync Su	urface	Address MMIO write	s will update s	synchronous to start of vertical blank
	1b Async Surface Address MMIO writes will update asynchronous to start of vertical blank					
	Restriction					
	No command streamer (ring) flips to this plane are allowed when this bit is enabled. Esurface address write must be followed by a wait for flip done indication before writing surface address register again. Not supported with linear memory.				done indication before writing the	
	When re	ender dec	compi	ression is enabled, ha	dware interna	ally converts the Async flips to Sync
8	Reserved	t				
	Format:					MBZ



PLANE CTL

7:6 Stereo Surface Vblank Mask

This field controls which vertical blank (left eye, right eye, or both) will be used for the plane surface address double-buffering during stereo 3D mode. This field is ignored when not in stereo 3D mode.

Value	Name	Description
00b	Mask None	Both the left and right eye vertical blanks will be used.
01b	Mask Left	Mask the left eye vertical blank. Only the right eye vertical blank will be used.
10b	Mask Right	Mask the right eye vertical blank. Only the left eye vertical blank will be used.

5:4 Alpha Mode

This field controls how the plane will use per pixel alpha data from frame buffer. Constant plane alpha is defined in PLANE_KEYMSK and PLANE_KEYMAX registers.

Value	Name	Description
00b	Disable	Alpha channel ignored.
10b	Enable with SW pre- multiply	Alpha channel used. Color channels should be pre-multiplied with alpha by software.
11b	Enable with HW pre- multiply	Alpha channel used. Color channels will be pre-multiplied with alpha by hardware.

Restriction

Per pixel alpha is supported only with RGB8888 pixel formats. FBC is not compatible with per pixel alpha.

3 Allow Double Buffer Update Disable

This field controls whether double buffer updates are allowed to be disabled for this plane. The DOUBLE_BUFFER_CTL register can be configured to globally disable double buffer updates for resources that allow them to be disabled. This field applies only to the plane registers that supports double buffering. Scaler registers used for plane scaling purposes are not included in this.

Restriction: When plane scaling is enabled, the S/W must ensure that the plane size/plane scaler programming gets applied to the same frame by completing the programming early in the active region; programming these registers close to vblank may result in partial incorrect programming leading to screen corruption.

Value	Name
0b	Not Allowed
1b	Allowed



PLANE_CTL

2 Reserved

Format: MBZ

1:0 Plane Rotation

This field controls hardware rotation of the plane.

Value	Name
00b	No rotation
01b	90 degree rotation
10b	180 degree rotation
11b	270 degree rotation

Programming Notes

Hardware does not change the plane position when rotation is enabled. Software may need to adjust the plane position to match the physical orientation of the display.

Restriction

90/270 degree rotation requires the surface to be Y Tiled. Interlaced mode is not supported with 90/270 degree rotation. Render-Display decompression is not supported with 90/270 degree rotation.



PLANE GAMC

PLANE GAMC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x04010040, 0x08020080, 0x0C0300C0, 0x10040100, 0x14050140,

0x18060180, 0x1C0701C0, 0x20080200, 0x24090240, 0x280A0280, 0x2C0B02C0,

0x300C0300, 0x340D0340, 0x380E0380, 0x3C0F03C0

Access: R/W

Size (in bits): 512

Address: 701D0h-7020Fh

Name: Plane Gamma
ShortName: PLANE_GAMC_1_A

Power: PG1 Reset: soft

Address: 702D0h-7030Fh

Name: Plane Gamma

ShortName: PLANE_GAMC_2_A

Power: PG1 Reset: soft

Address: 703D0h-7040Fh Name: Plane Gamma

ShortName: PLANE_GAMC_3_A

Power: PG1 Reset: soft

Address: 711D0h-7120Fh
Name: Plane Gamma

ShortName: PLANE_GAMC_1_B

Power: PG2 Reset: soft

Address: 712D0h-7130Fh
Name: Plane Gamma
ShortName: PLANE_GAMC_2_B

Power: PG2 Reset: soft

Address: 713D0h-7140Fh
Name: Plane Gamma
ShortName: PLANE_GAMC_3_B



PLANE GAMC

Power: PG2

Reset: soft

Address: 721D0h-7220Fh Name: Plane Gamma

ShortName: PLANE_GAMC_1_C

Power: PG2 Reset: soft

Address: 722D0h-7230Fh Name: Plane Gamma

ShortName: PLANE_GAMC_2_C

Power: PG2 Reset: soft

Address: 723D0h-7240Fh
Name: Plane Gamma
ShortName: PLANE GAMC 3 C

Power: PG2 Reset: soft

These registers are used to determine the characteristics of the gamma correction for the plane pixel data before blending. Additional gamma correction can be done in the display pipe gamma if desired. The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum alowed input value. All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation. * For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 17 gamma entries to create the result value. The first 16 entries are stored in PLANE_GAMC with 10 bits per color in an unsigned 0.10 format with 0 integer and 10 fractional. The 17th entry is stored in the PLANE_GAMC16 register with 11 bits per color in an unsigned 1.10 format with 1 integer and 10 fractional bits. * For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 17th and 18th gamma entries to create the result value. The 18th entry is stored in the PLANE GAMC17 register with 12 bits per color in an unsigned 2.10 format with 2 integer and 10 fractional bits. * For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring. Gamma correction can be enabled or disabled through the plane control register. See Pipe Gamma for an example gamma curve diagram.

Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. For inputs of 0 to 1.0, multiply the input value by 16 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 18th gamma entry (PLANE_GAMC17).



PLANE_GAMC

Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit		Description
0	31:30	Reserved	
		Format:	MBZ
	29:20	Red	
		Default Value:	00 0000 0000Ь
		Format:	U0.10
	19:10	Green	
		Default Value:	00 0000 0000Ь
		Format:	U0.10
	9:0	Blue	
		Default Value:	00 0000 0000Ь
		Format:	U0.10
1	31:30	Reserved	
		Format:	MBZ
	29:20	Red	
		Default Value:	00 0100 0000Ь
		Format:	U0.10
	19:10	Green	
		Default Value:	00 0100 0000Ь
		Format:	U0.10
	9:0	Blue	
		Default Value:	00 0100 0000Ь
		Format:	U0.10
2	31:30	Reserved	
		Format:	MBZ
	29:20	Red	
		Default Value:	00 1000 0000Ь
		Format:	U0.10
	19:10	Green	
		Default Value:	00 1000 0000b
		Format:	U0.10
	9:0	Blue	
	9.0	Default Value:	00 1000 0000b



		PLANE_GAM	C	
		Format:	U0.10	
3	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	00 1100 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	00 1100 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	00 1100 0000b	
		Format:	U0.10	
4	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	01 0000 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	01 0000 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	01 0000 0000b	
		Format:	U0.10	
5	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	01 0100 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	01 0100 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	01 0100 0000b	
		Format:	U0.10	
6	31:30	Reserved		
		Format:	MBZ	



		DI ANE CAM	what's insi	ue
	1	PLANE_GAM		
	29:20	Red	04 4000 0000	
		Default Value:	01 1000 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	01 1000 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	01 1000 0000b	
		Format:	U0.10	
7	31:30	Reserved	-	
		Format:	MBZ	
	29:20	Red		
		Default Value:	01 1100 0000b	
		Format:	U0.10	
	19:10	Green		•
		Default Value:	01 1100 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	01 1100 0000b	
		Format:	U0.10	
8	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	10 0000 0000b	
		Format:	U0.10	
	19:10	Green		
	15.10	Default Value:	10 0000 0000b	
		Format:	U0.10	
	9:0	Blue	00.10	
	9.0	Default Value:	10 0000 0000b	
		Format:	U0.10	
0	24.20		00.10	
9	31:30	Reserved	MBZ	
		Format:	IVIDZ	
	29:20	Red	10.0400.0000	
		Default Value:	10 0100 0000b	
		Format:	U0.10	



what's inside		PLANE_GAM	C	
	19:10	Green		
		Default Value:	10 0100 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	10 0100 0000b	
		Format:	U0.10	
10	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	10 1000 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	10 1000 0000b	
		Format:	U0.10	
-	9:0	Blue		
		Default Value:	10 1000 0000b	
		Format:	U0.10	
11	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	10 1100 0000b	
		Format:	U0.10	
	19:10	Green		
	13.10	Default Value:	10 1100 0000b	
		Format:	U0.10	
	9:0	Blue	1	
	5.0	Default Value:	10 1100 0000b	
		Format:	U0.10	
12	31:30	Reserved		
12	31.30	Format:	MBZ	
	29:20	Red		
	23.20	Default Value:	11 0000 0000b	
		Format:	U0.10	
	10.10	L	555	
	19.10		11 0000 0000b	
	19:10	Format: Green Default Value: Format:	11 0000 0000b U0.10	



		PLANE_GAN	what's	
	9:0	Blue		
		Default Value:	11 0000 0000b	
		Format:	U0.10	
13	31:30	Reserved		
		Format:	MBZ	
	29:20	Red	-	
		Default Value:	11 0100 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	11 0100 0000b	
		Format:	U0.10	
	9:0	Blue	-	
		Default Value:	11 0100 0000b	
		Format:	U0.10	
14	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	11 1000 0000b	
		Format:	U0.10	
	19:10	Green		
		Default Value:	11 1000 0000b	
		Format:	U0.10	
	9:0	Blue		
		Default Value:	11 1000 0000b	
		Format:	U0.10	
15	31:30	Reserved		
		Format:	MBZ	
	29:20	Red		
		Default Value:	11 1100 0000b	
		Format:	U0.10	
	19:10	Green	-	
		Default Value:	11 1100 0000b	
		Format:	U0.10	
	9:0	Blue	,	
		Default Value:	11 1100 0000b	
		Format:	U0.10	



PLANE_GAMC16

PLANE_GAMC16

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000400, 0x00000400, 0x00000400

Access: R/W Size (in bits): 96

Address: 70210h-7021Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_1_A

Power: PG1 Reset: soft

Address: 70310h-7031Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_2_A

Power: PG1 Reset: soft

Address: 70410h-7041Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_3_A

Power: PG1 Reset: soft

Address: 71210h-7121Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_1_B

Power: PG2 Reset: soft

Address: 71310h-7131Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_2_B

Power: PG2 Reset: soft

Address: 71410h-7141Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_3_B

Power: PG2 Reset: soft



PLANE GAMC16

Address: 72210h-7221Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_1_C

Power: PG2 Reset: soft

Address: 72310h-7231Bh

Name: Plane Gamma Point 16 ShortName: PLANE GAMC16 2 C

Power: PG2 Reset: soft

Address: 72410h-7241Bh

Name: Plane Gamma Point 16 ShortName: PLANE_GAMC16_3_C

Power: PG2 Reset: soft

These registers are used to determine the 17th reference point (point 16 when counting from 0) for plane gamma correction. The values are represented in an unsigned 1.10 format with 1 integer and 10 fractional bits. See PLANE_GAMC for plane gamma programming information.

Restriction

The value should always be programmed to be less than or equal to 1.0.

L				
DWord	Bit	Description		
0	31:11	Reserved		
		Format:		MBZ
	10:0	GAMC16R		
		Default Value:	000	00400h
		Format:	U1.	10
		This value specifies the 17th reference point that is used for the red color channel correction.		ed for the red color channel gamma
1	31:11	Reserved		
		Format:		MBZ
	10:0	GAMC16G		
	Default Value: 00000400h		00400h	
Format: U1.10		10		
		This value specifies the 17th reference point that i gamma correction.	point that is used for the green color channel	
2	31:11	Reserved		



PLANE_GAMC16					
		Format:		MBZ	
	10:0	GAMC16B			
		Default Value:	000	00400h	
		Format:	U1.	10	
		This value specifies the 17th reference point that i gamma correction.	is us	ed for the blue color channel	



PLANE_GAMC17

PLANE_GAMC17

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000C00, 0x00000C00, 0x00000C00

Access: R/W Size (in bits): 96

Address: 7021Ch-70227h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_1_A

Power: PG1 Reset: soft

Address: 7031Ch-70327h

Name: Plane Gamma Point 17
ShortName: PLANE_GAMC17_2_A

Power: PG1 Reset: soft

Address: 7041Ch-70427h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_3_A

Power: PG1 Reset: soft

Address: 7121Ch-71227h

Name: Plane Gamma Point 17
ShortName: PLANE_GAMC17_1_B

Power: PG2 Reset: soft

Address: 7131Ch-71327h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_2_B

Power: PG2 Reset: soft

Address: 7141Ch-71427h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_3_B

Power: PG2 Reset: soft



PLANE GAMC17

Address: 7221Ch-72227h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_1_C

Power: PG2 Reset: soft

Address: 7231Ch-72327h

Name: Plane Gamma Point 17 ShortName: PLANE GAMC17 2 C

Power: PG2 Reset: soft

Address: 7241Ch-72427h

Name: Plane Gamma Point 17 ShortName: PLANE_GAMC17_3_C

Power: PG2 Reset: soft

These registers are used to determine the 18th reference point (point 17 when counting from 0) for plane gamma correction. The values are represented in an unsigned 2.10 format with 2 integer and 10 fractional bits. See PLANE_GAMC for plane gamma programming information.

Restriction

The value should always be programmed to be less than or equal to 3.0.

DWord	Bit	Description		
0	31:12	Reserved		
		Format: MBZ		MBZ
	11:0	GAMC17R		
		Default Value:	000	000C00h
		Format:	U2.	10
		This value specifies the 18th reference point that is used for the red color channel correction.		
1	31:12	Reserved		
	Format: MBZ		MBZ	
	11:0	GAMC17G		
		Default Value:	000	000C00h
		Format:	U2.	10
		This value specifies the 18th reference poil gamma correction.	nt that is us	sed for the green color channel

Command Reference: Registers



PLANE_GAMC17						
2	31:12	Reserved				
		Format:		MBZ		
	11:0 GAMC17B					
	Default Value: 00		000	00C00h		
		Format:	U2.	10		
This value specifies the 18th reference point that is used for gamma correction.		ed for the blue color channel				



PLANE KEYMAX

PLANE_KEYMAX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, pipe not enabled, or plane not enabled

Update Point:

Address: 701A0h-701A3h

Name: Plane Key Color Max

ShortName: PLANE_KEYMAX_1_A

Power: PG1 Reset: soft

Address: 702A0h-702A3h

Name: Plane Key Color Max ShortName: PLANE_KEYMAX_2_A

Power: PG1 Reset: soft

Address: 703A0h-703A3h

Name: Plane Key Color Max ShortName: PLANE_KEYMAX_3_A

Power: PG1 Reset: soft

Address: 711A0h-711A3h

Name: Plane Key Color Max ShortName: PLANE_KEYMAX_1_B

Power: PG2 Reset: soft

Address: 712A0h-712A3h

Name: Plane Key Color Max ShortName: PLANE_KEYMAX_2_B

Power: PG2 Reset: soft

Address: 713A0h-713A3h Name: Plane Key Color Max

ShortName: PLANE_KEYMAX_3_B



PLANE_KEYMAX				
Power:	PG2			
Reset:	soft			
Address:	721A0h-721A3h			
Name:	Plane Key Color Max			
ShortName:	PLANE_KEYMAX_1_C			
Power:	PG2			
Reset:	soft			
Address:	722A0h-722A3h			
Name:	Plane Key Color Max			
ShortName:	PLANE_KEYMAX_2_C			
Power:	PG2			
Reset:	soft			
Address:	723A0h-723A3h			
Name:	Plane Key Color Max			
ShortName:	PLANE_KEYMAX_3_C			
Power:	PG2			
Reset:	soft			

When plane source is YUV, this register specifies the maximum YUV key value to be used together with the minimum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, this register is not used.

DWord	Bit	Description			
0	31:24	Plane Alpha Value			
		Specifies the plane alpha value when plane alpha is enabled in PLANE_KEYMSK register.			
	23:16	V Key Max Value			
		Specifies the maximum key value for the V channel.			
	15:8	Y Key Max Value			
		Specifies the maximum key value for the Y channel.			
	7:0	U Key Max Value			
		Specifies the maximum key value for the U channel.			



PLANE_KEYMSK

PLANE KEYMSK

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, pipe not enabled, or plane not enabled

Update Point:

Address: 70198h-7019Bh

Name: Plane Key Mask

ShortName: PLANE_KEYMSK_1_A

Power: PG1 Reset: soft

Address: 70298h-7029Bh

Name: Plane Key Mask

ShortName: PLANE_KEYMSK_2_A

Power: PG1 Reset: soft

Address: 70398h-7039Bh

Name: Plane Key Mask

ShortName: PLANE_KEYMSK_3_A

Power: PG1 Reset: soft

Address: 71198h-7119Bh

Name: Plane Key Mask

ShortName: PLANE_KEYMSK_1_B

Power: PG2 Reset: soft

Address: 71298h-7129Bh
Name: Plane Key Mask
ShortName: PLANE_KEYMSK_2_B

Power: PG2 Reset: soft

Address: 71398h-7139Bh

Name: Plane Key Mask

ShortName: PLANE_KEYMSK_3_B



		PLANE_KE	YMSK			
Power:		PG2				
Reset:		soft				
Address:		72198h-7219Bh				
Name:		Plane Key Mask				
ShortNa	me:	PLANE_KEYMSK_1_C	•			
Power:		PG2				
Reset:		soft				
Address:		72298h-7229Bh				
Name:		Plane Key Mask				
ShortNa	me:	PLANE_KEYMSK_2_C				
Power:		PG2				
Reset:		soft				
Address:		72398h-7239Bh				
Name:		Plane Key Mask				
ShortNa	me:	PLANE_KEYMSK_3_C				
Power:		PG2				
Reset: soft						
DWord	Bit	Description				
0	31	Plane Alpha Enable				
		D	escription			
			be pre-multiplied by hardware with the plane alpha kel alpha is defined in the PLANE_CTL register.			
		Value	Name			
		0b	Disable			
		1b	Enable			
	30:27	Reserved				
		Format:	MBZ			
	26	V or R Key Channel Enable Enables the V/Red channel for key comparis determining a key match.	son. A disabled channel will be ignored when			
		Value	Name			
		0b	Disable			
		1b	Enable			



	PLANE_KEYMSK					
25	Y or G Key Channel Enable Enables the Y/Green channel for key comparison. A disabled channel will be ignored when determining a key match.					
	Value	Name				
	0b	Disable				
	1b	Enable				
24	U or B Key Channel Enable Enables the U/Blue channel for key comparison. A disabled channel will be ignored when determining a key match.					
	Value	Name				
	0b	Disable				
	1b	Enable				
23:16	R Key Mask Value Specifies the key mask for the Red channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.					
15:8	Specifies the key mask for the Green channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.					
7:0						



PLANE_KEYVAL

PLANE_KEYVAL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, pipe not enabled, or plane not enabled

Update Point:

Address: 70194h-70197h Name: Plane Key Color

ShortName: PLANE_KEYVAL_1_A

Power: PG1 Reset: soft

Address: 70294h-70297h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_2_A

Power: PG1 Reset: soft

Address: 70394h-70397h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_3_A

Power: PG1 Reset: soft

Address: 71194h-71197h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_1_B

Power: PG2 Reset: soft

Address: 71294h-71297h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_2_B

Power: PG2 Reset: soft

Address: 71394h-71397h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_3_B



PL/	ANE	KEY	VAL

Power: PG2 Reset: soft

Address: 72194h-72197h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_1_C

Power: PG2 Reset: soft

Address: 72294h-72297h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_2_C

Power: PG2 Reset: soft

Address: 72394h-72397h

Name: Plane Key Color

ShortName: PLANE_KEYVAL_3_C

Power: PG2 Reset: soft

When plane source is YUV, this register specifies the minimum YUV key value to be used together with the maximum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, this register specifies the RGB key value to be used together with the channel masks to determine if the plane matches the key. RGB key matches can only occur for positive pixel values in the 0 to 1 range. Extended range pixel values will not match.

DWord	Bit	Description		
0	31:24	Reserved		
		Format:	MBZ	
	23:16	V Min or R Key Value Specifies the minimum key value for the V channel or the compare value for Red channel.		
15:8 Y Min or G Key Value Specifies the minimum key value to channel.		Specifies the minimum key value for the Y channel o	r the compare value for Green	
	7:0	U Min or B Key Value Specifies the minimum key value for the U channel o channel.	r the compare value for Blue	



PLANE_LEFT_SURF

PLANE_LEFT_SURF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of left or right eye vertical blank (selectable), pipe not enabled. or plane not enabled;

Update Point: after armed

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 701B0h-701B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_1_A

Power: PG1 Reset: soft

Address: 702B0h-702B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_2_A

Power: PG1 Reset: soft

Address: 703B0h-703B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_3_A

Power: PG1 Reset: soft

Address: 711B0h-711B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_1_B

Power: PG2 Reset: soft

Address: 712B0h-712B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_2_B

Power: PG2 Reset: soft

Address: 713B0h-713B3h



PLANE LEFT SURF

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_3_B

Power: PG2 Reset: soft

Address: 721B0h-721B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_1_C

Power: PG2 Reset: soft

Address: 722B0h-722B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_2_C

Power: PG2 Reset: soft

Address: 723B0h-723B3h

Name: Plane Left Surface Base Address

ShortName: PLANE_LEFT_SURF_3_C

Power: PG2 Reset: soft

Restriction

This register must be programmed with a valid address prior to enabling stereo 3D on this pipe.

DWord	Bit	Description			
0	31:12	Left Surface Base Address			
		Format: GraphicsAddress[31:12]			
		This address specifies the stereo 3D left eye surface base address bits 31:12.			
		Restriction			
		This surface must have the same stride, tiling, and panning offset parameters as the right eye surface and meet all the same restrictions.			
	11:0	Reserved	Reserved		



PLANE OFFSET

PLANE_OFFSET

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, pipe not enabled, or plane not enabled

Update Point:

Address: 701A4h-701A7h
Name: Plane Offset

ShortName: PLANE_OFFSET_1_A

Power: PG1 Reset: soft

Address: 701C4h-701C7h

Name: Plane Auxiliary Offset
ShortName: PLANE_AUX_OFFSET_1_A

Power: PG1 Reset: soft

Address: 702A4h-702A7h Name: Plane Offset

ShortName: PLANE_OFFSET_2_A

Power: PG1 Reset: soft

Address: 702C4h-702C7h

Name: Plane Auxiliary Offset
ShortName: PLANE_AUX_OFFSET_2_A

Power: PG1 Reset: soft

Address: 703A4h-703A7h Name: Plane Offset

ShortName: PLANE_OFFSET_3_A

Power: PG1 Reset: soft

Address: 703C4h-703C7h

Name: Plane Auxiliary Offset

ShortName: PLANE_AUX_OFFSET_3_A



PLANE_OFFSET

Power: PG1

Reset: soft

Address: 711A4h-711A7h
Name: Plane Offset

ShortName: PLANE_OFFSET_1_B

Power: PG2 Reset: soft

Address: 711C4h-711C7h

Name: Plane Auxiliary Offset
ShortName: PLANE_AUX_OFFSET_1_B

Power: PG2 Reset: soft

Address: 712A4h-712A7h
Name: Plane Offset

ShortName: PLANE_OFFSET_2_B

Power: PG2 Reset: soft

Address: 712C4h-712C7h

Name: Plane Auxiliary Offset
ShortName: PLANE_AUX_OFFSET_2_B

Power: PG2 Reset: soft

Address: 713A4h-713A7h Name: Plane Offset

ShortName: PLANE_OFFSET_3_B

Power: PG2 Reset: soft

Address: 713C4h-713C7h

Name: Plane Auxiliary Offset
ShortName: PLANE_AUX_OFFSET_3_B

Power: PG2 Reset: soft

Address: 721A4h-721A7h Name: Plane Offset

ShortName: PLANE_OFFSET_1_C

Power: PG2



PLANE OFFSET Reset: soft Address: 721C4h-721C7h Name: Plane Auxiliary Offset ShortName: PLANE AUX OFFSET 1 C Power: PG2 Reset: soft Address: 722A4h-722A7h Name: Plane Offset PLANE_OFFSET_2_C ShortName: Power: PG2 Reset: soft Address: 722C4h-722C7h Name: Plane Auxiliary Offset PLANE_AUX_OFFSET_2_C ShortName: Power: PG₂ Reset: soft Address: 723A4h-723A7h Name: Plane Offset ShortName: PLANE_OFFSET_3_C Power: PG2 Reset: soft Address: 723C4h-723C7h Name: Plane Auxiliary Offset ShortName: PLANE_AUX_OFFSET_3_C

This register specifies the panning for the plane surface. The start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180 rotation, hardware will internally add the plane size to the offsets so the plane will start displaying from the bottom right corner of the image. When performing 90 rotation, the offset programmed should take the rotation in to consideration. X offset = (Surface height in tiles * tile height) - Y offset - Y Size, Y offset = X offset When performing 270 rotation, use the same programming as 90 rotation. For YUV planar format non-rotate cases, the UV surface offsets should be half of the Y surface offsets when the UV surface is tile row aligned. When the UV surface is not tile row aligned, the UV surface Y offset should also include the lines from the previous nearest tile row aligned address.

	Restriction				
The plane	The plane size + offset must not exceed the maximum supported plane size.				
DWord	DWord Bit Description				

PG2

soft

Power:

Reset:



		PLANE_	OFFSET	
0 3	31:29	Reserved		
		Format:		MBZ
2	28:16	Start Y Position The Start Y Position or the Y Offset is active display plane relative to the display plane.		in lines of the beginning of the
		In 90/270 rotation modes, this offse formats.		es aligned for YUV 4:2:2, YUV 4:2:0
1	15:13	Reserved		,
		Format:		MBZ
	12:0	Start X Position The Start X Position or the X Offset active display plane relative to the display plane relative to the display plane modes, this offset formats.	splay surface. Restriction	fset in pixels of the beginning of the I aligned for YUV 4:2:2, YUV 4:2:0



PLANE POS

PLANE_POS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 7018Ch-7018Fh

Name: Plane Position
ShortName: PLANE_POS_1_A

Power: PG1 Reset: soft

Address: 7028Ch-7028Fh
Name: Plane Position
ShortName: PLANE_POS_2_A

Power: PG1 Reset: soft

Address: 7038Ch-7038Fh
Name: Plane Position
ShortName: PLANE_POS_3_A

Power: PG1 Reset: soft

Address: 7118Ch-7118Fh
Name: Plane Position
ShortName: PLANE_POS_1_B

Power: PG2 Reset: soft

Address: 7128Ch-7128Fh
Name: Plane Position
ShortName: PLANE_POS_2_B

Power: PG2 Reset: soft

Address: 7138Ch-7138Fh



	PLANE_POS
Name:	Plane Position
ShortName:	PLANE_POS_3_B
Power:	PG2
Reset:	soft
Address:	7218Ch-7218Fh
Name:	Plane Position
ShortName:	PLANE_POS_1_C
Power:	PG2
Reset:	soft
Address:	7228Ch-7228Fh
Name:	Plane Position
ShortName:	PLANE_POS_2_C
Power:	PG2
Reset:	soft
Address:	7238Ch-7238Fh
Name:	Plane Position
ShortName:	PLANE_POS_3_C
Power:	PG2
Reset:	soft

This register specifies the screen position of the plane. The origin of the plane position is always the upper left corner of the display pipe source image area. When plane scaling is not enabled on this plane, this is the position of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window position is the position of the plane when blended with other planes on this pipe. When performing rotation, the plane image is rotated by hardware, but the position is not, so it must be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

Restriction

When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size >= plane position + plane size. When plane scaling is enabled on this plane, the X and Y positions must be programmed to 0.

DWord	Bit	Description	
0	31:28	Reserved	
		Format:	MBZ
	27:16	Y Position This specifies the vertical position of the plane upper left corner in lines.	
	15:13	Reserved	
		Format:	MBZ
	12:0	X Position This specifies the horizontal position of the plane u	ipper left corner in pixels.



PLANE SIZE

PLANE_SIZE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 70190h-70193h

Name: Plane Size

ShortName: PLANE_SIZE_1_A

Power: PG1 Reset: soft

Address: 70290h-70293h

Name: Plane Size

ShortName: PLANE_SIZE_2_A

Power: PG1 Reset: soft

Address: 70390h-70393h

Name: Plane Size

ShortName: PLANE_SIZE_3_A

Power: PG1

Reset: soft

Address: 71190h-71193h Name: Plane Size

ShortName: PLANE_SIZE_1_B

Power: PG2 Reset: soft

Address: 71290h-71293h

Name: Plane Size

ShortName: PLANE_SIZE_2_B

Power: PG2 Reset: soft

Address: 71390h-71393h



PLANE_SIZE

Name: Plane Size

ShortName: PLANE_SIZE_3_B

Power: PG2 Reset: soft

Address: 72190h-72193h Name: Plane Size

ShortName: PLANE_SIZE_1_C

Power: PG2 Reset: soft

Address: 72290h-72293h
Name: Plane Size
ShortName: PLANE_SIZE_2_C

Power: PG2 Reset: soft

Address: 72390h-72393h
Name: Plane Size
ShortName: PLANE_SIZE_3_C

Power: PG2 Reset: soft

This register specifies the plane source size, the size of the image fetched from the frame buffer. When plane scaling is not enabled on this plane, this is the size of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window size is the size of the plane when blended with other planes on this pipe.

Restriction

When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size >= plane position + plane size.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	
	27:16	6 Height		
		This specifies the height of the plane in lines. The value in the register is the height minus one		
Restriction				
The height must be at least one line. The height is limited to maximum o plane scaling is enabled, the height must be atleast 8 lines. In 90/270 rot height should be even lines aligned when YUV 4:2:2 or YUV 4:2:0 source		s. In 90/270 rotation modes, the		
	15:13	3 Reserved		
		Format: MBZ		



PLANE_SIZE

12:0

Width

This specifies the width of the plane in pixels. The value in the register is the width minus one.

Restriction

The width must be even (programmed value odd) when YUV 4:2:2 or YUV 4:2:0 source pixel format is used. The width must be at least one pixel.

The width should be less than or equal to the stride in pixels.

Tiling format	Bytes per pixel	Max Width supported in pixels (with no horizontal panning)
Linear, X Tiling	8	4096
	1, 2, 4	8192
Yb and Yf	8	2048
Tiling	4	4096
	1,2	8192



PLANE STRIDE

PLANE_STRIDE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 70188h-7018Bh Name: Plane Stride

ShortName: PLANE_STRIDE_1_A

Power: PG1 Reset: soft

Address: 70288h-7028Bh

Name: Plane Stride

ShortName: PLANE_STRIDE_2_A

Power: PG1 Reset: soft

Address: 70388h-7038Bh Name: Plane Stride

ShortName: PLANE_STRIDE_3_A

Power: PG1 Reset: soft

Address: 71188h-7118Bh

Name: Plane Stride

ShortName: PLANE_STRIDE_1_B

Power: PG2 Reset: soft

Address: 71288h-7128Bh
Name: Plane Stride

ShortName: PLANE_STRIDE_2_B

Power: PG2 Reset: soft

Address: 71388h-7138Bh



				what's inside	
		PLA	NE_STRIDE		
Name:		Plane Stride			
ShortName:		PLANE_STRIDE_3_B			
Power:		PG2			
Reset:		soft			
Address:		72188h-7218Bh			
Name:		Plane Stride			
ShortNar	ne:	PLANE_STRIDE_1_C			
Power:		PG2			
Reset:		soft			
Address:		72288h-7228Bh			
Name:		Plane Stride			
ShortNar	ne:	PLANE_STRIDE_2_C			
Power:		PG2			
Reset:		soft			
Address:		72388h-7238Bh			
Name:		Plane Stride			
ShortNar	ne:	PLANE_STRIDE_3_C	PLANE_STRIDE_3_C		
Power:		PG2			
Reset:		soft			
DWord	Bit		Description	1	
0	31:10	Reserved			
	9:0	programmed value is 100, the active For X-Tiled & Y-Tiled memory, this programmed value is 10, the active For Tile Y legacy, if the programmed bytes. This register may be updated initiated synchronous flips. Tile Format Tile X Tile Y (legacy) Tile YF (8 bpp)	ifies the stride in chuual stride = 100 * 64 s field specifies the stal stride = 10 * 512 (X ed value is 10, the act of through MMIO wr Width in bytes 512 128	nks of 64 bytes (1 cache line). If the = 6400 bytes. tride in number of tiles. For Tile X, if the	
		Tile YF (16 bpp, 32 bpp, 64 bpp)	128		
		Programming Notes			
		For YUV planar (NV12 or P0xx) source fomats, the Auxiliary surface (UV surface) stride should			



PLANE_STRIDE

be programmed seperately in the PLANE_AUX_DIST register.

Restriction

For YUV planar (NV12 or P0xx) plane pixel formats, the stride calculated in bytes should be equal for the Y and UV surfaces. In Tile Yf format, the stride value programmed for YUV planar - Y surface should be an even number of tiles in the non-rotate mode.

The stride in bytes must not exceed the of the size of 8K pixels and 32K bytes

Tile Format	Pixel Format	Maximum Stride in tiles	YUV Planar Maximum Auxiliary surface stride in tiles	Render Decompression Maximum Auxiliary surface stride in tiles
X Tiling	64 bpp pixel formats	64	NA	NA
	32 bpp pixel format	64	NA	NA
	16 bpp pixel formats	32	NA	NA
	YUV planar	16	16	NA
Y Tiling	64 bpp pixel formats	256	NA	NA
(Legacy)	32 bpp pixel formats	256	NA	8
	16 bpp pixel formats	128	NA	NA
	YUV planar	64	64	NA
YF Tiling	32 bpp piarbxel formats	256	NA	8
	16 bpp Pixel formats	128	NA	NA
	YUV planar	128	64	NA



PLANE_SURF

PLANE_SURF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer

Start of left or right eye vertical blank (selectable), pipe not enabled, or plane not enabled

Update Point:

Address: 7019Ch-7019Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_1_A

Power: PG1 Reset: soft

Address: 7029Ch-7029Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_2_A

Power: PG1 Reset: soft

Address: 7039Ch-7039Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_3_A

Power: PG1 Reset: soft

Address: 7119Ch-7119Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_1_B

Power: PG2 Reset: soft

Address: 7129Ch-7129Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_2_B

Power: PG2 Reset: soft

Address: 7139Ch-7139Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_3_B



PLANE SURF

Power: PG2 Reset: soft

Address: 7219Ch-7219Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_1_C

Power: PG2 Reset: soft

Address: 7229Ch-7229Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_2_C

Power: PG2 Reset: soft

Address: 7239Ch-7239Fh

Name: Plane Surface Base Address

ShortName: PLANE_SURF_3_C

Power: PG2 Reset: soft

Writes to this register arm primary registers for this pipe. A write to this register is considered a flip and can cause a flip done interrupt if the interrupt registers are configured for that. The values in this register may be updated through MMIO writes or through command streamer initiated flips. Synchronous updates (synchronous command streamer flips or synchronous MMIO writes) will update the plane surface values at the start of the next vertical blank. Asynchronous updates (asynchronous command streamer flips or asynchronous MMIO writes) will update the plane surface values at the next TLB request or at the start of the next vertical blank. Stereo 3D synchronous updates (stereo 3D command streamer flips or synchronous MMIO writes while stereo 3D is enabled) will update at the start of either the left or right eye vertical blank, selectable by the plane control register stereo surface vblank mask.

DWord	Bit	Description		
0	31:12	Surface Base Address		
		Format: GraphicsAddress[31:12]		
		This address specifies the surface base address bits 31:12. In stereo 3D mode this is the right eye base address. In non-stereo 3D mode this is the only base address. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT.		
		Restriction		
		The surface base address must be at least 256KB aligned in the Linear or X-tiling modes and must be at least 1MB aligned in the Y-tiling mode. Allocate an extra 136 Page Table Entries (PTEs) beyond the end of the displayed surface. If 180 or 270 plane rotation capability is required, allocate an exra 136 PTEs before the begining of the surface. When address range limits are reached, wrap around to finish allocating the extra PTEs. Only the PTEs will be used, not the pages themselves. The end of the surface cannot be within 136 PTEs of the end of the graphics memory.		



	PLANE_SURF				
			KF		
	11	Reserved			
	10	Reserved			
	9	Reserved			
	8:7	Reserved			
-	6:4	Reserved			
	3	Ring Flip Source This bit indicates if the source of the last ring flip was CS or BCS. This will determine where flip done response is sent.			
		Value	Name		
		0b	CS		
		1b	BCS		
-	2	Reserved			
	1:0	Reserved			



PLANE SURFLIVE

PLANE_SURFLIVE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 701ACh-701AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_1_A

Power: PG1 Reset: soft

Address: 701BCh-701BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_1_A

Power: PG1 Reset: soft

Address: 702ACh-702AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_2_A

Power: PG1 Reset: soft

Address: 702BCh-702BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_2_A

Power: PG1 Reset: soft

Address: 703ACh-703AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_3_A

Power: PG1 Reset: soft

Address: 703BCh-703BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_3_A

Power: PG1 Reset: soft



PLANE_SURFLIVE

Address: 711ACh-711AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_1_B

Power: PG2 Reset: soft

Address: 711BCh-711BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_1_B

Power: PG2 Reset: soft

Address: 712ACh-712AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_2_B

Power: PG2 Reset: soft

Address: 712BCh-712BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_2_B

Power: PG2 Reset: soft

Address: 713ACh-713AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_3_B

Power: PG2 Reset: soft

Address: 713BCh-713BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_3_B

Power: PG2 Reset: soft

Address: 721ACh-721AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_1_C

Power: PG2 Reset: soft

Address: 721BCh-721BFh



PLANE SURFLIVE

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_1_C

Power: PG2 Reset: soft

Address: 722ACh-722AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_2_C

Power: PG2 Reset: soft

Address: 722BCh-722BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_2_C

Power: PG2 Reset: soft

Address: 723ACh-723AFh

Name: Plane Live Surface Base Address

ShortName: PLANE_SURFLIVE_3_C

Power: PG2 Reset: soft

Address: 723BCh-723BFh

Name: Plane Live Left Surface Base Address

ShortName: PLANE_LEFT_SURFLIVE_3_C

Power: PG2 Reset: soft

There is one instance of this register for each plane.

DWord	Bit	Description		
0	31:12	Live Surface Base Address		
Access: RO		RO		
		This gives the live value of the surface base address as being currently used for the pla 11 Reserved		
	11			
		Format:	MBZ	
10:9 Reserved 8:6 Reserved 5 Reserved		Reserved		
		Reserved		
	4	Reserved		



PLANE_SURFLIVE				
3:0	Reserved			
	Format:	MBZ		



PLANE WM

PLANE_WM

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00004007 Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank, plane not enabled, or pipe not enabled

Update Point:

Double Buffer Armed Write to PLANE_SURF or plane not enabled

By:

Address: 70140h-7015Fh

Name: Cursor A Watermarks

ShortName: CUR_WM_A_*

Power: PG1 Reset: soft

Address: 70168h-7016Bh

Name: Cursor Transition Watermarks

ShortName: CUR_WM_TRANS_A

Power: PG1 Reset: soft

Address: 70240h-7025Fh

Name: Plane 1 A Watermarks
ShortName: PLANE_WM_1_A_*

Power: PG1 Reset: soft

Address: 70268h-7026Bh

Name: Plane Transition Watermarks ShortName: PLANE_WM_TRANS_1_A

Power: PG1 Reset: soft

Address: 70340h-7035Fh

Name: Plane 2 A Watermarks
ShortName: PLANE_WM_2_A_*

Power: PG1

Reset: soft

Address: 70368h-7036Bh



PLANE WM

Name: Plane Transition Watermarks

ShortName: PLANE_WM_TRANS_2_A

Power: PG1 Reset: soft

Address: 70440h-7045Fh

Name: Plane 3 A Watermarks ShortName: PLANE_WM_3_A_*

Power: PG1 Reset: soft

Address: 70468h-7046Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_3_A

Power: PG1 Reset: soft

Address: 71140h-7115Fh

Name: Cursor B Watermarks

ShortName: CUR_WM_B_*

Power: PG2 Reset: soft

Address: 71168h-7116Bh

Name: Cursor Transition Watermarks

ShortName: CUR_WM_TRANS_B

Power: PG2 Reset: soft

Address: 71240h-7125Fh

Name: Plane 1 B Watermarks
ShortName: PLANE WM 1 B *

Power: PG2 Reset: soft

Address: 71268h-7126Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_1_B

Power: PG2 Reset: soft

Address: 71340h-7135Fh

Name: Plane 2 B Watermarks



PLANE WM

ShortName: PLANE_WM_2_B_*

Power: PG2 Reset: soft

Address: 71368h-7136Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_2_B

Power: PG2 Reset: soft

Address: 71440h-7145Fh

Name: Plane 3 B Watermarks
ShortName: PLANE WM 3 B *

Power: PG2 Reset: soft

Address: 71468h-7146Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_3_B

Power: PG2 Reset: soft

Address: 72140h-7215Fh

Name: Cursor C Watermarks

ShortName: CUR_WM_C_*

Power: PG2 Reset: soft

Address: 72168h-7216Bh

Name: Cursor Transition Watermarks

ShortName: CUR_WM_TRANS_C

Power: PG2 Reset: soft

Address: 72240h-7225Fh

Name: Plane 1 C Watermarks

ShortName: PLANE_WM_1_C_*

Power: PG2 Reset: soft

Address: 72268h-7226Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_1_C



		PLANE_	_WM
•	PG2		

Power: PG2 Reset: soft

Address: 72340h-7235Fh

Name: Plane 2 C Watermarks
ShortName: PLANE_WM_2_C_*

Power: PG2 Reset: soft

Address: 72368h-7236Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_2_C

Power: PG2 Reset: soft

Address: 72440h-7245Fh

Name: Plane 3 C Watermarks ShortName: PLANE_WM_3_C_*

Power: PG2 Reset: soft

Address: 72468h-7246Bh

Name: Plane Transition Watermarks
ShortName: PLANE_WM_TRANS_3_C

Power: PG2 Reset: soft

Programming Notes

There are eight regular watermarks and a transition watermark per plane/cursor. For YUV planar source formats, only the Y surface watermark value should be programmed. Watermark programming instructions are documented separately.

Restriction

For minimum watermark requirements refer to Display Watermark Programming section.

DWord	Bit	Description				
0	31	Enable This field enables this watermark. All the watermarks at this level for all enabled planes must				
		be enabled before the level will be used.	be enabled before the level will be used.			
		Value	Name			
		1b	Enable			
		0b	Disable			
	30	Reserved				



	PLANE_WM			
29:19	Reserved			
	Format:	MBZ		
18:14	Lines			
	Default Value:		01h	
	This field contains the watermark value in lines. Hardware ignores the lines for		e lines for the level 0	
	watermark and the transition watermark.			
12.10				
13:10	Reserved			
9:0	Blocks			
	Default Value:	00	07h	
	This field contains the watermark value in blocks of 8 ca	achelines.		



PORT_CLK_SEL

PORT_CLK_SEL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

i				
DWord	Bit	Description		
0	31:28	Reserved		
	27:0	Reserved		
		Format:	MBZ	

Command Reference: Registers



Power Clock State Register

PWR_CLK_STATE - Power Clock State Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000088

Access: R/W Size (in bits): 32

Address: 020C8h

Name: Render Power Clock State Register

ShortName: R_PWR_CLK_STATE

Address: 220C8h

Name: BCS Power Clock State Register

ShortName: BCS_PWR_CLK_STATE

Address: 120C8h

Name: VCS Power Clock State Register

ShortName: VCS_PWR_CLK_STATE

Address: 1C0C8h

Name: VCS2 Power Clock State Register

ShortName: VCS2_PWR_CLK_STATE Valid Projects: [SKL:GT3, SKL:GT4]

Address: 1A0C8h

Name: VECS Power Clock State Register

ShortName: VECS_PWR_CLK_STATE

This register contains the mode selection for configuring render engine to attain desired performance and power requirements for a given context. This register is render context save/restored. This register must be initialized correctly when the context is submitted for the first time. This register is context save/restored as part of Exec-List context image in both Exec-List and Ring-Buffer mode of scheduling. This register contents are valid only when "Enable" bit [31] of the register is set.

Programming Notes

This register is only functional for RenderCS. This register must not be exercised in VideoCS, BlitterCS and VideoEnhancementCS.

This register must not be programmed directly through CPU MMIO cycle. Exec-List Scheduling Mode: Every context can have its own required render engine configuration by programming this register appropriately in the logical render context image in memory (LRCA) before submitting the context to the execlist submit port. This register must not be programmed using MI_LOAD_REGISTER_IMM command in ring buffer or in batch buffer, however programming "NON-SLM Indication" field through MI_LOAD_REGISTER_IMM is an exception defined below. If a need arises to change the render configuration for a context being executed in HW, Scheduler must preempt the context and update the desired render configuration in the logical render context image in memory and resubmit the context. Only "NON-SLM Indictaion" field in R_PWR_CLK_STATE register is



PWR_CLK_STATE - Power Clock State Register

allowed to be modified through MI_LOAD_REGISTER_IMM command in ring_buffer or privileged_batch_buffer. SW must modify only "NON-SLM Indication" field and must ensure to program other fields with the same value as in LRCA. SW must ensure to program PIPECONTROI flush command with CS Stall and HDC Flush prior to programming MI_LOAD_REGISTER_IMM command to modify "NON-SLM Indication" in R_PWR_CLK_STATE register. Example: //R_PWR_CLK_STATE register value in LRCA configured with two slices and NON-SLM indication reset: 0x80005_0000 //SW desires to set NON-SLM Indication filed in ring buffer MI_LOAD_REGISTER_IMM 0x20C8, 0x8005_0100 Ring Buffer Scheduling: This register must be programmed using MI_LOAD_REGISTER_IMM command in the ring buffer. When this register is being programmed to reconfigure the number of slices, SW must context save the state before programming this register and restore the state after programming the register via dummy MI_SET_CONTEXT command, this will ensure the existing state is programmed to all the new slices that are powered up, in case of slice shutdown this is not required. EX: MI_SET_CONTEXT -> CXTA MI_BATCH_BUFFER_START MI_SET_CONTEXT -> CXTB //Dummy Context to save existing render state to be restored latter. MI_LOAD_REGISTER_IMM: R_PWR_CLK_STATE (1 Slice to 3 Slices) // Slice configuration done. MI_SET_CONTEXT -> CXTA // Context restore of valid state to all the slices powered up.

Power Clock State Enable must be always set with Render Power Clock state properly configured upon exercising Slice Shutdown or when "Render Power Gate Enabled" via POWERGATE_ENABLE register.

DWord	Bit	Description				
0	31	Power Clock State Enable				
		Forma	t:			U1
		Value	Name	е	Description	
		0h	Power Clock State Disabled		No specific power state set, b	its[30:0] are ignored.
	1h Power Clock State Power Clock is s Enabled desired state.		Power Clock is set and bit[30:desired state.	0] are valid and have the		
	30:0	Power Clock State				
		Format: Power Clock State Format				



Power Context Save

		PWRCTXSAVE - Power	Context Save	e	
Register	Space:	MMIO: 0/2/0			
Source:	Source: BSpec				
Default \	/alue:	0x00000000			
Size (in b	oits):	32			
Address:		04A04h			
DWord	Bit	Descri	iption		
0	31:16	Mask Bits			
		Default Value:	0000)h	
		Access:	RO		
	15	Extra Bits15			
		Default Value:		0b	
		Access:		R/W	
		Extra Bits for future use.			
	14	Extra Bits14			
		Default Value:		0b	
		Access:		R/W	
		Extra Bits for future use.			
-	13	Extra Bits13			
		Default Value:		0b	
		Access:		R/W	
		Extra Bits for future use.			
	12	Extra Bits12			
		Default Value:		0b	
		Access:		R/W	
		Extra Bits for future use.			
	11	Extra Bits11			
		Default Value:		0b	
		Access:		R/W	
		Extra Bits for future use.			



	PWRCTXSAVE - Power (Context Sav	e
10	Extra Bits10		
	Default Value:		0b
	Access:		R/W
	Extra Bits for future use.		
9	Power Context Save Request		
	Default Value:		0b
	Access:		R/W
	Bit[9]. Power Context Save Request. 1'b0: Power context save is not being requested (d 1'b1: Power context save is being requested. Unit needs to self-clear this bit upon sampling. This bit is self clear.	efault).	
8:0	Power Context Save Quad Word Credits		
	Default Value:	00000000b	
	Access:	R/W	
	Power Context Save. Bits[8:0]. QWord Credits for Power Context Save Request. An initial length packet is required per power contectors a credit. See protocol description for more Minimum Credits = 1: Unit may send 1 QWord pair Maximum Credits = 511: Unit may send 511 QWord A QWord pair is defined as a 32-bit register address data. Only valid with PWRCTX_SAVE_REQ (Bit9).	re details. r. d pairs.	·



Power context Save Register for LPFC

		LPCSR - Pov	ver context Save	Register for LPFC		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in bits): 32						
Address:		0B408h				
DWord	Bit		Descr	iption		
0	31:10	Reserved				
		Access:		RO		
		Reserved.				
	9:0	Power context save i	register command			
		Access:	R/W Hardware Clear	R/W Hardware Clear		
		Bit[9].				
		Power Context Save Request.				
		1'b0: Power context save is not being requested (default).				
			ave is being requested.			
			ar this bit upon sampling.			
		Bits[8:0].	war Contayt Caya Baguast			
		QWord Credits for Power Context Save Request. Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least).				
		Maximum Credits = 1: Unit may send 1 Qword pair (enough for first LRI at least). Maximum Credits = 511: Unit may send 511 QWord pairs.				
			•	•		
		A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed				
			consume one QWord credi			
		Only valid with PWRC	TX_SAVE_REQ (Bit9).			



Power Context Save request

		PCTXSAVEREQ - Power Co	ontext Sa	ve request	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default Value: 0x00000000					
Size (in bits): 32					
Address:		08110h			
DWord Bit		De	scription		
0	31:16	Message Mask		-	
		Access:		RO	
		Message Mask bots for lower 16 bits	Message Mask bots for lower 16 bits		
	15:10	Reserved			
		Access:		RO	
		Reserved			
	9	Power context save			
		Access:	R/W Set		
		Power Context Save Request			
		1'b0 : Power context save is not being requested			
		1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.			
		CPONIT Sen-clears this bit upon sampling.			
	8:0	Power Context Save request crdit count			
		Access:	R,	/W	
		QWord Credits for Power Context Save Request			
		Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least)			
		Maximum Credits = 511: Unit may send 511 QWord pairs A OWord pair is defined as a 32-bit register address and the corresponding 32-bits of register.			
		A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed			
		by 32-bit NOOP) and will consume one QWor		`	
		Only valid with PWRCTX_SAVE_REQ (Bit9).			



PP_CONTROL

		PP_C	ONTROL			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec	BSpec			
Default \	/alue:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address:		C7204h-C7207h				
Name:		Panel Power Control				
ShortNa	me:	PP_CONTROL				
Power:		Always on				
Reset:		soft				
DWord	Bit		Description			
0	31:16	Reserved				
	15:9	Reserved				
		Format:		MBZ		
	8:4	Reserved				
		Format:		MBZ		
	3	VDD Override This bit is used to force on VDD for th occur without enabling the panel power to be asserted before accessing AUX p	er sequence. This is	•		
		Value		Name		
		0b	Not Force			
		1b	Force			
		Restriction				
		When software clears this bit from '1' cycle delay is met before setting this b		override) it must ensure that T4 power		
	2 Backlight Enable This field enables the backlight when hardware is in the correct panel power sequence sta			orrect panel power sequence state.		
		Value		Name		
		0b	Disable			
		1b	Enable			
		.~	Litable			



				PP CONTROL		
	1	Power Down on Reset This field selects whether the panel will run the power down sequence when a reset is detected				
			alue	Name		
		0b		Do not run power down on reset		
		1b		Run power down on reset		
				Programming Notes		
		Setting	power	down on reset is recommended for panel protection.		
	0	Power State Target This field sets the panel power state target. It can be written at any time and takes effect at the completion of any current power cycle.				
		Value	Name	Description		
		0b	Off	If panel power is currently on, the power off sequence starts immediately. If a power on sequence is currently in progress, the power off sequence starts after the power on state is reached, which may include a power cycle delay.		
		1b	On	If panel power is currently off, the power on sequence starts immediately. If a power off sequence is currently in progress, the power on sequence starts after the power off state is reached and the power cycle delay is met.		
				Posterior and a second a second and a second a second and		
				Restriction		
		A corre	ect Powe	er Cycle Delay value must be programmed before enabling panel power.		



PP DIVISOR

PP_DIVISOR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x0004AF00 Access: R/W

Size (in bits): 32

Address: C7210h-C7213h

Name: Panel Power Cycle Delay and Reference Divisor

ShortName: PP_DIVISOR
Power: Always on
Reset: soft

This register programs the reference divisor and controls how long the panel must remain in a power off condition once powered down.

DWord	Bit	Description			
0	31:8 Reference divider				
		Default Value: 0004AFh 24 MHz			
		This field provides the value of the divider used for the creation of the panel timer reference			
		clock. The output of the divider is used as the time base (100 us) for all other timers. The value			
	should be (100 * Ref clock frequency in MHz / 2) - 1. Restriction				
	The value of zero must not be used.				
	7:5	Reserved			
		Format: MBZ			
	4:0	Power Cycle Delay			
		Default Value: 00000b 0mS			
		Power cycle delay. Programmable value of time panel must remain in a powered down state after powering down. This provides the time delay for the eDP T12 time value; the shortest time from panel power disable to power enable. If a panel power on sequence is attempted during this delay, the power on sequence will not commence until the delay is complete. The time unit used is the 100 ms timer. This register needs to be programmed to a "+1" value. For instance to achieve 400mS, program a value of 5. Writing a value of 0 selects no delay or is used to abort the delay if it is active.			
		Restriction			
		A correct value must be programmed before enabling panel power.			



PP_OFF_DELAYS

PP_OFF_DELAYS					
Register Space:		MMIO: 0/2/0			
Source:		BSpec			
Default Value:		0x00000000			
Access:		R/W			
Size (in bits):		32			
Address:		C720Ch-C720Fh	C720Ch-C720Fh		
Name:		Panel Power Off Sequencing Delays			
ShortNa	me:	PP_OFF_DELAYS			
Power:		Always on	Always on		
Reset:		soft			
DWord	Bit	Description			
0	31:29	Reserved			
		Format:	MBZ		
	28:16	Power Down delay This fields provides the delay during power down. Software programs this field with the time delay for the eDP T10 time value; the time from source ending valid video data to source disabling panel power. Software controls the source valid video data output. The time unit is 100us.			
	15:13	Reserved			
		Format:	MBZ		
	12:0	Backlight Off to Power Down This field provides the backlight off to power down delay. Software programs this field with the time delay for the eDP T9 time value; the time from backlight disable to source ending valid video data. Software controls the backlight disable and source valid video data output. The time unit is 100us.			



PP_ON_DELAYS

		PP_ON_DELAYS			
Register Space:		MMIO: 0/2/0			
Source:		BSpec			
Default '	Value:	0x00000000			
Access:		R/W			
Size (in I	oits):	32			
Address		C7208h-C720Bh			
Name:		Panel Power On Sequencing Delays			
ShortNa	me:	PP_ON_DELAYS			
Power:		Always on			
Reset:		soft			
DWord	Bit	Description			
0	31:29	Reserved			
		Format:	MBZ		
28:16 Power Up Delay This field provides the delay during panel power up. Software programs this field with the delay for eDP T3; the time from enabling panel when the sink HPD and AUX channel should be ready. Software controls when AUX channel transactions start. The time unit is 100us.			<u> </u>		
	15:13	Reserved			
		Format:	MBZ		
12:0 Power On to Backlight On This field provides the power on to backlight enable delay. Software controls the source valid video data output and can enable has been met. Hardware will not allow the backlight to enable until after the power delay have passed. The time unit is 100us.			nd can enable backlight after this delay		



PP_STATUS

PP_STATUS						
Register	Register Space:		IMIO: 0,	/2/0		
Source:			BSpec			
Default V	'alue:		k000000	000		
Access:		R				
Size (in b	its):	32	2			
Address:		C.	7200h-0	7203h		
Name:		Pa	anel Pov	wer Statı	ıs	
ShortNar	ne:	PI	P_STATU	JS		
Power:		А	lways o	n		
Reset:		SC	oft			
DWord	Bit				Description	
0	31	Panel P	ower O	n Status	3	
		Value	Name		Descrip	ition
		0b	Off	Panel p	ower down has completed. A powe	er cycle delay may be currently active.
		1b	On	Panel is	currently powered up or is current	tly in the power down sequence.
		Programming Notes				
		Software is responsible for enabling the embedded panel display only at the correct point as defined in the mode set sequence.				
	30	Reserved				
		Format: MBZ				
	29:28	Power S	Sequen	ce Prog	ress	
		Value	Na	ame	Des	scription
		00b	None		Panel is not in a power sequence	
		01b	Power	Up	Panel is in a power up sequence (may include power cycle delay)
		10b	Power	Down	Panel is in a power down sequence	ce
		11b	Reserv	ed	Reserved	
	27		-	elay Act	ive ur after a panel power down seque	ence or after a hardware reset.
			Value			Name
		0b			Not Active [Default]	
		1b			Active	
	26:4	Reserve	ed			,
		Format	:			MBZ
	3:0	Reserve	ed	<u></u>		

Command Reference: Registers



PPGTT Page Fault Data Registers

PP_PFD[0:31] - PPGTT Page Fault Data Registers

Register Space: MMIO: 0/2/0

Source: RenderCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 04580h

The GTT Page Fault Log entries can be read from these registers.

4580h-4583h: Fault Entry 0

•••

45FCh-45FFh: Fault Entry 31

DWord	Bit	Description		
0	31:12	Fault Entry Page Address		
Format: GraphicsAc		GraphicsAddress[31:12]		
			the bit in the GTT Page Fault Ind	ault Log entry. This field will contain a cation Register corresponding with the
	11:0	Reserved		
		Format:		MBZ



Predicate Rendering Data Result

MI_PREDICATE_RESULT - Predicate Rendering Data Result

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02418h

Valid Projects:

DWord	Bit	Description		
0	31:1	Reserved		
		Format:	MBZ	
	0	MI_PREDICATE_RESULT This bit is the result of the last MI_PREDICATE.		



Predicate Rendering Data Result 1

MI	_PR	REDICATE_RESULT_1 - Predicate Rendering Data Result 1			
Register	Space	e: MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		0241Ch-0241Fh			
Name:		Predicate Rendering Data Result 1			
ShortNa	me:	MI_PREDICATE_RESULT_1_RCSUNIT			
Address:		1241Ch-1241Fh			
Name:		Predicate Rendering Data Result 1			
ShortNa	me:	MI_PREDICATE_RESULT_1_VCSUNIT0			
Address:		1A41Ch-1A41Fh			
Name:		Predicate Rendering Data Result 1			
ShortNa	me:	MI_PREDICATE_RESULT_1_VECSUNIT			
Address:		1C41Ch-1C41Fh			
Name:		Predicate Rendering Data Result 1			
ShortNa	me:	MI_PREDICATE_RESULT_1_VCSUNIT1			
Address:		2241Ch-2241Fh			
Name:		Predicate Rendering Data Result 1			
ShortNa	me:	MI_PREDICATE_RESULT_1_BCSUNIT			
DWord	Bit	Description			
0	31:1	Reserved			
		Format: PBC			
	0	I_PREDICATE_RESULT_1 his bit is used to predicate MI_BATCH_BUFFER_START commands in the RCS command stream. hage Model: MI_MATH command will be used to do some ALU operations over GPR followed by MI_LOAD_REGISTER_REGISTER to move the result from GPR to MI_PREDICATE_RESULT_1.			



Predicate Rendering Data Result 2

MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2 Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 023BCh-023BFh Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_RCSUNIT Valid Projects: Address: 123BCh-123BFh Name: Predicate Rendering Data Result 2 MI_PREDICATE_RESULT_2_VCSUNIT0 ShortName:

Valid Projects:

Address: 1A3BCh-1A3BFh

Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_VECSUNIT

Valid Projects:

Address: 1C3BCh-1C3BFh

Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_VCSUNIT1

Valid Projects:

Address: 223BCh-223BFh

Name: Predicate Rendering Data Result 2 ShortName: MI_PREDICATE_RESULT_2_BCSUNIT

Valid Pro	Valid Projects:					
DWord	Bit	Description				
0	31:1	Reserved				
		Format:	Format: MBZ			
	0	This bit mu	CATE_RESULT_2 ust be loaded with by SW based on GT mode of operation. This register must be loaded bely before using MI_SET_PREDICATE command.			
		Value	alue Name Description			
		0h	[Default] Indicates GT2 mode and lower slice is disabled.			
		1h		Indicates GT3 mode and lower	slice is enabled.	

Command Reference: Registers



Predicate Rendering Data Storage

MI_PREDICATE_DATA - Predicate Rendering Data Storage

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02410h-02417h

Valid Projects:

DWord	Bit	Description		
0	63:32	MI_PREDICATE_DATA_UDW		
		This register is used either as computed value based off the MI_PREDICATE_SRC0 and		
		MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.		
	31:0	MI_PREDICATE_DATA_LDW		
		This register is used either as computed value based off the MI_PREDICATE_SRC0 and		
		MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.		



Predicate Rendering Temporary Register0

MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02400h-02407h

Valid Projects:

DV	Vord	Bit	Description
	0	63:0	MI_PREDICATE_SRC0
			This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.

Command Reference: Registers



Predicate Rendering Temporary Register1

MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 02408h-0240Fh

DWord	Bit	Description
0	63:0	MI_PREDICATE_SRC1
		This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



Preemption Hint

PREEMPTION_HINT - Preemption Hint				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	024BCh-024BFh			
Name:	Preemption Hint			
ShortName:	PREEMPTION_HINT_RCSUNIT			
Address:	124BCh-124BFh			
Name:	Preemption Hint			
ShortName:	PREEMPTION_HINT_VCSUNIT0			
Address:	1A4BCh-1A4BFh			
Name:	Preemption Hint			
ShortName:	PREEMPTION_HINT_VECSUNIT			
Address:	1C4BCh-1C4BFh			
Name:	Preemption Hint			
ShortName:	PREEMPTION_HINT_VCSUNIT1			
Address:	224BCh-224BFh			
Name:	Preemption Hint			
ShortName:	PREEMPTION_HINT_BCSUNIT			
	Description	Source		
This register contains the Head pointer offset in to the Ring Buffer or the Dword aligned Graphics address in to the Batch Buffer corresponding to either MI_ARB_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, RCS will honor UHPTR only on parsing MI_ARB_CHK at Preemption Hint Address.				



PREEMPTION	HINT -	Preemption	Hint
-------------------	--------	-------------------	------

This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation

RenderCS

- MI ARB CHECK
- MI_WAIT_FOR_EVENT
- MI_SEMAPHORE_WAIT
- 3D PRIMITIVE
- GPGPU WALKER
- MEDIA_STATE_FLUSH
- PIPE_CONTROL (Only in GPGPU mode of pipeline selection)
- MI ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)
- MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation

BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

- MI ARB CHECK
- MI WAIT FOR EVENT
- MI_SEMAPHORE_WAIT

Programming Notes

Programming Restriction:

Ring BUffer Mode Of Scheduling: This register must NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHECK in command stream. Programmer has to ensure that RCS Preemption Hint register gets programmed before UHPTR is programmed and well before RCS crosses the corresponding execution point. Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.

This register must NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preemption to match behvioral functional models.

User must ensure the Preempted Hint Address programmed matches either Ring Head Offset or Batch Buffer Graphics Virtual Address and not both of them.

User must also ensure the Preempted Hint Address[19:0] programmed matches either Ring Head Offset[19:0] or Batch Buffer Graphics Virtual Address[19:0] and not both of them.

DWord	Bit	Description			
0	31:2	Preempted Hint Address			
		Format: U30			
		Format: GraphicsAddress[31:2]			
		This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring			
		Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set			
		to Batch Buffer.			



	PREEMPTION_HINT - Preemption Hint				
1	Batch	Buffer Pre	emption Hint		
	Forma	t:	Enabled		
	Value	Name	Description		
	0h	Disabled	Preemption hint is disabled in batch buffer.		
	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.		
C	Ring P	reemptio	n Hint		
	Forma	t:	Enable		
	Value	Name	Description		
	0h		Preemption hint is disabled in ring buffer.		
	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.		



Preemption Hint Upper DWord

PREEMPTION_HINT_UDW - Preemption Hint Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 024C8h-024CBh

Name: Preemption Hint Upper DWord
ShortName: PREEMPTION_HINT_UDW_RCSUNIT

Address: 124C8h-124CBh

Name: Preemption Hint Upper DWord

ShortName: PREEMPTION_HINT_UDW_VCSUNIT0

Address: 1A4C8h-1A4CBh

Name: Preemption Hint Upper DWord

ShortName: PREEMPTION_HINT_UDW_VECSUNIT

Address: 1C4C8h-1C4CBh

Name: Preemption Hint Upper DWord

ShortName: PREEMPTION_HINT_UDW_VCSUNIT1

Address: 224C8h-224CBh

Name: Preemption Hint Upper DWord

ShortName: PREEMPTION_HINT_UDW_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.

Programming Notes

Programming Restriction:This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.

DWord	Bit	Description			
0	31:16	Reserved			
		Format:		MBZ	
	15:0	Preempted Hint Address Upper DWORD			
		Format: GraphicsAddress[47:32]			
		This field contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the batch buffer when Preemption Hint is set to Batch Buffer. This field is not valid when Preemption Hint is set to Ring Buffer.			



Primitives Generated By VF

IA_PRIMITIVES_COUNT - Primitives Generated By VF

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64 Trusted Type: 1

Address: 02318h

Valid Projects:

This register stores the count of primitives generated by VF. This register is part of the context save and restore.

11113 1 0 9	This register stores the count of primitives generated by VI. This register is part of the context save and restore.				
DWord	Bit	Description			
0	63:32	IA Primitives Count Report UDW Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)			
	31:0	IA Primitives Count Report LDW Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)			

Command Reference: Registers



Private PAT

PRIV_PAT - Private PAT			
Register Space:	MMIO: 0/2/0		
Default Value:	0x00000003		
Size (in bits):	32		
Address: 040E8h			
DWord	Bit		Description
0	31:0	Private PAT	
		Default Value:	0000003h
		Access:	R/W
		Bit[31:8]: Reserved.	



Private PAT

	PRIV_PAT - Private PAT				
Register	Space	e: MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000000			
Size (in b	oits):	32			
Address:		040E8h			
DWord	Bit		Description		
0	31:0	Private PAT			
		Default Value:	00000000h		
		Access:	R/W		
state to be eLLC target only.) 01b: eLLC only. 10b: LLC only. 11b: eLLC/LLC. Bit[1:0]: (see below): 00b: Uncached with fence. 01b: Write Combining (traditional UC).		Bit[15:8]: PPGTT Private PAT. (See bit[7:0] for definition.) Bit[7:6]: Reserved. Bit[5:4]: (See below.) 00b: Age is 0. 01b: Age is 1. 10b: Age is 2. 11b: Age is 3. Bit[3:2]: (See below.) 00b: Override to eLLC Only. (This set state to be eLLC target only.) 01b: eLLC only. 10b: LLC only. 11b: eLLC/LLC. Bit[1:0]: (see below): 00b: Uncached with fence.	cting overrides the memory_object_control_state via surface		



PS CTRL

PS_CTRL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PS_WIN_SZ

By:

Address: 68180h-68183h

Name: PS Control 1
ShortName: PS_CTRL_1_A

Power: PG1 Reset: soft

Address: 68280h-68283h
Name: PS Control 1
ShortName: PS_CTRL_2_A

Power: PG1 Reset: soft

Address: 68980h-68983h

Name: PS Control 1

ShortName: PS_CTRL_1_B

Power: PG2 Reset: soft

Address: 68A80h-68A83h
Name: PS Control 1
ShortName: PS_CTRL_2_B

Power: PG2 Reset: soft

Address: 69180h-69183h
Name: PS Control 1
ShortName: PS_CTRL_1_C

Power: PG2 Reset: soft

Description



PS CTRL

The pipe scalers are used to scale the output of a display pipe or of a display plane. Pipe A and B have two scalers each and Pipe C has one.

The scaler preserves 8 bits of alpha and 10 bits of each color channel for plane scaling and 12 bits of each color channel for pipe scaling.

The scalers can be assigned to any plane (except cursor) output or the output of the display pipe (after blending and color correction, before dithering and color clamping).

The scalers support horizontal source sizes up to 4096 pixels.

The '7x5' scaler mode supports up to 2.99 in each direction.

The 'Dynamic' scaler mode supports up to 2.99 in both directions when operating on horizontal source sizes up to 2048 pixels. It will only support up to 1.99 in the vertical direction when operating on horizontal source sizes greater than 2048 pixels.

The 'NV12' scaler mode supports up to 1.99 downscaling in each direction.

Programming Notes

Driver is responsible for making sure all the plane, pipe, and scaler size registers are programmed appropriately and gets applied atomically to the same frame since hardware does not ensure an atomic update of plane, scaler, and pipe source size registers.

Restriction

Down scaling (scaler input size is larger than scaler window size) can reduce the maximum supported pixel rate for a pipe as well as increase the watermark and data buffer requirements. Refer to the Display Resolution Support page and Watermark Calculations page for detailed calculations.

Scalers must not be enabled when the horizontal source size is greater than 4096 pixels.

Scaler 1 and 2 must not be both scaling the same plane output.

When scaling a pipe, the scaler window size and position must fit within the pipe active size.

When scaling a plane, the plane position must be programmed to 0 and the scaler window size and position must fit within the pipe source size.

When scaling is enabled, the scaler input width should be a minimum of 8 pixels and the height should be minimum of 8 scanlines.

When the plane scaling is used with YUV 420 planar formats, the height should be a minimum of 16 scanlines. When using down scaling (scaler input size is larger than scaler output size) the maximum supported pixel rate will be reduced by the down scale amount.

DWord	Bit	Description		
0	31	1 Enable Scaler This field enables the scaler.		
		Value Name		
		0b Disable		
		1b Enable		
	30	Reserved		
		Format: MBZ		MBZ



PS CTRL

29:28 Scaler Mode

Value	Name	Description
00b	Dynamic	Supports 7x5 (HorizontalxVertical) filtering up to 2048 horizontal source sizes and automatically switches to 5x3 filtering for larger sizes.
01b		Supports 7x5 (HorizontalxVertical) filtering up to 4096 horizontal source sizes. In this mode the other scaler should not be enabled. This mode is supported only in Pipe A and B.

Restriction

7x5 filtering mode with horizontal source sizes greater than 2048 is supported only with Scaler 1 (PS_CTRL_1_*). And, when the Scaler 1 is used in 7x5 extended mode, the scaler 2 should not be enabled. Exended 7x5 mode is not supported in pipe C.

27:25 Scaler Binding

This field selects the where the scaling operation is done. When scaling a pipe, the pipe source size specifies the input size to the scaler. When scaling a plane, the PLANE_SIZE specifies the input size to the scaler. Any border around a scaled plane window will become transparent at the plane blender.

Value	Name	
000b	Pipe Scaler	
001b	Plane 1 Scaler	
010b	Plane 2 Scaler	
011b	Plane 3 Scaler	
100b	Plane 4 Scaler	

Restriction

The scaler input size should be atleast 8 scanlines.

Plane/Pipe scaling is not compatible with interlaced fetch mode.

Plane up and down scaling is not compatible with keying. Keying can be enabled with 1:1 plane scaling.

Plane scaling is not compatible with the Indexed 8-bit, XR_BIAS, and Floating Point source pixel formats, or any pixel values less than 0 or greater than 1.

24:23 | FILTER SELECT

This field selects filter coefficients. The medium coefficients will provide an unfiltered image when the scale factor is 1:1.

Value	Name
00b	Medium
01b	Medium
10b	Edge Enhance
11b	Bilinear

22 Reserved

Command Reference: Registers



		PS_CTRL
	Format:	MBZ
21	Reserved	
20	Reserved	
19:18	Reserved	
	Format:	MBZ
17	Reserved	
16:9	Reserved	
	Format:	MBZ
8	Reserved	
7	Reserved	
6:5	Reserved	
4:0	Reserved	
	Format:	MBZ



PS ECC STAT

PS_ECC_STAT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/WC

Size (in bits): 32

Address: 681D0h-681D3h

Name: PS ECC Status 1

ShortName: PS_ECC_STAT_1_A

Power: PG1

Reset: soft

Address: 682D0h-682D3h Name: PS ECC Status 1

ShortName: PS ECC STAT 2 A

Power: PG1 Reset: soft

Address: 689D0h-689D3h

Name: PS ECC Status 1

ShortName: PS_ECC_STAT_1_B

Power: PG2 Reset: soft

Address: 68AD0h-68AD3h

Name: PS ECC Status 1
ShortName: PS_ECC_STAT_2_B

Power: PG2 Reset: soft

Address: 691D0h-691D3h

Name: PS ECC Status 1

ShortName: PS_ECC_STAT_1_C

Power: PG2 Reset: soft

Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank. A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.

DWord	Bit	Description
0	31:24	Reserved



			what's inside		
PS_ECC_STAT					
		Format:	MBZ		
	23	Double Error Bank 7			
	22	Double Error Bank 6			
	21	Double Error Bank 5			
	20	Double Error Bank 4			
	19	Double Error Bank 3			
	18	Double Error Bank 2			
	17	Double Error Bank 1			
	16	Double Error Bank 0			
	15:8	Reserved			
		Format:	MBZ		
	7	Single Error Bank 7			
	6	Single Error Bank 6			
	5	Single Error Bank 5			
	4	Single Error Bank 4			
	3	Single Error Bank 3			
	2	Single Error Bank 2			
	1	Single Error Bank 1			
	0	Single Error Bank 0			



PS HPHASE

PS_HPHASE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of horizontal blank after armed

Update Point:

Double Buffer Armed Write to PS_WIN_SZ

By:

Address: 68194h-68197h

Name: PS Horizontal Phase 1

ShortName: PS_HPHASE_1_A

Power: PG1 Reset: soft

Address: 68294h-68297h

Name: PS Horizontal Phase 1

ShortName: PS_HPHASE_2_A

Power: PG1 Reset: soft

Address: 68994h-68997h

Name: PS Horizontal Phase 1

ShortName: PS_HPHASE_1_B

Power: PG2 Reset: soft

Address: 68A94h-68A97h

Name: PS Horizontal Phase 1

ShortName: PS_HPHASE_2_B

Power: PG2 Reset: soft

Address: 69194h-69197h

Name: PS Horizontal Phase 1

ShortName: PS_HPHASE_1_C

Power: PG2 Reset: soft

This register programs the scaler horizontal filtering initial phase.



	PS HPHASE				
The initia	he initial phase within the -0.5 to 1.5 range is supported. Refer to PS_VPHASE for programming details.				
DWord	Bit	Description			
0	31:30	Y Initial HPhase Int This field specifies the integer part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.			
	29:17	Y Initial HPhase Frac This field specifies the fractional part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.			
	16	Y Initial HPhase Trip This field specifies whether the initial trip, that may occur while applying the initial phase, is used in Y horizontal filtering. This field is ignored for non-YUV420 pixel formats.			
		Value	Name		
		16	Enable		
		0b	Disable		
	15:14	UV or RGB Initial HPhase Int This field specifies the integer part of the UV or RGB horizontal filtering initial phase.			
	13:1	UV or RGB Initial HPhase Frac This field specifies the fractional part of the UV or RGB horizontal filtering initial phase.			
	0	at may occur while applying the initial phase, is used			
		Value	Name		
		1b	Enable		
	0b		Disable		



PS_HSCALE

		PS __	HSCALE
Register	Space:	: MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x0000000	
Access:		RO	
Size (in b	oits):	32	
Address:		68190h-68193h	
Name:		PS Horizontal Scale 1	
ShortNa	me:	PS_HSCALE_1_A	
Power:		PG1	
Reset:		soft	
Address:		68290h-68293h	
Name:		PS Horizontal Scale 1	
ShortNa	me:	PS_HSCALE_2_A	
Power:		PG1	
Reset:		soft	
Address:		68990h-68993h	
Name:		PS Horizontal Scale 1	
ShortNa	me:	PS_HSCALE_1_B	
Power:		PG2	
Reset:		soft	
Address:		68A90h-68A93h	
Name:		PS Horizontal Scale 1	
ShortNa	me:	PS_HSCALE_2_B	
Power:		PG2	
Reset:		soft	
Address:		69190h-69193h	
Name:		PS Horizontal Scale 1	
ShortName:		PS_HSCALE_1_C	
Power:		PG2	
Reset:		soft	
DWord	Bit		Description
0	31:18	Reserved	
		Format:	MBZ



PS_HSCALE				
17:15	HScale Int			
	Access:	RO		
	This field gives the integer part of the horizontal scaling factor divided by the oversampling rate. HSCALE_INT = int(src width/dest width)			
14:0	HScale Frac			
	Access:	RO		
	This field gives the fractional part of the horizontal scaling factor divided by the oversampling rate. HSCALE_FRAC = int(((src width/dest width)-HSCALE_INT)*2^^15)			



PS PWR GATE

PS_PWR_GATE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PS_WIN_SZ

By:

Address: 68160h-68163h

Name: Power Gate Control 1
ShortName: PS_PWR_GATE_1_A

Power: PG1 Reset: soft

Address: 68260h-68263h

Name: Power Gate Control 1
ShortName: PS_PWR_GATE_2_A

Power: PG1 Reset: soft

Address: 68960h-68963h

Name: Power Gate Control 1
ShortName: PS_PWR_GATE_1_B

Power: PG2 Reset: soft

Address: 68A60h-68A63h

Name: Power Gate Control 1
ShortName: PS_PWR_GATE_2_B

Power: PG2 Reset: soft

Address: 69160h-69163h

Name: Power Gate Control 1
ShortName: PS_PWR_GATE_1_C

Power: PG2 Reset: soft

DWord Bit Description



	PS_PWR_GATE				
0	31	Reserved			
	30:6	Reserved			
		Format:	MBZ		
	5	Reserved			
		Format:	MBZ		
	4:3	Settling Time Time for RAMs in a given filter group	retling Time ne for RAMs in a given filter group to settle after they are powered up.		
		Value	Name		
		00b	32 cdclks		
		01b	64 cdclks		
10b 96 cdclks		10b	96 cdclks		
		11b	128 cdclks		
2 Reserved Format:		Reserved			
		Format:	MBZ		
	1:0	SLPEN Delay Delay between sleep enables of indiv	idual banks of RAMs.		
		Value	Name		
00b 01b		00b	8 cdclks		
		01b	16 cdclks		
10b 24 cdclks			24 cdclks		
11b 32 cdclks		32 cdclks			



PS VPHASE

PS VPHASE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PS_WIN_SZ

By:

Address: 68188h-6818Bh

Name: PS Vertical Phase 1 ShortName: PS_VPHASE_1_A

Power: PG1 Reset: soft

Address: 68288h-6828Bh

Name: PS Vertical Phase 1

ShortName: PS_VPHASE_2_A

Power: PG1 Reset: soft

Address: 68988h-6898Bh

Name: PS Vertical Phase 1

ShortName: PS_VPHASE_1_B

Power: PG2 Reset: soft

Address: 68A88h-68A8Bh

Name: PS Vertical Phase 1

ShortName: PS_VPHASE_2_B

Power: PG2 Reset: soft

Address: 69188h-6918Bh

Name: PS Vertical Phase 1

ShortName: PS_VPHASE_1_C

Power: PG2 Reset: soft



PS VPHASE

This register programs the scaler vertical filtering initial phase. The programming of this register is ignored in the pipe scaler PF/ID fetch mode, and the pipe scaler is responsible for applying the appropriate vertical phase to the proper frame when interlacing.

The initial phase within the -0.5 to 1.5 range is supported.

Programming +ve intital phase:

- Initial Phase Trip = 1b
- Initial Phase Int = Desired Initial Phase Int
- Initial Phase Frac = Desired Initial Phase Frac

Programming -ve initial phase:

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 Desired Initial Phase Frac

For example, -0.25 initial phase should be programmed as

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 0.25 = 0.75

DWord	Bit	Description		
0	31:30	Y Initial VPhase Int This field specifies the integer part of the Y vertical filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formation.		
	29:17	P:17 Y Initial VPhase Frac This field specifies the fractional part of the Y vertical filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats. Y Initial VPhase Trip This field specifies the whether the initial trip, that may occur while applying the initial phase, used in Y vertical filtering. This field is ignored for non-YUV420 pixel formats. Value Name		
	16			
	1b Used			
0b Not Used			Not Used	
		JV or RGB Initial VPhase Int This field specifies the integer part of the UV or RGB vertical filtering initial phase.		
	13:1	UV or RGB Initial VPhase Frac This field specifies the fractional part of the UV or RGB vertical filtering initial phase.		



PS_VPHASE				
0	UV or RGB Initial VPhase Trip This field specifies whether the initial tused in UV or RGB vertical filtering.	rip, that may occur while applying the initial phase, is		
Value Name				
	1b	Used		
	0b	Not Used		



PS_VSCALE

		PS_VSCALE
Register	Space:	MMIO: 0/2/0
Source:		BSpec
Default Value:		0x0000000
Access:		RO
Size (in b	oits):	32
Address:		68184h-68187h
Name:		PS Vertical Scale 1
ShortNa	me:	PS_VSCALE_1_A
Power:		PG1
Reset:		soft
Address:		68284h-68287h
Name:		PS Vertical Scale 1
ShortNa	me:	PS_VSCALE_2_A
Power:		PG1
Reset:		soft
Address:		68984h-68987h
Name:		PS Vertical Scale 1
ShortNa	me:	PS_VSCALE_1_B
Power:		PG2
Reset:		soft
Address:		68A84h-68A87h
Name:		PS Vertical Scale 1
ShortNa	me:	PS_VSCALE_2_B
Power:		PG2
Reset:		soft
Address:		69184h-69187h
Name:		PS Vertical Scale 1
ShortName:		PS_VSCALE_1_C
Power:		PG2
Reset:		soft
DWord	Bit	Description
0	31:18	Reserved
		Format: MBZ



	PS_VSCALE				
17:15	VScale Int				
	Access:	RO			
	This field gives the integer part of the vertical scale factor. VSCALE_INT = int(src height/(interlace x dest height)) Interlace = 1/2 in interlace modes, 1 in progressive modes.				
14:0	VScale Frac				
	Access:	RO			
	This field gives the fractional part of the vertical scale factor. VScheight/(interlace x dest height)-VSCALE_INT)*2^^15) Interlace = progressive modes.	_			



PS WIN POS

PS WIN POS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to PS_WIN_SZ

By:

Address: 68170h-68173h

Name: PS Window Position 1
ShortName: PS_WIN_POS_1_A

Power: PG1 Reset: soft

Address: 68270h-68273h

Name: PS Window Position 1

ShortName: PS_WIN_POS_2_A

Power: PG1 Reset: soft

Address: 68970h-68973h

Name: PS Window Position 1
ShortName: PS_WIN_POS_1_B

Power: PG2 Reset: soft

Address: 68A70h-68A73h

Name: PS Window Position 1
ShortName: PS_WIN_POS_2_B

Power: PG2 Reset: soft

Address: 69170h-69173h

Name: PS Window Position 1

ShortName: PS_WIN_POS_1_C

Power: PG2 Reset: soft



PS WIN POS

Coordinates are determined with a value of (0,0) being the upper left corner of the display device (rotation does not affect this).

Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size >= PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size >= PS window position + PS window size.

DWord	Bit	Description		
0	31:29	Reserved		
		Format:	MBZ	
28:16 XPOS This field specifies the horizontal coordinate in pixels of the upper left mo scaled output window.			of the upper left most pixel of the	
	15:12	2 Reserved		
		Format:	MBZ	
	11:0	This field specifies the vertical coordinate in lines of the upper left most pixel of the scaled output window. Restriction		
	Bit 0 must be zero for interlaced modes.			



PS_WIN_SZ

PS_WIN_SZ Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Access: **Double Buffered** Size (in bits): 32 **Double Buffer** Start of vertical blank **Update Point:** Address: 68174h-68177h Name: PS Window Size 1 ShortName: PS_WIN_SZ_1_A Power: PG1 Reset: soft Address: 68274h-68277h Name: PS Window Size 1 ShortName: PS_WIN_SZ_2_A Power: PG1 Reset: soft Address: 68974h-68977h Name: PS Window Size 1 ShortName: PS_WIN_SZ_1_B Power: PG2 Reset: soft Address: 68A74h-68A77h Name: PS Window Size 1 ShortName: PS_WIN_SZ_2_B Power: PG2 Reset: soft Address: 69174h-69177h Name: PS Window Size 1 ShortName: PS_WIN_SZ_1_C Power: PG2 Reset: soft

This register specifies the size in pixels of the scaled output window. A programmed value of (100, 100) will result in scaled output window of size 100x100 pixels.

Writes to this register arm PS registers on this pipe. After arming, any write to other PS registers will disarm all PS registers. Subsequent write to this register will arm them again.



PS_WIN_SZ

Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size >= PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size >= PS window position + PS window size.

DWord	Bit	Description	
0	31:29	Reserved	
		Format:	MBZ
28:16 XSIZE This field specifies the horizontal size in pixels of the scaled output wind			
	15:12	Reserved	
		Format:	MBZ
	11:0	YSIZE This field specifies the vertical size in scan lines of the Restriction	ne scaled output window.
		Bit 0 must be zero for interlaced modes.	



PS Depth Count

PS_DEPTH_COUNT - PS Depth Count

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02350h

This register stores the value of the count of samples that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.

DWord	Bit	Description	
01	63:32	Depth Count UDW	
		This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.	
	31:0	Depth Count LDW This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.	



Source:

PS Depth Count for Slice0

PS_DEPTH_COUNT_SLICE0 - PS Depth Count for Slice0

Register Space: MMIO: 0/2/0

Default Value: 0x0000000, 0x00000000

RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022D8h

This register stores the value of the count of pixels that have passed the depth test in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:32	Depth Count UDW
		This register reflects the total number of pixels that have passed the depth test in SliceO(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	Depth Count LDW This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



PS Depth Count for Slice1

PS_DEPTH_COUNT_SLICE1 - PS Depth Count for Slice1

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022F8h

This register stores the value of the count of pixels that have passed the depth test in Slice1. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01	63:32	Depth Count UDW
		This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	Depth Count LDW This register reflects the total number of pixels that have passed the depth test in Slice1(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



PS Depth Count for Slice2

PS_DEPTH_COUNT_SLICE2 - PS Depth Count for Slice2

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02450h

This register stores the value of the count of pixels that have passed the depth test in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description	
01	63:32	Depth Count UDW This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.	
	31:0	Depth Count LDW This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.	



PS Depth Count for Slice3

PS_DEPTH_COUNT_SLICE3 - PS Depth Count for Slice3

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02460h

This register stores the value of the count of pixels that have passed the depth test in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description		
01	63:32	Depth Count UDW		
		This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when		
		statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for		
		details. Pixels that pass the depth test but fail the stencil test will not be counted.		
	31:0	Depth Count LDW		
		This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when		
		Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for		
		details. Pixels that pass the depth test but fail the stencil test will not be counted.		



PS Invocation Count

PS_INVOCATION_COUNT - PS Invocation Count

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W 64 Size (in bits): Trusted Type:

Address		02348h
DWord	Bit	Description
01	63:32	PS Invocation Count UDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	PS Invocation Count LDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



PS Invocation Count for Slice0

PS_INVOCATION_COUNT_SLICE0 - PS Invocation Count for Slice0

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 022C8h

This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description	
01	63:32	PS Invocation Count UDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.	
	31:0	PS Invocation Count LDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.	



Source:

PS Invocation Count for Slice1

PS_INVOCATION_COUNT_SLICE1 - PS Invocation Count for Slice1

Register Space: MMIO: 0/2/0

Default Value: 0x00000000, 0x00000000

RenderCS

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 022F0h

This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW.Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).

DWord	Bit	Description
01 63:32 PS Re tha		PS Invocation Count UDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	PS Invocation Count LDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



PS Invocation Count for Slice2

PS_INVOCATION_COUNT_SLICE2 - PS Invocation Count for Slice2

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02448h

This register stores the value of the count of pixels that get shaded in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description		
01	63:32 PS Invocation Count UDW			
		Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.		
	31:0	PS Invocation Count LDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.		



PS Invocation Count for Slice3

PS_INVOCATION_COUNT_SLICE3 - PS Invocation Count for Slice3

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02458h

This register stores the value of the count of pixels that get shaded in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description	
01	63:32	PS Invocation Count UDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspathat need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actu count of PS threads since a single thread may process up to 32 pixels.	
	31:0	PS Invocation Count LDW Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.	



PSR_EVENT

			PSR_EVENT			
Register	Space:	MMIO: 0/2/0	MMIO: 0/2/0			
Source:		BSpec				
Default V	'alue:	0x0000000				
Access:		R/WC				
Size (in b	its):	32	32			
Address:		6F848h-6F84Bh				
Name:		Transcoder EDP	PSR Event Mask			
ShortNar	ne:	PSR_EVENT_EDF				
Valid Pro	jects:					
Power:	,	PG1				
Reset:		soft				
This register captures the event that caused an estimate will need to clear these events.			ts.			
DWord	Bit	<u> </u>	Descriptio	n		
0	31:18					
-		Format:				
	17	PSR2 watch dog tim	er expire	D 0.440		
		Access:	· · · · · · · · · · · · · · · · · · ·	R/WC		
		by writing with a 1.	iich is set when the PSR2 watch	dog timer expires, causing PSR exit. Clear		
		Value		Name		
		0b	Condition Not Detected			
		1b	Condition Detected			
16 P		PSR2 Disable				
		Access:		R/WC		
	This is a sticky bit which is set when the PSR2 is di a 1.		ich is set when the PSR2 is disal	oled, causing PSR exit. Clear by writing with		
		a 1.				
		a 1. Value		Name		
			Condition Not Detected	Name		



		PSR_EVENT				
15	Selective Update Dirty FIFO Underrun					
	Access:	R/WC				
	-	ich is set when the selective update dirty/clean FIFO Underruns, causing				
	PSR exit. Clear by writ					
	Value	Name				
	0b	Condition Not Detected				
	1b	Condition Detected				
14	Selective Update CR					
	Access:	R/WC				
	_	ich is set when the selective update CRC FIFO Underruns, causing PSR exit.				
	Clear by writing with a					
		Name Condition Not Detected				
	0b					
		1b Condition Detected				
13						
	Format: MBZ					
12	Graphics Reset					
	Access:	R/WC				
	-	ich is set when a graphics reset causes PSR exit. Clear by writing with a 1.				
	Value	Name				
	0b	Condition Not Detected				
	1b	Condition Detected				
11	PCH Interrupt					
	Access:	R/WC				
		ich is set when a PCH Interrupt causes PSR exit. Clear by writing with a 1.				
	Value	Name				
	0b	Condition Not Detected				
	1b	Condition Detected				
10	Memory Up					
	Access:	R/WC				
	_	ich is set when a PCU memup up event causes PSR exit. Clear by writing				
	with a 1. Value	Name				
	0b	Condition Not Detected				
	1b	Condition Not Detected Condition Detected				
	LIU	Condition Detected				



		PSR EVENT					
9	Front Buffer Modify						
	Access:		R/WC				
		ich is set when a front buffer m	nodify causes PSR exit. Clear by writing with				
	a 1.						
	Value	C. I''. N. D I	Name				
	0b	Condition Not Detected					
	1b	Condition Detected					
8	Watch dog timer ex	pire	DAME				
	Access:	ich is sat whan the DSD watch o	R/WC dog timer expires, causing PSR exit. Clear by				
	writing with a 1.	ich is set when the FSK watch t	dog timer expires, causing F3K exit. Clear by				
	Value		Name				
	0b	Condition Not Detected					
	1b	Condition Detected					
7	Reserved						
	Format:		MBZ				
6	Pipe Registers Update						
	Access:		R/WC				
	This is a sticky bit which is set when a display pipe register update causes PSR exit. Clear by						
	writing with a 1.						
5	Register Update						
	Access:		R/WC				
	This is a sticky bit wh	ich is set when a non-pipe regi	ster update causes PSR exit. Clear by writing				
	with a 1.	1					
	Value		Name				
	0b	Condition Not Detected					
	1b	Condition Detected					
4	Reserved						
3	KVMR session enable	e	T .				
	Access: R/WC						
	This is a sticky bit which is set when a KVMR session is enabled, causing PSR exit. Clear by writing with a 1.						
	Value		Name				
	0b	Condition Not Detected					
	1b	Condition Detected					
		Condition Detected					



		PSR_EVENT			
2	VBI enable				
	Access:		R/WC		
	This is a sticky bit wh by writing with a 1.	ich is set when vblank or vsync	interrupt is enabled, causing PSR exit. Clear		
	Value		Name		
	0b	Condition Not Detected			
	1b	Condition Detected			
1	LPSP mode exit				
	Access:		R/WC		
	This is a sticky bit which is set when LPSP mode is exited, causing PSR exit. This bit is reserved for DDIs Clear by writing with a 1.				
	Value		Name		
	0b	Condition Not Detected			
	1b	Condition Detected			
0	SRD disable				
	Access:		R/WC		
	This is a sticky bit wh with a 1.	ich is set when SRD enable is c	leared, causing PSR exit. Clear by writing		
	Value		Name		
	0b	Condition Not Detected			
	1b	Condition Detected			



PSR_MASK

PSR MASK

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x04008000

Access: R/W Size (in bits): 32

Address: 60860h-60863h

Name: Transcoder A PSR Event Mask

ShortName: PSR_MASK_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61860h-61863h

Name: Transcoder B PSR Event Mask

ShortName: PSR_MASK_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62860h-62863h

Name: Transcoder C PSR Event Mask

ShortName: PSR_MASK_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F860h-6F863h

Name: Transcoder EDP PSR Event Mask

ShortName: PSR_MASK_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

Some of the masking is controlled here and some in the PIPE_MISC register. There is one instance of this register format per each transcoder A/B/C/EDP.

Restriction

Only bit 30 (Idle Frame Override) can be changed while PSR or PSR2 is enabled. The other fields must not be changed while PSR or PSR2 is enabled.



DWord	Bit				Description	
0	31:30	Idle Fran	ne Override			
		This field	overrides the ent	ry/exit	t conditions to force PSR or PSR2 Deep Sleep entry/exit.	
		Value	Name		Description	
		00b,01b	No Override	D	o not override. Use regular entry and exit conditions.	
		10b	Force Idle Frame	F	orce Idle Frames to force PSR entry or PSR2 Deep Sleep	
		11b	Force Non-Idle Frame		orce Non-Idle Frames to force PSR exit or exit from PSR2 Deep Sleep	
	29	Reserved	ı			
		Format:			MBZ	
	28	Mask Ma	ax Sleep			
			•	c for tl	he max sleep time event.	
			Value		Name	
		0b			Not Masked	
		1b			Masked	
	27	Mask LP	SP			
		This field controls the mask for the low power single pipe event. This field is ignored by				
		transcoder A/B/C.			N.	
		Value			Name	
		0b			Not Masked	
		1b			Masked	
	26	Mask Memup This field controls the mask for the memory up event.				
		Value	Name		Description	
		0b N	Not Masked		·	
		1b N	Masked [Default]	Mask	ted - will not be considered in PSR idleness tracking (default)	
	25	Mask Ho			<u> </u>	
				c for tl	he hotplug event.Not used in PSR2 Deep Sleep entry/exit.	
			Value		Name	
		0b			Not Masked	
		1b			Masked	
	24	Mask FBC Modify				
		This field controls the mask for the FBC front buffer modify event.				
			Value		Name	
		0b			Not Masked	
		1b			Masked	
	23:17	Reserved	1			
		Format:			MBZ	



		PS	SR MASK	
16	Mask Display Reg Write This field controls the mask for the register write event.			
	Value		Name	
	0b		Not Masked	
	1b		Masked	
15	Exit on Pixel Underrun This field controls the mask for exit on pixel underrun.			
	Value		Name	
	0b	Not M	Nasked	
	1b Maske		ked [Default]	
14:1	Reserved			
	Format:		MBZ	
0	Global Mask This field is no longer used. The global mask function m		global mask function moved to 0x42084 bit 0.	
	Value		Name	
	0b		Not Masked	
	1b		Masked	



PSR2_CTL

PSR2 CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00002811

Access: R/W Size (in bits): 32

Address: 6F900h-6F903h

Name: Transcoder EDP PSR2 Control

ShortName: PSR2_CTL_EDP

Power: PG1 Reset: soft

Programming Notes

To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.

Restriction

Only the PSR2 Enable can be changed while PSR2 is enabled. The other fields must not be changed while PSR2 is enabled. Selective Update Tracking Enable must be set before or along with PSR2 enable.

PSR2 is supported for pipe active sizes up to 3640 pixels and vertical active sizes up to 2304 lines.

DWord	Bit	D	escription			
0	31	PSR2 Enable				
			elf Refresh function. Updates will take place at the			
		start of the next vertical blank. The port will				
		Value	Name			
		0b	Disable			
		1b	Enable			
		Progra	amming Notes			
		Set 0x42080 bit 3 = 1 before enabling PSR2. The register can safely remain set when disabled.				
	Restriction					
		PSR2 must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.				
		PSR2 must not be enabled together with Interlacing, Black Frame Insertion (BFI), Compression Mode, or S3D.				



	PSR	2_CT	TL .			
30	Selective Update Tracking Enable	Selective Update Tracking Enable				
	Access:	Double	le Buffered			
	Double Buffer Update Point:	Start of	f vertical blank OR transcoder disabled			
	This field enables the Selective Updareffect at the next vertical blank.	te Tracki	king Mechanism. Updates to this field wi	ll take		
	Value		Name			
	0b	С	Disable			
	1b	E	Enable			
		Res	estriction			
	This field must be enabled anytime be along with or anytime after PSR2 disa		or along with PSR2 Enable. It must be dis	abled		
29	Context restore to PSR2 Deep Sleep This field restores eDP context to PSR	•				
	Value	L Deep	Name			
	0b		Disable			
	1b	E	Enable			
	Restriction					
	This bit should only be used with context save restore.					
28:27	Reserved					
	Format:		MBZ			
26	Reserved					
25	Reserved					
24:20	Max SU Disable Time					
	Default Value:	0	00000b Disabled			
	This field is the maximum time to spend in PSR2 Selective update without fetching a full frame. It is programmed in increments of sixty frames. Programming all 1s gives 31x60 frames time.					
		Res	estriction			
	Programming all 0s disable the force	ed fetch	of a full frame in SU.			
19:15	Reserved					
	Format:		MBZ			



		PSR2_	CTL		
14:13	IO buffer Wake This field selects the r Buffers.	number of lines be	fore the Selective Update Region to wake the		
	Value		Name		
	00b	8 lines			
	01b	7 lines [Def	ault]		
	10b	6 lines			
	11b	5 lines			
12:11	Fast Wake This field selects the r Wake.	number of lines be	fore the Selective Update Region to send the		
	Value		Name		
	00b	8 lines	8 lines		
	01b	7 lines [Def	7 lines [Default]		
	10b	6 lines	6 lines		
	11b	5 lines			
10	Reserved				
	Format:		MBZ		
9:8	TP2 Time This field selects the	「P2 time when trai	ning the link on exit from PSR2 DeepSleep (v		
	V	alue	Name		
	00b		500us		
	01b		100us		
	10b		2.5ms		
	11b		50us		
7:4	Frames Before SU Entry				
	Default Value:	0001b 1 F	rames Before SU Entry		
	This field is the numb enabled.	er of frames it take	es to enter into Selective Update when PSR2		
2.0	Idle Frames				
3:0	idle Hallies				
3:0	Default Value:		0001b 1 idle frame		



PSR2_MAN_TRK_CTL

PSR2_MAN_TRK_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Double Buffer Start of vertical blank OR transcoder disabled

Update Point:

Address: 6F910h-6F913h

Name: Transcoder EDP PSR2 Manual Tracking Control

ShortName: PSR2_MAN_TRK_CTL_EDP

Power: PG1 Reset: soft

Programming Notes

The frame is divided into blocks of four scan lines each. SW must provide starting and ending block address of the selective update region. There can be only one selective update region in a frame. HW tracking of the selective update region will be disabled when this bit is set.

DWord	Bit	Description				
0	31	PSR2 Manual Tracking Enable This bit enables the manual tracking mode for PSR2 Selective Update.				
		Value		Name		
		0b Disable				
		1b Enable				
	30:21	SU Region Start Address This field indicates the starting block address of the selective update region.				
	20:11	SU Region End Address This field indicates the ending block address of the selective update region.				
	10:0	Reserved				
		Format:		MBZ		



PSR2 STATUS

PSR2_STATUS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 6F940h-6F943h

Name: Transcoder EDP PSR2 Status

ShortName: PSR2_STATUS_EDP

Valid Projects:

Power: PG1 Reset: soft

There is one instance of this register format per each transcoder A/B/C/EDP.

DWord Bit Description

0 31

31:28 **PSR2 State**

Access: RO

This field indicates the live state of PSR2

Value	Name	Description
0000b	IDLE	Reset state
0001b	CAPTURE	Send capture frame
0010b	CPTURE_FS	Fast sleep after capture frame is sent
0011b	SLEEP	Selective Update
0100b	BUFON_FW	Turn Buffer on and Send Fast wake
0101b	ML_UP	Turn Main link up and send SR
0110b	SU_STANDBY	Selective update or Standby state
0111b	FAST_SLEEP	Send Fast sleep
1000b	DEEP_SLEEP	Enter Deep sleep
1001b	BUF_ON	Turn ON IO Buffer
1010b	TG_ON	Turn ON Timing Generator
Others	Reserved	Reserved

27:26 Link Status

Access: RO

This field indicates the live status of the link.

Value	Name	Description
00b	Full Off	Link is fully off
01b	Full On	Link is fully on



		P:	SR2_STAT	US			
	10b	Standby		Link is in sta	andby		
	11b	Reserved		Reserved			
25	Reserved						
	Format:		MBZ				
24:20	Max Sleep Time	e Counter					
	Access:				RO		
	This field provid	les the live statu	is of the sleep tir	me counter.			
19:16	PSR2 Deep Slee	p Entry Count					
	Access:				RO		
		crement with ea	ach entry. After r		GR2 Deep Sleep has been maximum count value th		
15:9	Reserved						
	Format:			N	MBZ		
8	Sending TP2	Sending TP2					
	Access:				RO		
		tes if TP2 is curr	ently being sent				
	Value		Name		Description		
	0b	Not Sending		Not sending TP2			
	1b	Sending		Sendin	ng TP2		
7	Reserved						
6	Reserved						
5	PSR2 deep Slee	p Entry Compl	etion	1			
	Access:	vit which is set -	R/WC			writing a 15	
	to it.	This is a sticky bit which is set on PSR2 deep sleep entry completion. Clear this bit by writing a 1b to it.					
	Val	ue			Name		
	0b		Not complete				
	1b	1b		Complete			
4	PSR2 SU Entry	PSR2 SU Entry Completion					
	Access:			R/WC			
	This is a sticky b	oit which is set c	n PSR2 SU entry	completion	.Clear this bit by writing a	a 1b to it.	
	Val	ue			Name		
	0b		Not complete				
	1b Complete						



PSR2_STATUS				
:	3:0	Idle Frame Counter		
		Access:	RO	
			This field provides the live status of the idle frame counter.	



PSR2_SU_ECC_STAT

PSR2_SU_ECC_STAT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/WC Size (in bits): 32

Address: 6FA64h-6FA67h
Name: PSR2_SU ECC Status
ShortName: PSR2_SU_ECC_STAT

Power: PG1 Reset: soft

Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank. A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.

DWord	Bit	Bit Description					
0	31:24	Reserved					
		Format:	MBZ				
	23	Double Error Bank 7					
	22	Double Error Bank 6					
	21	Double Error Bank 5					
	20	Double Error Bank 4					
	19	Double Error Bank 3					
	18	Double Error Bank 2					
	17	Double Error Bank 1					
	16	Double Error Bank 0					
	15:8	Reserved					
		Format:	MBZ				
	7	Single Error Bank 7					
	6	Single Error Bank 6					
	5	Single Error Bank 5					
	4	Single Error Bank 4					
	3	Single Error Bank 3					
	2	Single Error Bank 2					
	1	Single Error Bank 1					
	0	Single Error Bank 0					



PSR2 SU STATUS

PSR2_SU_STATUS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000, 0x00000000

Access: RO Size (in bits): 96

Address: 6F914h-6F91Fh

Name: Transcoder EDP PSR2 Selective Update Status

ShortName: PSR2_SU_STATUS

Power: PG1 Reset: soft

A frame is divided into selective update blocks of four scan lines each. This register provies the count of the number of selective update blocks per frame, for the last eight frames

DWord	Bit	Description			
0	31:30	Reserved			
Format:		Format:	MBZ		
	29:20	Number of SU blocks in frame N - 2 This field indicates the number of selective update b	locks in frame N - 1.		
	19:10	Number of SU blocks in frame N - 1 This field indicates the number of selective update b	SU blocks in frame N - 1 licates the number of selective update blocks in frame N - 1.		
	9:0	Number of SU blocks in frame N This field indicates the number of selective update b	r of SU blocks in frame N Id indicates the number of selective update blocks in frame N.		
1 31:30 Reserved		Reserved			
		Format:	MBZ		
	29:20	Number of SU blocks in frame N - 5 This field indicates the number of selective update blocks in frame N - 1.			
	19:10	Number of SU blocks in frame N - 4 This field indicates the number of selective update b	locks in frame N - 1.		
	9:0	Number of SU blocks in frame N - 3 This field indicates the number of selective update b	locks in frame N.		
2	31:20	Reserved			
19:10 Number of SU blocks in frame N - 7 This field indicates the number of selective update		Format:	MBZ		
		Number of SU blocks in frame N - 7 This field indicates the number of selective update b	locks in frame N - 1.		
	9:0	Number of SU blocks in frame N - 6 This field indicates the number of selective update b	locks in frame N.		



PTE SW Fault Repair High

PTESWC_H - PTE SW Fault Repair High					
Register Space:	ter Space: MMIO: 0/2/0				
Default Value:	0x00000	0000			
Size (in bits):	32				
Address:	Address: 04104h				
DWord	Bit	Description			
0	31:0	PTE SW Fault Repair Hig	gh		
		Default Value:		0000000h	
		R/W			
		Fixed PTE entry is written by SW here.			



PTE SW Fault Repair Low

PTESWC_L - PTE SW Fault Repair Low						
Register Space:	MMIO:	MMIO: 0/2/0				
Default Value:	0x0000	0x0000000				
Size (in bits):	32					
Address: 04100h						
DWord	Bit	Bit Description				
0	31:0	PTE SW Fault Repair Low				
		Default Value:	0000000h			
		Access:	R/W			
	Fixed PTE entry is written by SW here.					



PWRCTXSAVE Message Register for Boot Controller Unit

MSG_PWRCTXSAVE - PWRCTXSAVE Message Register for Boot Controller Unit

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 0850Ch

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

Note that mask bit is the data bit offset + 16.

Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description					
0	31:10	RSVD					
		Access:		RO			
	9	Power Context Save Request					
		Access:	R/W				
		Power Context Save Request					
		1'b0: Power context save is not being requested (default).					
		1'b1: Power context save is being requested.					
		Unit needs to self-clear this bit upon sampling.					
	0.0						
	8:0	QWord Credits for Power Context Save Request					
		Access:	R/W				
		QWord Credits for Power Context Save Request.					
		Minimum Credits = 1: Unit may send 1 QWord pair (enoug	gh for	first LRI at least).			
		Maximum Credits = 511: Unit may send 511 QWord pairs.					
		A QWord pair is defined as a 32-bit register address and the					
		data. Note that the LRI header and END commands are 64	-bits €	each (32-bit command followed			
		by 32-bit NOOP) and consume one QWord credit.					
		Only valid with PWRCTXSAVE_REQ (Bit9).					



PWR WELL CTL

PWR WELL CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 45400h-45403h

Name: Power Well Control 1

ShortName: PWR_WELL_CTL1

Power: PG0 Reset: global

Address: 45404h-45407h

Name: Power Well Control 2
ShortName: PWR WELL CTL2

Power: PG0 Reset: global

Description

This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power.

PWR_WELL_CTL1 is generally used for BIOS to control power.

PWR WELL CTL2 is generally used for driver to control power.

The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable.

When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes.

The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.

This register is on the ungated clock and the chip reset, not the FLR reset.

Restriction

The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.

Power wells must be enabled and disabled following the display initialization and mode set sequences.

DWord Bit Description



		PWR_WI	ELL_CTL				
0	31	Power Well 2 Request					
		Access:	R/W				
		This field requests power well #2 to enable or disable.					
		Value	Name				
		0b	Disable				
		1b	Enable				
			Restriction				
		Power well #2 must not be enabled until Done. Power well #2 must not be enabled	after FUSE_STATUS Fuse PG1 Distribution Status is d when Power well #1 is disabled.				
•	30	Power Well 2 State					
		Access:	RO				
		This field indicates the status of power we	ell #2.	,			
		Value	Name				
		0b	Disabled				
		1b	Enabled				
	29	Power Well 1 Request					
		Access: R/W					
		This field requests power well #1 to enable or disable.					
		Value	Name				
		0b	Disable				
		1b	Enable				
		Restriction					
		Power well #1 must not be enabled until after FUSE_STATUS Fuse PG0 Distribution Status is Done. Power well #1 must not be disabled when Power well #2 is enabled.					
	28	Power Well 1 State					
		Access:	RO				
		This field indicates the status of power we	ll #1.				
		Value	Name				
		0b	Disabled				
		1b	Enabled				
	27:26	Reserved					
		Format:	MBZ				
	25:24	Reserved					
		Format:	MBZ				
	23:16	Reserved					
		Format:	MBZ				



	PWR_WELL_CTL				
15:14	Reserved				
	Format:		MBZ		
13:12	Reserved				
	Format:		MBZ		
11:10	Reserved				
	Format:		MBZ		
9	DDI D IO Power Request				
	Access:		R/W		
	This field requests power for DDI D IO to	enable or disable	2.		
	Value		Name		
	0b	Disable			
8 DDI D IO Power State					
8	DDI D IO Power State				
	Access:		RO		
	This field indicates the status of power for DDI D IO.				
	Value		Name		
	0b	Disabled			
	1b	Enabled			
7	DDI C IO Power Request				
	Access:		R/W		
	This field requests power for DDI C IO to e	enable or disable			
	Value		Name		
	0b	Disable			
	1b	Enable			
6	DDI C IO Power State		1		
	Access:		RO		
	This field indicates the status of power for	DDI C IO.			
	Value		Name		
	0b	Disabled			
	1b	Enabled			
5	DDI B IO Power Request		1		
	Access:		R/W		
	This field requests power for DDI B IO to e	enable or disable			
	Value	D: 11	Name		
	0b	Disable			
	1b	Enable			



	PWR_W	ELL	_CTL		
4	DDI B IO Power State				
	Access:				RO
	This field indicates the status of power fo	r DDI	I B IO.		
	Value				Name
	0b	Disa	abled		
	1b	Enal	bled		
3	DDI A and DDI E IO Power Request				
	Access:		R	./W	
	This field requests power for DDI A and DDI E IO to enable or disable.			sable.	
	Value				Name
	0b	ı	Disable		
	1b	I	Enable		
2	DDI A and DDI E IO Power State				
	Access:				RO
	This field indicates the status of power fo	r DDI	I A and DDI E IO	Ο.	
	Value				Name
	0b	Disa	abled		
	1b	Enal	bled		
1	Misc IO Power Request				
	Access:		R	k/W	
	This field requests power for Miscellaneo AUX channels, audio pins, and utility pin.		to enable or d	lisab	ole. Miscellaneous IO includes the
0	Misc IO Power State				
	Access:				RO
	This field indicates the status of power fo	r Mis	cellaneous IO.		



RAM Clock Gating Control 1

		RCGCTL1 - RAM Cloc	ck Gating Control 1				
Register	Spa	ce: MMIO: 0/2/0					
Source:		BSpec					
Default Value:		e: 0x00000100					
Size (in b	oits):	32					
Address:		09410h					
RAM Clo	ock G	ating Control Registers.					
DWord	Bit		Description				
0	31	USBunit RAM Clock Gating Disable					
		Access:	R/W				
		SBunit RAM Clock Gating Disable Control: : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for nctionality) : Clock Gating Disabled. (i.e., clocks are toggling, always)					
	30	VLFunit RAM Clock Gating Disable					
		Access:	R/W				
		VLFunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are to	e gated when they are not required to toggle for oggling, always)				
	29 VISunit RAM Clock Gating Disable						
		Access:	R/W				
		VISunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are to	e gated when they are not required to toggle for oggling, always)				
	28	STCunit RAM Clock Gating Disable					
		Access:	R/W				
		STCunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are to	ggling, always)				



RCGCTL1 - RAM Clock Gating Control 1 TDSunit RAM Clock Gating Disable Access: R/W TDSunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 26 VMCunit RAM Clock Gating Disable R/W Access: VMCunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 25 **QRCunit RAM Clock Gating Disable** R/W Access: QRCunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 24 | SCunit RAM Clock Gating Disable Access: R/W SCunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 23 SVLunit RAM Clock Gating Disable R/W Access: SVLunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 22 VFunit RAM Clock Gating Disable R/W Access: VFunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)

Command Reference: Registers



RCGCTL1 - RAM Clock Gating Control 1

21 URBunit RAM Clock Gating Disable

Access: R/W

URBunit RAM Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

20 GAMWunit RAM Clock Gating Disable

Access: R/W

GAMWunit RAM Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

19 | SVGunit RAM Clock Gating Disable

Access: R/W

SVGunit RAM Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

18 RCZunit RAM Clock Gating Disable

Access: R/W

RCZunit RAM Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

17 RCPBEunit RAM Clock Gating Disable

Access: R/W

RCPBEunit RAM Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

16 RCCunit RAM Clock Gating Disable

Access: R/W

RCCunit RAM Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)



RCGCTL1 - RAM Clock Gating Control 1 PSDunit RAM Clock Gating Disable Access: R/W PSDunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 14 MTunit RAM Clock Gating Disable R/W Access: MTunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 13 | SBEunit RAM Clock gating Disable R/W Access: SBEunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 12 | IZunit RAM Clock Gating Disable Access: R/W IZunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 11 IECPunit RAM Clock Gating Disable R/W Access: IECPunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 10 | ICunit RAM Clock Gating Disable R/W Access: ICunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



9 HIZunit RAM Clock Gating Disable Access: HIZunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, 8 GAMunit RAM Clock Gating Disable Default Value: Access: GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, 7 BCunit RAM Clock Gating Disable Access: BCunit RAM Clock Gating Disable Control:	, always) 1b R/W when they are not required to toggle for always)		
HIZunit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling,	when they are not required to toggle for always) 1b R/W when they are not required to toggle for always)		
'0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, 8	, always) 1b R/W when they are not required to toggle for always)		
functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, 8	, always) 1b R/W when they are not required to toggle for always)		
 '1': Clock Gating Disabled. (i.e., clocks are toggling, GAMunit RAM Clock Gating Disable Default Value: Access: GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access: 	1b R/W when they are not required to toggle fo		
8 GAMunit RAM Clock Gating Disable Default Value: Access: GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access:	1b R/W when they are not required to toggle fo		
Default Value: Access: GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access:	R/W when they are not required to toggle fo		
Access: GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access:	R/W when they are not required to toggle fo		
GAMunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access:	when they are not required to toggle fo		
'0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, BCunit RAM Clock Gating Disable Access:	, always)		
functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, 7 BCunit RAM Clock Gating Disable Access:	, always)		
'1': Clock Gating Disabled. (i.e., clocks are toggling, 7 BCunit RAM Clock Gating Disable Access:	·		
7 BCunit RAM Clock Gating Disable Access:	·		
Access:	DAM		
Access:	D ///		
BCunit RAM Clock Gating Disable Control:	R/W		
'0' : Clock Gating Enabled. (i.e., clocks can be gated	when they are not required to toggle for		
functionality)			
'1': Clock Gating Disabled. (i.e., clocks are toggling,	, always)		
6 HDCunit RAM Clock Gating Disable			
Access:	R/W		
GAFSunit RAM Clock Gating Disable Control:			
'0': Clock Gating Enabled. (i.e., clocks can be gated	when they are not required to toggle for		
functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling,	always)		
1 . Clock dating Disabled. (i.e., clocks are togging,	, always)		
5 DMunit RAM Clock Gating Disable			
Access:	R/W		
DMunit RAM Clock Gating Disable Control:			
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
functionality)	alwaya)		
'1': Clock Gating Disabled. (i.e., clocks are toggling,	, always)		
4 WMFEunit RAM Clock Gating Disable			
Access:	R/W		
WMFEunit RAM Clock Gating Disable Control:			
'0' : Clock Gating Enabled. (i.e., clocks can be gated	when they are not required to toggle for		
functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling,			



RCGCTL1 - RAM Clock Gating Control 1 CSunit RAM Clock Gating Disable R/W Access: CSunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **BLBunit RAM Clock Gating Disable** R/W Access: BLBunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **MPCunit RAM Clock Gating Disable** R/W Access: MPCunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **BFunit RAM Clock Gating Disable** Access: R/W BFunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



RAM Clock Gating Control 2

		RCGCTL2 - RAM Clock Gating Control	ol 2
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default Value: 0x80000000			
		0xFFC00000	
Size (in b	oits):	32	
Address:		09414h	
RAM Clo	ck Gat	ing Control Registers.	
DWord	Bit	Description	
0	31	1x2X Assign fub XOR clock gate disable	
		Default Value:	1b
		Access:	R/W
		XOR based unit level clock gating disable in 1x2x_asgn fub: '0': XOR Clock Gating Enabled. (i.e., clocks can be gated when they a for functionality) '1': XOR Clock Gating Disabled. (i.e., clocks are toggling, always) WorkAround. This bit must be programmed to 1 when a physical 3-s (slice 1) fused off.	
	30:28	VMCRunit clock gate disable	
		Default Value:	111b
		Access:	R/W
		VMCR unit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are no functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	ot required to toggle for
	27:25	SMCRunit clock gate disable	
		Default Value:	111b
		Access:	R/W
		SMCR unit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are no functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	ot required to toggle for
	24:22	MCRunit clock gate disable	
		Default Value:	111b
		Access:	R/W
		MCR unit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are no functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	ot required to toggle for



	RCGCTL2 - RAM Clock	Gatting Control 2	
21	MUCunit RAM clock gate disable		
	Access:	R/W	
	MUC unit RAM Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be o	pated when they are not required to toggle	
	functionality)	aling always)	
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
20	WVISunit clock gate disable		
	Access:	R/W	
	WVIS unit RAM Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be o	pated when they are not required to toggle	
	functionality)	allia a Laborara)	
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
19	WAVM unit RAM clock gate disable		
	Access:	R/W	
	WAVM unit RAM Clock Gating Disable Control	:	
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
18	WHME unit RAM clock gate disable bit		
	Access:	R/W	
	WHME unit RAM Clock Gating Disable Control		
	WHME unit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be o		
	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be gunctionality)	gated when they are not required to toggle	
	WHME unit RAM Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be o	gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be gunctionality)	gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1': Clock Gating Disabled. (i.e., clocks are tog	gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog WIME unit RAM clock gate disable	gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1': Clock Gating Disabled. (i.e., clocks are tog WIME unit RAM clock gate disable Access:	gated when they are not required to toggle gling, always) R/W	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality)	gated when they are not required to toggle gling, always) R/W gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of	gling, always) R/W gated when they are not required to toggle	
17	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality)	gated when they are not required to toggle gling, always) R/W gated when they are not required to toggle	
	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog)	gated when they are not required to toggle gling, always) R/W gated when they are not required to toggle	
	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WMPC unit RAM clock gating disable	gated when they are not required to toggle gling, always) R/W gated when they are not required to toggle gling, always) R/W	
	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WMPC unit RAM clock gating disable Access:	R/W R/W R/W R/W R/W R/W R/W R/W R/W	
	WHME unit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WIME unit RAM clock gate disable Access: WIME unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) WMPC unit RAM clock gating disable Access: WMPC unit RAM Clock Gating Disable Control	R/W R/W gated when they are not required to toggle gling, always) R/W gated when they are not required to toggle gling, always)	



4-	RCGCTL2 - RAM Clock Ga	ting Control 2
15	SDEunit RAM clock gate disable	
	Access:	R/W
	SDE unit RAM Clock Gating Disable Control:	
	'0': Clock Gating Enabled. (i.e., clocks can be gate functionality)	d when they are not required to toggle fo
	'1' : Clock Gating Disabled. (i.e., clocks are toggline	g, always)
		-
14	VSHM unit clock gate disable	
	Access:	R/W
	VSHM unit RAM Clock Gating Disable Control:	
	'0': Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo
	functionality)	
	'1': Clock Gating Disabled. (i.e., clocks are toggline	g, always)
13	DAPRTS unit RAM clock gate disable	
	Access:	R/W
	DAPRTS unit RAM Clock Gating Disable Control:	
	'0' : Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo
	functionality)	
	'1' : Clock Gating Disabled.	
12	GS unit RAM clock gate disable	
	Access:	R/W
	GS unit RAM Clock Gating Disable Control:	
	'0': Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo
	functionality)	
	'1': Clock Gating Disabled. (i.e., clocks are toggling	g, always)
11	Reserved	
	GAMTunit RAM clock gate disable bit	
10	GAINTUNIT KAINI CIOCK GATE DISABLE BIT	
10	Access:	R/W
10		R/W
10	Access: GAMT unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gate	
10	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality)	d when they are not required to toggle fo
10	Access: GAMT unit RAM Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo
9	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality)	d when they are not required to toggle fo
	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling)	d when they are not required to toggle fo
	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling) VCW unit RAM clock gate disable	d when they are not required to toggle fog, always)
	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling) VCW unit RAM clock gate disable Access: VCW unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fog, always)
	Access: GAMT unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling) VCW unit RAM clock gate disable Access: VCW unit RAM Clock Gating Disable Control:	d when they are not required to toggle for g, always) R/W d when they are not required to toggle for



	RCGCTL2 - RAM Clock (sating Control 2		
8	VEO unit RAm clock gate disable			
	Access:	R/W		
	VEO unit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
7	IMEunit RAM clock gate disable			
	Access:	R/W		
	IMEunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
6	CREunit RAM clock gate disable			
O	Access:	R/W		
	CREunit RAM Clock Gating Disable Control:	1,4,1,1		
	'0': Clock Gating Enabled. (i.e., clocks can be g functionality) '1': Clock Gating Disabled. (i.e., clocks are togg	, ,		
5	RSunit RAM clock gate disable			
	Access:	R/W		
	RSunit RAM Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
4	MSCunit RAM Clock Gating Disable			
•	Access:			
	MSCunit RAM Clock Gating Disable Control '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
	'0' : Clock Gating Enabled. (i.e., clocks can be g functionality)	, , , , , , , , , , , , , , , , , , , ,		
3	'0' : Clock Gating Enabled. (i.e., clocks can be g functionality) '1' : Clock Gating Disabled. (i.e., clocks are togg	ated when they are not required to toggle fo		
3	'0' : Clock Gating Enabled. (i.e., clocks can be g functionality)	ated when they are not required to toggle fo		



RCGCTL2 - RAM Clock Gating Control 2				
	GAunit RAM Clock Gating Disable for all EUs			
	Access:	R/W		
	GAunit RAM Clock Gating Disable Control For all EUs in each Row: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
	1 VSunit RAM Clock Gating Disable			
	Access:	R/W		
	VSunit RAM Clock Gating Disable Control:			
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, al	ways)		
	0 HSunit RAM Clock Gating Disable			
	Access:	R/W		
	HSunit RAM Clock Gating Disable Control:			
	'0' : Clock Gating Enabled. (i.e., clocks can be gated wh	nen they are not required to toggle for		
	functionality)			
	'1': Clock Gating Disabled. (i.e., clocks are toggling, al	ways)		



RAWCLK_FREQ

		RAV	NCLK_FREQ		
Register Space: MMIO: 0/2/0					
Source:	e: BSpec				
Default Value:	0x0	0x00000018			
Access:	R/\	V			
Size (in bits):	32				
Address:	C67	204h-C6207h			
Name:	Rav	wclk Frequency			
ShortName:	RA	WCLK_FREQ			
Power:	Alv	vays on			
Reset:	sof	t			
These fields a	re used to	generate a divided down	clock for miscellaneous timers in display.		
DWord	Bit		Description		
0	31:10	Reserved			
		Format:	MBZ		
	9:0	Rawclk frequency			
		Default Value:	0000011000b 24 MHz		
		Program this field to m	natch the rawclk frequency.		

Raw Clock = 24 MHz



RC6 Context Base

		RC6CTXBA	ASE - RC6 Co	ntext Base		
Register	Space:	MMIO: 0/2/0				
Default \	-	0x00000000				
Size (in l	oits):	32				
Address	,	00D48h				
RC6 Loc	ation					
DWord	Bit		Descrip	tion		
0	31:12	RC6 Memory Base Low				
		Access:	R/W Lo	ck		
		This field is used to set the ba	se of memory where	the RC6 power context will be s	aved	
		This value MUST be above the				
		This register is locked (become	nes read-only) when R	C6MEMLOCK is 1		
	11:4	RC6 Memory Base High				
		Access:	R/W Lo	ck		
		This field corresponds to bits [39:32] of RC6MEMBASE				
		Use above 4GB is not currently supported, and these bits must be set to 0				
		This register is locked (become	nes read-only) when R	C6MEMLOCK is 1		
	3:2	Reserved				
		Access:		RO		
	31:1	Reserved				
		Access:		RO		
	1	RC6 DRAM Only				
		Access:	R/W Lo	ck		
		1'b0 : Allow C6 context to go	to either DRAM or Co	SSRAM, as specified by RC6LOC	ATION(default)	
		1'b1: C6 context always goes				
		This register is locked (become	nes read-only) when R	C6MEMLOCK is 1		
	0	RC6Context Base Register L	ock			
		Access:	R/W Lo	ck		
		1'b0 : All fields of this register	are writable (default)			
		1'b1 : This register is Read On	=			
		BIOS must set this bit to prev	ent further changes			



RC6 LOCATION

	RC6LOCATION - RC6 LOCATION				
Register Space: MMIO: 0/2/0					
Default Value:		0x00000000			
Size (in bits): 32		32			
Address:		00D40h			
RC6 Loca	ation				
DWord	Bit	Description			
0	31	Reserved			
		Access:	RO		
	30:1	Reserved			
		Access:	RO		
	0	RC6Context Location			
	R/W				
	1'b0 : Send context data to C6SRAM (default) 1'b1 : Send context data to DRAM location specified in RC6MEMBASE This bit is tied to zero for SKL context. For Skylake, C6 context is always sent to C6SRAM.				



RCC LRA 0

		RCC_LRA_0 - RCC	LRA 0			
Register Space:	MMIO:	0/2/0				
Source:	BSpec					
Default Value:	0x0301	'E00				
Size (in bits):	32					
Address:	04A40h	1				
DWord	Bit	Description				
0	31:27	Reserved				
		Default Value:		00000b		
		Access:	Access:			
	26:18	RCC LRA1 Min				
		Access: R/W				
		Minimum value of programmable	LRA1.			
		Value		Name		
		011000000b	[De	fault]		
	17:9	RCC LRA0 Max				
		Access:		R/W		
		Maximum value of programmable	e LRA0.			
		Value		Name		
		010111111b	[De	fault]		
	8:0	RCC LRA0 Min				
		Default Value:	00000	00000b		
		Access:	R/W			
		Minimum value of programmable	LRA0.			



RCC LRA 1

		RCC_LRA_1 - RCC L	RA 1				
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x6FF606BC [SKL:GT2]	·				
0x6FF616BD [SKL:GT1, SKL:GT1.5, SKL:GT2:C, SKL:GT2:D, SKL:GT2:F, SKL:GT2:G, SKL:GT3 SKL:GT4]							
Size (in b	oits):	32					
Address: 04A44h		04A44h					
DWord	Bit	Description	on				
0	31	Reserved					
		Default Value:		0b			
		Access:		RO			
	30:22	RCC LRA2 Max					
		Access:	R/W				
		Maximum value of programmable LRA2.					
		Value		Name			
		110111111b	[Default]				
	21:13	RCC LRA2 Min	_				
		Access:	R/W				
		Minimum value of programmable LRA2.					
		Value		Name			
		110110000b	[Default]				
	12:11	GATR LRA					
		Default Value:		10b			
		Access:		R/W			
		Which LRA should GATR use.					
	10:2	RCC LRA1 Max					
		Access:	R/W				
		Maximum value of programmable LRA1. If RCCLRA2Min == RCCLRA2Max , GATR LRA is disable RCCLRA2Min == RCCLRA2Max , GATR LRA is disable RCCLRA2Max to reuse GATR entries					
		Value		Name			
		110101111b	[Default]				



RCC_LRA_1 - RCC LRA 1					
1	MSC LRA				
	Default Value:	0b			
	Access:	R/W			
	Which LRA should MSC use.				
0	RCC LRA				
	Default Value:	1b			
	Access:	R/W			
	Which LRA should RCC use.				



RCC LRA 1

		RCC_LRA		RCC LRA	1		
Register Space:	MMIC	D: 0/2/0					
Source:	BSpec	BSpec					
Default Value:	0x000	0x000006FC [SKL:GT2]					
	0x000	0006FD [SKL:GT2:A, SKL:C	GT2:B]				
Size (in bits):	32						
Address:	04A44	4h					
DWord	Bit			Description	on		
0	31:11	Reserved					
		Default Value:		000000000000000000000000000000000000000	000000000	b	
		Access:	cess: RO				
	10:2	RCC LRA1 Max					
		Access:			R/W		
		Maximum value of pr	rogramm	nable LRA1.	•		
		Va	alue			Name	
		110111111b			[Default]	
	1	MSC LRA					
		Default Value:			0b		
		Access:			R/W		
		Which LRA should MSC use.					
	0	RCC LRA					
		Default Value:				1b	
		Access:				R/W	
		Which LRA should RC	CC use.				

Command Reference: Registers



RCC Virtual page Address Registers

0x00000000

RCCTLB_VA - RCC Virtual page Address Registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x0000 Access: RO Size (in bits): 32

Address: 04A00h-04A03h

1

These registers are directly mapped to the current Virtual Addresses in the RCCTLB (Render Cache for Color

TLB).

Trusted Type:

DWord	Bit	Description		
0	31:12	Address		
		Format: GraphicsAddress[31:12]		
		Page virtual address.		
	11:0	Reserved		
		Format: MBZ		



RCZ Virtual Page Address Registers

0x00000000

RCZTLB_VA - RCZ Virtual Page Address Registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Access: RO Size (in bits): 32

Default Value:

Trusted Type:

Address: 04B00h-04B03h

1

These registers are directly mapped to the current Virtual Addresses in the RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).

DWord	Bit	Description			
0	31:12	Address	Address		
		Format: GraphicsAddress[31:12]			
		Page virtual address.			
	11:0	Reserved			
		Format: MBZ			

Command Reference: Registers



Ready Bit Vector 0 for TLBPEND registers

0x00000000

TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Access: R/W Size (in bits): 32

Default Value:

Trusted Type:

Address: 04708h-0470Bh

1

This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains the ready and for entires of a register (eyeles perially register)							
DWord	Bit	Description					
0	31:0	Ready bits per entry					



Ready Bit Vector 1 for TLBPEND registers

TLBPEND_RDY1 - Ready Bit Vector 1 for TLBPEND registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 0470Ch-0470Fh

This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

This register contains the ready sits for entires 32 as of 1251 2115 structure (c) cless perfaming 125 translation).							
DWord	Bit	Description					
0	31:0	Ready bits per entry					



Render TLB Control Register

	RTCR - Render TLB Control Register					
Register	Space	e: MMIO: 0/2/0				
Default \	Default Value: 0x00000000					
Size (in b	oits):	32				
Address:		04260h				
DWord	Bit		Description			
0	31:1	Reserved				
		Default Value:	000000000000000000000000000000000000			
		Access:	RO			
	0	Invalidate TLBs on the co	rresponding Engine			
		Default Value:		0b		
		Access:		R/W		
	SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.					



Reported BitRateControl Convergence Status

MFX	_VP8	B_BRC_CONVERGENCE_STATUS - Re	eported BitRateControl				
		Convergence Status					
Register Source:	Space:	: MMIO: 0/2/0 VideoCS					
Default '	Value:	0x00000000					
Access:		R/W					
Size (in l		32					
Trusted	Туре:	1					
Address Valid Pro		12928h					
Address	:	1C928h					
Valid Pro	ojects:	[SKL:GT3]					
DWord	Bit	Description					
0	31	Reserved					
	30:28	Reserved					
	27	Reserved					
	26:24	Reserved					
	23	Reserved					
	22:20	Reserved					
	19	Reserved					
	18:16	Reserved					
	15:12	Reserved					
		Format:	MBZ				
	11:8	Total Num of Pass					
		Format:	U4				
		This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.					
	7:2	Reserved					
		Format:	MBZ				
	1	Overflow OR Underflow Flag					
		Format: U1					
		This bit indicates the current frame has BRC overflow OR u	inderflow.				
	0	MB Max. Conformance Flag					
		Format:	U1				
		This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated					



Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

Register Space: MMIO: 0/2/0 Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 12920h Valid Projects: Address: 1C920h Valid Projects: [SKL:GT3] **DWord** Bit **Description** 0 Reserved 31 Format: MBZ 30:24 | Segment1 CumulativeDeltaLoopFilter **S**6 Format: This contains Segment1 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment1 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. 23:22 Reserved Format: MBZ 21:16 Segment1 LoopFilter U6 Format: This contains Segment1 LoopFilter used in current frame. This register is valid after a BRC pass is done. Reserved 15 Format: MBZ 14:8 | Segment0 CumulativeDeltaLoopFilter **S6** This contains Segment0 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaLoopFilter.

this field reflects Segment0 LoopFilter.



MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01 7:6 Reserved Format: MBZ 5:0 Segment0 LoopFilter Format: U6

This contains Segment0 LoopFilter used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects LoopFilter. If Segmentation is enabled,



Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

Register Space: MMIO: 0/2/0 Source: VideoCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 12924h Valid Projects: Address: 1C924h Valid Projects: [SKL:GT3] **DWord** Bit **Description** 0 31 Reserved Format: MBZ 30:24 Segment3 CumulativeDeltaLoopFilter **S**6 Format: This contains Segment3 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. Reserved 23:22 MBZ Format: 21:16 **Segment3 LoopFilter** U6 Format: This contains Segment3 LoopFilter used in current frame. This register is valid after a BRC pass is done. 15 Reserved Format: MBZ 14:8 **Segment2 CumulativeDeltaLoopFilter S6** This contains Segment2 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. 7:6 Reserved Format: MBZ



MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23 5:0 Segment2 LoopFilter Format: U6 This contains Segment2 LoopFilter used in current frame. This register is valid after a BRC pass is done.



Reported BitRateControl CumulativeDeltaQindex and Qindex 01

	MF	-X_VP8_BRC_CUMULATIVE_DQ_INDEX01 - Reported			
	Bit	RateControl CumulativeDeltaQindex and Qindex 01			
Register	ter Space: MMIO: 0/2/0				
Source:	rce: VideoCS				
Default \	Value:	ue: 0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Trusted '	Туре:	1			
Address:		12918h			
Valid Pro	ojects:				
Address:		1C918h			
Valid Pro	ojects:	[SKL:GT3]			
DWord	Bit	Description			
0	31:24	Segment1 CumulativeDeltaQindex			
		Format: S7			
		This contains Segment1 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment1			
		DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.			
	23	Reserved			
		Format: MBZ			
	22:16	Segment1 Qindex			
		Format: U7			
		This contains Segment1 Qindex used in current frame. This register is valid after a BRC pass is done.			
	15:8	Segment0 CumulativeDeltaQindex			
		Format: S7			
		TThis contains Segment0 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaQindex. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaQindex.			
	7	Reserved			
		Format: MBZ			
	6:0	Segment0 Qindex			
		Format: U7			
		This contains Segment0 Qindex used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects Qindex. If Segmentation is enabled, this field reflects Segment0 Qindex.			



Reported BitRateControl CumulativeDeltaQindex and Qindex 23

	MF	X_VP8_BRC_C	UMULATIVE_DQ_IND	EX23	3 - Reported
	Bit	RateControl Co	umulative Delta Qinde	ex an	d Qindex 23
Register	Space:	MMIO: 0/2/0			
Source:		VideoCS			
Default \	Value:	0x00000000			
Access:		R/W			
Size (in l	oits):	32			
Trusted Type: 1		1			
Address	:	1291Ch			
Valid Pro	ojects:				
Address		1C91Ch			
Valid Pro	ojects:	[SKL:GT3]			
DWord	Bit		Description		
0	31:24	Segment3 Cumulative	DeltaQindex		
		Format:			S7
		9	3 CumulativeDeltaQindex in Bit Rat		9
		DeltaQindices per pass	in Multipass. This register is valid a	fter a BR	C pass is done.
	23	Reserved			
		Format:		MBZ	
	22:16	Segment3 Qindex			
		Format:			U7
		This contains Segments done.	3 Qindex used in current frame. Thi	is registe	r is valid after a BRC pass is
	15:8	Segment2 Cumulative	DeltaQindex		
		Format:			S7
			2 CumulativeDeltaQindex in Bit Rat in Multipass. This register is valid a		9
	7	Reserved			
		Format:		MBZ	
	6:0	Segment2 Qindex		T.	
		Format:			U7
		This contains Segmentadone.	2 Qindex used in current frame. Thi	is registe	r is valid after a BRC pass is



Reported BitRateControl DeltaLoopFilter

	MFX	_VP8_BRC_D_LOOP_FII		ted Bi	tRateControl	
			LoopFilter			
Register	Space:					
Source:		VideoCS				
Default \	Value:	0x00000000				
Access:		RO				
Size (in b		32				
Trusted	Туре:	1				
Address		12914h				
Address	:	1C914h				
Valid Pro	ojects:	[SKL:GT3]				
DWord	Bit		Description			
0	31	Reserved				
		Format:		MBZ		
	30:24	Segment3 DeltaLoopFilter	·			
		Format:			S6	
		This contains Segment3 DeltaLoopFi	Iter in Bit Rate Control	I. This reg	ister is valid after a BRC pass	
		is done				
	23	Reserved				
		Format:		MBZ		
	22:16	Segment2 DeltaLoopFilter			,	
		Format:			S6	
		This contains Segment2 DeltaLoopFi is done	lter in Bit Rate Control	l. This reg	ister is valid after a BRC pass	
	15	Reserved				
		Format:		MBZ		
	14:8	Segment1 DeltaLoopFilter				
		Format:			S6	
		This contains Segment1 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass				
		is done.				
	7	Reserved				
		Format:		MBZ		
	6:0	Segment0 DeltaLoopFilter				
		Format:			S6	
		This contains Segment0 DeltaLoopFi is done. If Segmentation is not enable enabled, this field reflects Segment0	ed, this field reflects De	_		



Reported BitRateControl DeltaQindex

MFX	_VP	8_BRC_DQ_INDEX - Reported BitRateControl DeltaQindex					
Register	Space	MMIO: 0/2/0					
Source:		VideoCS					
Default \	fault Value: 0x00000000						
Access:		RO					
Size (in b	oits):	32					
Trusted '	Туре:	1					
Address:		12910h					
Valid Pro	ojects:						
Address:		1C910h					
Valid Pro	ojects:	[SKL:GT3]					
DWord	Bit	Description					
0	31:24	Segment3 DeltaQindex					
		Format: S7					
		This contains Segment3 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done					
	23:16	Segment2 DeltaQindex					
		Format: S7					
		This contains Segment2 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done					
	15:8	Segment1 DeltaQindex					
		Format: S7					
		This contains Segment1 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done.					
	7:0	Segment0 DeltaQindex					
	Format: S7						
		This contains Segment0 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaQindex. If Segmentation is enabled, this field reflects Segment0 DeltaQindex.					



Reported BitRateControl parameter Mask

MI	FX_\	P8_CNTRL_MASK - Report Masl	ed BitRateControl parameter			
Register	Space	MMIO: 0/2/0				
Source:		VideoCS				
Default \	Value:	0x00000000	0x0000000			
Access:		RO				
Size (in l	oits):	32				
Trusted	Туре:	1				
Address		12900h				
Valid Pro	ojects:					
Address		1C900h				
Valid Pro	ojects:	[SKL:GT3]				
This req	ister s	stores the count of bytes of the bitstream outp	out per frame			
DWord	Bit	<u> </u>	escription			
0	31:6	Reserved	•			
		Format:	MBZ			
	5	Final Bitstream Buffer Overrun Mask				
		Format:	U1			
		This is same bit reflected in MFX_VP8_ENC_C overrun feature is enabled.	FG DW2 bit5. This denotes Final bitstream buffer			
	4	Intermediate Bitstream Buffer Overrun Ma	sk			
		Format:	U1			
		This is same bit reflected in MFX_VP8_ENC_C buffer overrun feature is enabled.	FG DW2 bit4. This denotes intermediate bitstream			
	3	Intra MB Bit Count Conformance Mask				
		Format:	U1			
		This is legacy support as AVC for Intra MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit3. This feature is not validated.				
	2	Inter MB Bit Count Conformance Mask				
		Format:	U1			
		This is legacy support as AVC for Inter MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit2. This feature is not validated.				



MFX_VP8_CNTRL_MASK - Reported BitRateControl parameter Mask 1 Frame Bit Rate Overflow Mask Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit0. It denotes if Frame Bit Rate Overflow is enabled for Bit Rate Control 0 Frame Bit Rate Underflow Mask Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit1. It denotes if Frame Bit Rate Underflow is enabled for Bit Rate Control



Reported BitRateControl parameter Status

MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter						
Status						
Register	Space	e: MMIO: 0/2/0				
Source:		VideoCS				
Default Value:		0x00000000				
Access:		RO				
Size (in bits):		32				
Trusted Type:		1				
Address:		12904h				
Valid Pro	jects:					
Address:		1C904h				
Valid Projects:		[SKL:GT3]				
This reg	ister s	stores the count of bytes of the bitstream c	utput per frame			
DWord	Bit		Description			
0	31:8	Reserved				
		Format:	MBZ			
	7	QindexClampHigh Status				
		Format:	U1			
		This denotes if Qindex is clamped by QindexClampHigh value programmed in MFX_VP8_PIC_STATE.DW7.				
	6	QindexClampLow Status				
		Format:	U1			
		This denotes if Qindex is clamped by Qind MFX_VP8_PIC_STATE.DW7.	dexClampLow value programmed in			
	5	Final Bitstream Buffer Overrun Status				
		Format:	U1			
		This denotes if Final bitstream buffer over	run.			
	4	Intermediate Bitstream Buffer Overrun Status				
		Format:	U1			
		This denotes if any of the Intermediate bi Partition1 to Partition8)	stream buffer overrun. (including FrameHeader,			



MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter **Status Intra MB Bit Count Conformance Status** U1 Format: This is legacy support as AVC for Intra MB Bit Count conformance. It denotes if Intra MB Bit Count meets conformance size. This feature is not validated. **Inter MB Bit Count Conformance Status** U1 Format: This is legacy support as AVC for Inter MB Bit Count conformance. It denotes if Inter MB Bit Count meets conformance size. This feature is not validated. **Frame Bit Rate Overflow Status** Format: U1 It denotes if Frame Bit Rate Overflow in current frame 0 **Frame Bit Rate Underflow Status** Format: U1 It denotes if Frame Bit Rate Underflow in current frame

Command Reference: Registers



Reported Bitstream Output Bit Count for Syntax Elements Only

HCP_BITSTREAMSE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 1E9A8h

Valid Projects:

This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.

DWord	Bit	Description					
0	31:0	HCP Bitstream Syntax Element Only Bit Count					
		Format:	U32				
Total number of bits in the bitstream output due to syntax elements only. bytes only. This count is updated for every time the internal bitstream cour its reset at image start.		,					



Reported Bitstream Output Bit Count for Syntax Elements Only Register

MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register

Register Space: MMIO: 0/2/0 Source: VideoCS

0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 128A4h

Valid Projects:

Default Value:

This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.

DWord	Bit	Description	
0	31:0	MFC Bitstream Syntax Element Only Bit Count	
		Total number of bits in the bitstream output due to syntax elements only. It includes the data	
		bytes only. This count is updated for every time the internal bitstream counter is incremented and	
		its reset at image start.	



Reported Bitstream Output Byte Count per Frame Register

MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128A0h

Valid Projects:

This register stores the count of bytes of the bitstream output per frame

		, , , ,		
DWord	Bit	Description		
0	31:0	MFC Bitstream Byte Count per Frame		
		Total number of bytes in the bitstream output per frame from the encoder. This includes header/tail/byte alignment/data bytes/EMU (emulation) bytes/cabac-zero word insertion/padding insertion. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.		



Reported Bitstream Output CABAC Bin Count Register

MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register

Register Space: MMIO: 0/2/0

Source: VideoCS

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128A8h

Valid Projects:

Default Value:

This register stores the count of number of bins per frame.

0x00000000

9				
DWord	Bit	Description		
0	31:0	MFC AVC Cabac Bin Count		
		Total number of BINs in the bitstream output per frame from the encoder. This count is updated		
		for every time the bin counter is incremented and its reset at image start.		



Reported Bitstream Output CABAC Insertion Count

HCP_CABAC_INSERTION_COUNT - Reported Bitstream Output CABAC Insertion Count

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E9B0h

Valid Projects:

This register stores the count in bytes of CABAC ZERO_WORD insertion. It is primarily provided for statistical data gathering.

DWord	Bit	Description		
0	31:0	HCP Cabac Insertion Count		
		Format:	U32	
		Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.		



Reported Final Bitstream Byte Count

MFX_VP8_FRM_BYTE_CNT - Reported Final Bitstream Byte Count

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12908h

Valid Projects:

Address: 1C908h Valid Projects: [SKL:GT3]

This register stores the count of bytes of the bitstream output per frame

DWord	Bit	Description	
0	31:0	Final BitStream Byte Count	
		Format:	U32
		This register contains Final Bitstream byte count	



Reported Frame Zero Padding Byte Count

MF	K_VF	P8_FRM_ZERO_PAD - F	Reported Fram Count	ne Zero Padding Byte
Register	Space:	MMIO: 0/2/0		
Source:		VideoCS		
Default \	/alue:	0x00000000		
Access:		RO		
Size (in l	oits):	32		
Trusted	Type:	1		
Address:		1290Ch		
Valid Pro	ojects:			
Address: 1C90Ch				
Valid Pro	ojects:	[SKL:GT3]		
This reg	ister st	ores Frame Zero Padding Byte Count		
DWord	Bit		Description	
0	31:16	Reserved		
		Format:	N	MBZ
	15:0	Frame Zero Padding Byte Count		
		Format:		U16
		This register contains Frame Zero Padding byte count This is legacy support. This feature is not validated.		



Reported Timestamp Count

	TIMESTAMP - Reported Timestamp (Count
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Default Value:	0x00000000, 0x00000000	
Access:	R/W	
Size (in bits):	64	
Address:	02358h-0235Fh	
Name:	Reported Timestamp Count	
ShortName:	TIMESTAMP_RCSUNIT	
Address:	12358h-1235Fh	
Name:	Reported Timestamp Count	
ShortName:	TIMESTAMP_VCSUNIT0	
Address:	1A358h-1A35Fh	
Name:	Reported Timestamp Count	
ShortName:	TIMESTAMP_VECSUNIT	
Address:	1C358h-1C35Fh	
Name:	Reported Timestamp Count	
ShortName:	TIMESTAMP_VCSUNIT1	
Address:	22358h-2235Fh	
Name:	Reported Timestamp Count	
ShortName:	TIMESTAMP_BCSUNIT	
	Description	Source
for GPU events ov be obtained in a 3 using the PIPE_CC Media" volume.Th	des an elapsed real-time value that can be used as a timestamp rer short periods of time. Note that the value of this register can ED pipeline-synchronous fashion without a pipeline flush by ENTROL command. See 3D Geometry Pipeline in the "3D and his register (effectively) counts at a constant frequency by	RenderCS

		2 00011 011011	55455		
	This register provides an elapsed real-time value that can be used as a timestamp RenderCS				
		er short periods of time. Note that the value of this register can			
		D pipeline-synchronous fashion without a pipeline flush by			
-	_	NTROL command. See 3D Geometry Pipeline in the "3D and			
		is register (effectively) counts at a constant frequency by			
'		ement amount according to the actual reference clock			
frequency. SW	V the	refore does not need to know the reference clock frequency.			
This register provides an elapsed real-time value that can be used as a BlitterCS, VideoCS,			BlitterCS, VideoCS,		
timestamp.The	timestamp. The accumulated value in this register is of the timestamp stamp Video CS2,				
granularity (ba	granularity (base unit) defined in the "Time Stamp Bases" subsection in Power VideoEnhancementCS				
Management	Management chapter.				
This register is <i>not</i> reset by a graphics reset. It will maintain its value unless a full					
chipset reset is	chipset reset is performed.				
DWord Bi	Word Bit Description				



	TIMESTAMP - Reported Timestamp Count			
0	63:36	Reserved		
		Format:	MBZ	
	35:32	Timestamp Value UN		
		Format:		U4
		This register increment's for every timestamp base unit. The base unit is defined in the "Time Stamp Bases" subsection Note: This is the Upper Nibble of the Timesamp Value, a	n in Pov	wer Management chapter.
	31:0	Timestamp Value LDW		
		Format:	U32	
		This register increment's for every timestamp base unit. The granularity of the time stamp base unit is defined in the "Time Stamp Bases" subsection in Power Management chapter.		



RO

Report Queue CFG HI

RPTQCFGHI - Report Queue CFG HI Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Size (in bits): 32 Address: 098ACh Config to MCI and DFT Ring **DWord** Bit **Description** Report fifo cfg hi valid 0 31 RO Access: 30:18 RSVD_30_18 RO Access: 17:16 Report fifo cfg hi bits 9_8 RO Access: 15:8 **RSVD_15_8** RO Access: 7:0 Report fifo cfg hi bits 0_7

Access:



Report Queue CFG LO

RPTQCFGLO - Report Queue CFG LO

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 098A8h

Config to MCI and DFT Ring

DWord Bit Description

0 31:0 Report fifo cfg low
Access: RO



Reset Control Register

	RESET_CTRL - Reset Control Register
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	r/w
Size (in bits):	32
Address:	020D0h-020D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_RCSUNIT
Address:	120D0h-120D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT0
Address:	1A0D0h-1A0D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VECSUNIT
Address:	1C0D0h-1C0D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT1
Address:	220D0h-220D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_BCSUNIT

Soft reset flow for an engine (Render, Blitter, Video, Video Enhancement) is asynchronous to the context execution in HW. SW needs a deterministic way to ensure it resets the context it intends to. One way to achieve this is to ensure HW doesn't switch out the context while SW is doing a soft reset. This is achieved by having an explicit interface between HW-SW to prepare the engine prior to the soft reset. SW sets the "Request Reset" in RESET_CTRL register of an engine indicating SW wants to initiate a soft reset flow for the corresponding engine. In response to "Request Reset" bit set, HW sets "Ready for Reset" bit of RESET_CTRL register indicating engine readiness for reset. As part of the reset readiness HW will not allow any context switch to take place and also ensure any ongoing context switch is paused on a clean context boundary (context save in progress is completed, Context Switch Status Buffer updates are allowed to complete).

SW polls for "Ready for Reset" bit to be set before it does soft reset for the corresponding engine. Reading EXECLIST_STATUS register at this point provides the active context in HW that will get reset. On engine reset "Request Reset" bit will get reset with rest of the engine logic.

Upon polling EXECLIST_STATUS register for active context SW might decide not to reset the engine and can reset the "Request Reset" in RESET_CTRL register. On "Request Reset" getting reset by SW, HW must continue with execution.

SW setting "Ready for Reset" bit in RESET_CTRL register of an engine need not be followed by the corresponding engine reset.

SW writing to "Request Reset" bit in RESET_CTRL register is preparing the engine for reset whereas SW writing to



GDRST tr	iggers	the actual reset flow in HW.			
DWord	Bit	Description			
0	31:16	Mask			
		Access:	W	0	
		Format:	M	ask	
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
	15:2	Reserved			
		Format:		MBZ	
	1	Ready for Reset			
		Format:		U1	
		When set indicates render engine is when Soft Reset In progress is clear	-	oit gets cleared or	n engine reset or
	0	Request Reset			
		Format:		U1	
		"Request Reset" bit must be read as "Readyness for Reset". When set indicates SW wishes to reset the render engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit.			



Reset Flow Control Messages

		RSTFCTLMSG - Reset	Flow Control Messages			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		08108h				
Soft-Res	et and	FLR Flow Control Message Registers				
DWord	Bit		Description			
0	31:16	Message Mask		_		
		Access:	RO			
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1: 40004000				
	15:12	Reserved				
		Access:	RO			
		Reserved				
	11	MEDIA 1 Reset flow acknowldgement message				
		Access:	R/W			
		'0' : DONE_MEDIA1_RST_ACK	Media 1 reset: dia1 (or 2nd vbox) is prepared for reset assertion. dia1 (or 2nd vbox) reset is de-asserted			
	10	Reserved		_		
	9	Reserved				
	8	Vebox Reset flow Acknowledge Me	sage			
		Access:	R/W			
		PM Acknowledgement Messages for Vebox reset: '1': PREP_RST_VEBOX_ACK - Acknowledgement that graphics VE is prepared for reset assertion. '0': DONE_VEBOX_RST_ACK - Acknowledgement that graphics VE reset is de-asserted				
	7	Blitter Reset Flow Acknowledgemen	t Messages			
		Access:	R/W			
		PM Acknowledgement Messages for E '1': PREP_RST_BLIT_ACK	litter reset:			



	RSTFCTLMSG - Reset Flor	w Control Messages			
	 Acknowledgement that graphics blitter is prepared for reset assertion. '0': DONE_BLIT_RST_ACK Acknowledgement that graphics blitter reset is de-asserted 				
6	Madia Dasat Flau: Asknowledgement Mass				
6	Media Reset Flow Acknowledgement Mess Access:	R/W			
	PM Acknowledgement Messages for Media r '1': PREP_RST_MEDIA_ACK - Acknowledgement that graphics media bloc '0': DONE_MEDIA_RST_ACK - Acknowledgement that the graphics media	eset: ck is prepared for reset assertion.			
5	Render Reset Flow Acknowledgement Mes	reages			
	Access:	R/W			
	PM Acknowledgement Messages for Render				
	'1' : PREP_RST_RENDER_ACK	reset.			
	- Acknowledgement that the graphics render'0': DONE_RENDER_RST_ACK	- Acknowledgement that the graphics render block is prepared for reset assertion.			
	- Acknowledgement that the graphics render reset is de-asserted				
4	GTI-Device Reset Flow Acknowledgement	Messages			
	Access:	R/W			
	PM Acknowledgement Messages for GTI-Device reset: '1': PREP_RST_GTIDEV_ACK - Acknowledgement that the GTI device is prepared for reset assertion. '0': DONE_GTIDEV_RST_ACK - Acknowledgement that the GTI device reset is de-asserted				
3	Reserved				
	Access:	RO			
	Reserved				
2	FLR Done ack from Pmunit				
	Access:	R/W Set			
	FLR Done ack from Pmunit: 1: PM unit sets this bit to acknowledge the FLR done message has been forwarded to SA throgam interface. 0: Default Value. If the bit was set by PM then Cpunit hardware clears it once FLR is complete.				
1	Global Resource Arbitration Acknowledge	ment Messages			
	Access:	R/W			
	Global Resource Arbitration Acknowledgeme '1': CP_ARB_REQ_ACK - Acknowledgement f '0': CP_ARB_RELEASE_ACK - Acknowledgeme	or CPunit's global resource arbitration request			



	RSTFCTLMSG - Reset Flow Control Messages				
	0	CP Busy / Idle Status Acknowledgement Messages			
		Access:	R/W		
		CP Busy / Idle Status Acknowledgement Message from PM '0': CP_NOT_BUSY_ACK - Acknowledgement that the CPu '1': CP_BUSY_ACK - Acknowledgement that the CPunit is but the CPunit	nit is idle.		



Resource Streamer Context Offset

	RS_CXT_OFFSET - Resource Streamer Context Offset				
Register	Register Space: MMIO: 0/2/0				
Source:		RenderCS			
Default \	/alue:	0x00005A40			
Access:		Read/32 bit	Write Only		
Size (in b	oits):	32			
Address:		021B4h			
DWord	Bit		Description		
0	31:6	RS Offset			
		Format:	Format: U26		
					ogical rendering context to which
					This field register must not be written
				•	letely idle (i.e., the Ring Buffer is empty
		• •			gram this register is via Load Register
			Immediate command in the ring buffer as part of initialization sequence.		
		Value Name Description			
		169h [Default] DefaultValueDesc			alueDesc
	5:0	Reserved			
		Format: MBZ			MBZ



Resource Streamer Preemption Status

RS_PREEMPT_STATUS - Resource Streamer Preemption Status

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0215Ch

Preemption from First Level Batch Buffer: This register contains the offset in to the Batch Buffer on which Resource streamer got preempted. Note that it is offset from the Batch Start Address and not the graphics address corresponding to the preempted instruction on Batch Buffer. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context. Preemption from Second Level Batch Buffer: This register contains the graphics address of the instruction in Second Level Batch Buffer on which Resource streamer got preempted. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context.

Programming Notes

- This register is accessed by Render Command Streamer as part of render context save/restore; this register should be exercised by S/W only for resetting the register contents if required.
- Following preemption if there is no context save, SW should program this register with 0x0 so that it does not interfere with proceeding workloads.

DWord	Bit	Description		
0	31:2	Batch Buffer Offset		
		Format:	Offset[31:2]	
		This field specifies the DWord Resource Streamer got preem	_	patch start address on which
	1	RS_PREEMPT_STATUS		
		Format:		MBZ
		This field when not set indicat preempted on a draw call.	tes RS got preempted on a	a natural sync point else it got
	0	RS_PREEMPTED		
		Default Value:		0
		Format:		Enable
		If this bit is set indicates Resolvalid only when this bit is set.	urce Streamer got preemp	oted. Other fields of this register a



Revision Identification

	RII	D2_0_2_0_PCI - I	Revision Identification	
Register Space:	PCI: (0/2/0		
Source:	BSpe	eC .		
Default Value:	0x00	000000		
Size (in bits):	8			
Address:	0000	8h		
This register cont	ains the r	evision number for Device	#2 Functions 0.	
DWord	Bit		Description	
0 7:4		Revision Identification Number MSB		
		Default Value:	0000Ь	
		Access:	R/W Firmware Only	
		Four MSB of RID	·	
	3:0	Revision Identification	Number	
		Default Value:	0000Ь	
		Access:	R/W Firmware Only	
		Four LSB of RID		



RING_BUFFER_HEAD_PREEMPT_REG

RING_BUFFER_HEAD_PREEMPT_REG - RING BUFFER HEAD PREEMPT REG

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0214Ch-0214Fh

Name: RING_BUFFER_HEAD_PREEMPT_REG

ShortName: RING_BUFFER_HEAD_PREEMPT_REG_RCSUNIT

Address: 1214Ch-1214Fh

Name: RING_BUFFER_HEAD_PREEMPT_REG

ShortName: RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT0

Address: 1A14Ch-1A14Fh

Name: RING_BUFFER_HEAD_PREEMPT_REG

ShortName: RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT

Address: 1C14Ch-1C14Fh

Name: RING_BUFFER_HEAD_PREEMPT_REG

ShortName: RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT1

Address: 2214Ch-2214Fh

Name: RING_BUFFER_HEAD_PREEMPT_REG

ShortName: RING_BUFFER_HEAD_PREEMPT_REG_BCSUNIT

Description

This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command.

This is a global register and context save/restored as part of power context image.

Preemptable Commands Source



RING_BUFFER_HEAD_PREEMPT_REG - RING BUFFER HEAD PREEMPT REG

MI_ARB_CHECK

RenderCS

- 3D_PRIMITIVE
- GPGPU_WALKER
- MEDIA_STATE_FLUSH
- PIPE_CONTROL (Only in GPGPU mode of pipeline selection)
- MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)
- MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

Preemptable Commands	Source
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description		
0	31:21	Last Wrap Count		
	20:2	Preem	pted Head Of	ffset
		Format: U19		
		This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.		
	1:0	Ring/Batch Indicator		
		Format: Enabled		
		Value	Name	Description
		0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.
		1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.
		2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.



Ring Buffer Control

	RING_BUFFER_CTL - Ring Buffer Cont	rol
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Default Value:	0x00000000	
Access:	R/W	
Size (in bits):	32	
Address:	0203Ch-0203Fh	
Name:	Ring Buffer Control	
ShortName:	RING_BUFFER_CTL_RCSUNIT	
Address:	1203Ch-1203Fh	
Name:	Ring Buffer Control	
ShortName:	RING_BUFFER_CTL_VCSUNIT0	
Address:	1A03Ch-1A03Fh	
Name:	Ring Buffer Control	
ShortName:	RING_BUFFER_CTL_VECSUNIT	
Address:	1C03Ch-1C03Fh	
Name:	Ring Buffer Control	
ShortName:	RING_BUFFER_CTL_VCSUNIT1	
Address:	2203Ch-2203Fh	
Name:	Ring Buffer Control	
ShortName:	RING_BUFFER_CTL_BCSUNIT	
	Description	Source

Description	Source
These registers are used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.	RenderCS
Ring Buffer Head and Tail Offsets must be properly programmed before it is enabled. A Ring Buffer can be enabled when empty.	BlitterCS, VideoCS, VideoEnhancementCS
Graphics Engine doesn't go IDLE when head offset is not equal to tail offset when ring buffer is disabled.	

DWord	Bit	Description		
0	31:21	Reserved		
		Format:	MBZ	



what's inside RING_BUFFER_CTL - Ring Buffer Control 20:12 Buffer Length U9-1 in 4 KB pages - 1 Format: This field is written by SW to specify the length of the ring buffer in 4 KB Pages.Range = [0 = 1 page = 4 KB, 1 FFh = 512 pages = 2 MB**Value Name Description** 1 page = 4 KB1FFh 512 pages = 2 MB11 **RBWait** Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration. 10 **Semaphore Wait Description** Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy. Software can write a "1" to clear this bit, write of "0" has no effect. 9 Reserved Format: MBZ 8 Reserved Format: MBZ 7:3 Reserved Format: MBZ 2:1 **Automatic Report Head Pointer** Source: **BSpec Description** This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer. Value **Description Name** MI_AUTOREPORT_OFF Automatic reporting disabled MI AUTOREPORT 64KB Report every 16 pages (64KB) 2 MI_AUTOREPORT_4KB Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports. 3 MI_AUTO_REPORT_128KB | Report every 32 pages (128KB).



RING_BUFFER_CTL - Ring Buffer Control

Workaround

When Execlist Enable bit is set, Automatic Report Head Pointer must be disabled by setting it to MI_AUTOREPORT_OFF. MI_REPORT_HEAD can be programmed in ring buffer at desired locations to report ring buffer head pointer.

0 Ring Buffer Enable

Format: Enable

This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.

state currently loaded in hardware is considered invalid.				
Programming Notes	Source			
Ring Buffer Mode of Scheduling: SW must follow the below programming notes during SW initialization phase or while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. This flow must be also followed during ring replay. • SW must set the Force Wakeup bit to prevent GT from entering C6.				
 SW must dispatch workload (dummy context) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states must point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register. 				
 SW must ensure all the register (MMIO) initialization/programming through CPU happens in this block or latter, this ensures the MMIO state is save/restored on subsequent context switches (Power Sequences). 				
 Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry. 				
Render CS Only: Ring Buffer Mode of Scheduling: SW must follow the below programming notes before disabling ring buffer to ensure HW is not in middle of the IDLE flows.				
 SW must set the Force Wakeup bit to prevent GT from entering C6. 				
• Disable IDLE messaging in CS (Write 0x2050[31:0] = 0x00010001).				
 Poll/Wait for register bits of <u>0x22A4[6:0]</u> turn to 0x30 value. 				
Disable Ring Buffer.				
• Enable IDLE messaging in CS (Write 0x2050[31:0] = 0x00010000)				
 Force Wakeup bit should be reset to enable C6 entry. 				



Ring Buffer Head

	RING_BUFFER_HEAD - Ring Buffer Head
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	02034h-02037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_RCSUNIT
Address:	12034h-12037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT0
Address:	1A034h-1A037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VECSUNIT
Address:	1C034h-1C037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT1
Address:	22034h-22037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_BCSUNIT
	5

Description

This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. **Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.**

DWord	Bit	Description			
0	31:21	Wrap Count			
		Format:	Format: U11 count of ring buffer wraps		
		to the start (i.e., when effectively creates a v	nted by 1 whenever the Head Offset wraps from the end of the buffer back never it wraps back to 0). Appending this field to the Head Offset field rirtual 4GB Head "Pointer" which can be used as a tag associated with a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.		



RING_BUFFER_HEAD - Ring Buffer Head						
	20:2	Head Offset				
		Format: GraphicsAddress[20:2] DWord Offset				
This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software wi this field to select the first DWord to be parsed once the RB is enabled. (Writing the H while the RB is enabled is UNDEFINED). Subsequently, the device will increment this of executes instructions - until it reaches the QWord specified by the Tail Offset . At this ring buffer is considered "empty".			B is enabled. (Writing the Head Offset device will increment this offset as it			
			Programming Note	es		
		A RB can be enabled empty or containing some number of valid instructions. Reserved				
	1					
		Format: MBZ				
	0 Reserved					
		Format:		MBZ		



Ring Buffer Start

	RING_BUFFER_START - Ring Buffer Start
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	02038h-0203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_RCSUNIT
Address:	12038h-1203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT0
Address:	1A038h-1A03Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT
Address:	1C038h-1C03Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT1
Address:	22038h-2203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_BCSUNIT
	Description

Description

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

DWord	Bit	Description				
0	31:12	Starting Address				
		Format: GraphicsAddress[31:12]RingBuffer				
		This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.				
	11:0	Reserved				
		Format:		MBZ		



Ring Buffer Tail

	RING_BUFFER_TAIL - Ring Buffer Tail
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	02030h-02033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_RCSUNIT
Address:	12030h-12033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT0
Address:	1A030h-1A033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT
Address:	1C030h-1C033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT1
Address:	22030h-22033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_BCSUNIT

Description

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

DWord	Bit	Description		
0	31:21	Reserved		
		Format:	MBZ	



RING_BUFFER_TAIL - Ring Buffer Tail					
20:3	Tail Offset Format: GraphicsAddress[20:3]				
	end. The value written poir words, it can be defined as must write subsequent instaround to the top of the body DWords prior to the location	nts to the QWord past the last verthe the the the the the the the the the	instructions placed in the ring buffer valid QWord of instructions. In other will write instructions into. Software the Tail Offset, possibly wrapping bund within the buffer). Note that all must contain valid instruction data - lead Offset for more information.		
2:0	Reserved				
Format: MBZ					



Root Table Address Pointer Value First 31_0

RTAPV_1_310 - Root Table Address Pointer Value First 31_0					
Register Space: MMIO: 0/2/0					
Default Value:		0x00000000			
Size (in bits):		32			
Address:		0F500h			
This register	is used	to store local copy of the Root ⁻	Table address pointer value.		
DWord	Bit		Description		
0	31:0	First Address 31 to 0			
		Default Value:	0000000h		
		Access:	R/W		
	Bits 31:11 = Root Table Address Pointer Value 31:11.				
		Bits 10:1 = Reserved.			
		Bit 0 = Enabled for Root Table	Address Pointer Value 31:11.		



Root Table Address Pointer Value Second 31_0

RTAPV_2_310 - Root Table Address Pointer Value Second 31_0						
Register Space: MMIO: 0/2/0						
Default Value:		0x00000000				
Size (in bits):		32				
Address:		0F504h				
This register	is used	to store local copy of the Root T	able address pointer value.			
DWord	Bit		Description			
0	31:0	Second Address 31 to 0				
		Default Value:	0000000h			
Access: R/W						
	Bits 31:8 = Reserved.					
		Bits 7:1 = Root Table Address Pointer Value 38:32.				
	Bit 0 = Enabled for Root Table Address Pointer Value 38:32.					



RPM Context Image Interface

	M	SG_RPM_CTXBASE - RPM Cor	ntext Image Interface		
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default Value: 0x00000000					
Size (in bits): 32					
Address:		08518h			
This reg	ister is	written by RPMunit, the content is provided to m	sqcunit in rc6 context address decode		
DWord	Bit	Descri	ption		
0	31:30	Reserved	-		
		Access:	RO		
	29:22	RC6 Context Base High			
		Access:	R/W		
		This field corresponds to bits [39:32] of RC6MEMBASE			
		Use above 4GB is not currently supported, and the	ese bits must be set to 0		
	21:2	RC6 Context Base Low			
		Access:	R/W		
		This field is used to set the base of memory where the RC6 power context will be saved This value MUST be above the base and below the top of stolen memory			
	1	RC6 DRAM Only			
		Access:	R/W		
		1'b0 : Allow C6 context to go to either DRAM or C6SRAM, as specified by RC6LOCATION(default)			
		1'b1 : C6 context always goes to DRAM; RC6LOCA	ATION is ignored		
	0	RC6 Location			
		Access:	R/W		
		1'b0 : Send context data to C6SRAM (default)			
		1'b1 : Send context data to DRAM location specif	ied in RC6CTXBASE		



RS_PREEMPT_STATUS_UDW

RS_PREEMPT_STATUS_UDW - RS_PREEMPT_STATUS_UDW

Register Space: MMIO: 0/2/0 Source: RenderCS Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02174h

Preemption from First Level Batch Buffer: This register contains the offset in to the Batch Buffer on which Resource streamer got preempted. Note that it is offset from the Batch Start Address and not the graphics address corresponding to the preempted instruction on Batch Buffer. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context. Preemption from Second Level Batch Buffer: This register contains the graphics address of the instruction in Second Level Batch Buffer on which Resource streamer got preempted. This register's contents will be looked at by Command Streamer on the next RS Start Trigger to provide the appropriate batch start address. Following preemption, context save happens on which this register is context saved, after context save the register gets auto reset by Command Streamer. This register gets context save/restored by Render Command Streamer as part of its render context.

Programming Notes

- This register is accessed by Render Command Streamer as part of render context save/restore; this register should be exercised by S/W only for resetting the register contents if required.
- Following preemption if there is no context save, SW should program this register with 0x0 so that it does not interfere with proceeding workloads.

DWord	Bit	Description			
0	31:16	Reserved			
		Format: MBZ			
	15:0	Batch Buffer Offset Upper DWORD			
		Format:	GraphicsAddress[47:32]		
This field specifies the 4GB aligned base address of gfx 4GB virtual address host's 64-bit virtual address space of the last preempted second level batc streamer.		•			



RS Preemption Hint

RS_PRE_HINT - F	RS Preemption Hint

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 024C0h

This register contains the Dword aligned Graphics address in to the Batch Buffer corresponding to either 3D_PRIMITIVE or RCS-RS sync command called Preemption Hint Address. When Preemption Hint Address is enabled, RS will honor preemption request from RCS only on parsing 3D_PRIMITIVE/RCS-RS sync command at Preemption Hint Address.

Programming Notes

Programming Restriction:

This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preempting Resource Streamer in command stream. Programmer has to ensure that RS Preemption Hint register gets programmed well before RS gets preempted by RCS. Note that this register should be programmed with caution as it can lead to indefinite stalls in RS.

- a. RS will preempt on receiving preemption request from RCS only on reaching the instruction in the batch buffer corresponding to the address mentioned in RS_PREEMPT_HINT. RS could hit an RCS-RS sync command before reaching the address mentioned in the RS_PREEMPT_HINT, in this case RS should preempt on the sync command.
- b. RS could hit the address mentioned in 3D_PREEMPT_HINT before receiving preempt request from RCS. In this case RS will stall at this command until it receives preemption request from RCS and then preempts.

If RS is programmed to the same DRAW command as the Command Streamer, then a dummy DRAW command is required prior to the DRAW command with the HINT. Otherwise the RS will not initiate the sync with the DRAW command and will deadlock the hardware.

DWord	Bit	Description			
0	31:2	Preemption Hint Address			
		Format: U30			
		This field contains the Dword aligned Graphics Address in to the batch buffer as Preemption Hint.			
	1	Reserved			
		Format: Enabled			



RS_PRE_HINT - RS Preemption Hint						
	0	Preemption Hint				
		Format: Enabled				
		Value	Name	Description		
		0h	Disabled	Preemption hint is disabled for Resource Streamer.		
		1h	Enabled	Preemption hint is enabled for Resource streamer.		



RS Preemption Hint UDW

RS_PREEMPTION_HINT_UDW - RS Preemption Hint UDW

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 024C4h

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to either 3D_PRIMITIVE or RCS-RS sync command called Preemption Hint Address. When Preemption Hint Address is enabled, RS will honor preemption request from RCS only on parsing 3D_PRIMITIVE/RCS-RS sync command at Preemption Hint Address.

Restriction

This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preempting Resource Streamer in command stream. See RS_PRE_HINT definition for further restrictions.

DWord	Bit	Description			
0	31:16	Reserved			
		Format:		MBZ	
	15:0	Preemption Hint Address Upper DWORD			
		Format:	GraphicsAddress[47:32]		
		This field contains the 4GB aligned base address of gfx 4GB virtual address space with host's 64-bit virtual address space of the batch buffer as Preemption Hint.			



Sampler Busy per Subslice

EUMETRICS_EVENT5 - Sampler Busy per Subslice

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00DA0h

This register mirrors an accumulating count for EU Metric Event5. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Word Bit Description		
0	31:0	EU Metric Event Count	
		Access:	RO



Sampler control register

		SAMPLER_CTL - Sampler control register		
Register Space:		MMIO: 0/2/0		
Source:		RenderCS		
Default Value:		0x00000000		
Access:		R/W		
Size (in bits):		32		
Address:		0E140h		
DWord	Bit	Description		
0	31:16	ECO Reserved 1		
		Reserved: MBZ		
	15:8	Reserved		
	7:3	Sampler unit select 00000 ? SIUnit 00001 ? PLUnit 00010 ? DGUnit 00011 ? QCUnit 00100 ? FTUnit 00101 ? DMUnit 00110 ? SCUnit 00111 ? FLUnit 01000 ? SOUnit 01001 - AVSunit		
	2	ECO Reserved 2 Reserved MBZ (These bits are moved to CS unit MMIO register section at 0x208c, bit 2)		
	1:0	ECO Reserved 3 Reserved MBZ		

Command Reference: Registers



SAMPLER EU STALL

EUMETRICS_EVENT3 - SAMPLER EU STALL

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00D98h

This register mirrors an accumulating count for EU Metric Event3. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description		
0	31:0	EU Metric Event Count		
		Access:	RO	



SAMPLER Mode Register

SAMPLER_MODE - SAMPLER Mode Register

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Size (in bits): 32 Trusted Type: 1

Address: 07028h

This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.

DWord	Bit		Description		
0	31:16	Reserved			
		Access:	RO		
	15:14	ECO Reserved 1	ECO Reserved 1		
		Format:	MBZ		
	13:12	ECO Reserved 2			
		Format:	MBZ		
	11:10	ECO Reserved 2b			
		Format:	MBZ		
	9:8	ECO Reserved 2c			
		Format:	MBZ		
	7	ECO Reserved 3			
		Format:	MBZ		
	6	ECO_SCRATCH3C			
	5	ECO_SCRATCH3B			
		Format:	MBZ		
	4	ECO Reserved 4			
		Format:	MBZ		
	3	ECO Reserved 5			
		Format:	MBZ		
	2	ECO Reserved 4-2	ECO Reserved 4-2		
	1	ECO Reserved4-1			



Save Timer

		SVTIME	R - Save Timer			
Register	egister Space: MMIO: 0/2/0					
Source: BSpec						
Default \	Value:	0x60001000				
Size (in l	bits):	32				
Address		0B434h				
DWord	Bit		Description			
0	31	Reserved				
		Access:	RO			
		Reserved.				
	30:29	Counter Enabling Selection				
		Default Value:		11b		
		Access:	R/W			
		LPFC provides rudimentary compre levels of event reporting. Based on programmed events in the "Event S CNT7CL) will be tracked and report	he value of this bitfield, only a cert election and Base Counters" registe	ain number of the		
		Value Selected Counters				
		00 Counter 0				
		01 Counters 0 & 1				
		10 Counters 0, 1, 2, & 3				
		11 Counters 0 - 7				
		Signal - lpconf_lpfc_cnt_enabled [1:)].			
	28:24	Reserved				
Access:			RO			
Reserved.						



SVTIMER - Save Timer

23:0 **Save Timer Intervel**

Default Value:	0000000001000000000000				
Access:	R/W				

Save Timer Interval (SVTMRINT).

Save Timer Interval: This is the interval for sampling the performance counters and writing to memory. Each time it expires, the counters are sampled and packetized to be sent to DMA controller.

The minimum granularity of sampling period if 256clocks. The value in this register is used as 256 x value to find the sampling window. For a 1Ghz core clock it provides up to 4ns of sampling period while matching the maximum capability of the event counters.

1h - 256clks.

2h - 512clks.

•••

8h - 2048clks.

Signal - lpconf_lpfc_savetimer_int [23:0].



SBLC_PWM_CTL1

		SBL	C_PWN	/I_CTL1	
Register	egister Space: MMIO: 0/2/0				
Source: E		BSpec			
Default \	/alue:	0x0000000			
Access:		R/W			
Size (in b	its):	32			
Address:		C8250h-C8253h			
Name:		South BLM Control 1			
ShortNar	ne:	SBLC_PWM_CTL1			
Power:		Always on			
Reset:		soft			
DWord	Bit		D	escription	
		PWM PCH Enable This bit enables the PWM counter inverted to 1 with the polarity bit. Value	r logic in th	e PCH. Disable	ed PWM will drive 0, which can be
					Name
		0b		Disable	
		1b		Enable	
		Restriction			
		Program the frequency and duty	cycle befor	e enabling PW	/M.
-	30	Reserved			
		Format:			MBZ
	29	Backlight Polarity This field controls the polarity of the PWM signal.			
		Value			Name
		0b	Active H	igh	
		1b	Active Lo	ow	
	28:0	Reserved			
		Format:			MBZ



SBLC_PWM_CTL2

		SBLC_PWM_CTL2
Register	Space:	MMIO: 0/2/0
Source:		BSpec
Default \	Value:	0x00000000
Access:		R/W
Size (in l	oits):	32
Address	•	C8254h-C8257h
Name:		South BLM Control 2
ShortNa	me:	SBLC_PWM_CTL2
Power:		Always on
Reset:		soft
DWord	Bit	Description
0	31:16	Backlight Modulation Frequency This field determines the number of time base events in total for a complete cycle of modulated backlight control. This field is normally set once during initialization based on the frequency of the clock that is being used and the desired PWM frequency. This value represents the period of the PWM stream in clock periods multiplied by 16 (default increment) or 128 (alternate increment). PWM clock is 24 MHz, non-spread, <100ppm
	15:0	Backlight Duty Cycle This field determines the number of time base events for the active portion of the PWM backlight control. This should never be larger than the frequency field. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. When written, the new value will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in clock periods multiplied by 16 (default increment) or 128 (alternate increment).



SCRATCH1

		SCRATCH1 - SCRATCH	I1			
Register	Space:	MMIO: 0/2/0				
Source:	Source: BSpec					
Default \	Default Value: 0x00000001					
Size (in b	oits):	32				
Address:		0B11Ch				
DWord	Bit	Description				
0	31:13	SCRATCH				
		Access:	R/W			
	12	SLM Save ECC hang Fix Disable				
		Access:	R/W			
		0 - Hang indication sent to Itiseqslunit when uncorrectable	e error detected in any of the SLM			
		lanes	·			
		1 - Hang indication sent to Itiseqslunit when uncorrectable lbcf_slmsave_ecc_hang_fix_disable	e error detected only in SLM lane0			
	11	5				
	11	Snoop SLM Save Restore Fix Disable Access:	R/W			
		0 (default): Snoop fix during SLM Save Restore is enabled	N/ VV			
		1 : Snoop fix in LTCD during SLM Save Restore is disabled				
		lbcf_ltcd_snpfix_dis				
	10	LTCD LAST TX IROW FIX				
		Access:	R/W			
		0 (default): last transaction hitting irow before self-init/ebb	_			
		1 : last transaction hitting irow before self-init/ebb-init bug lbcf_lasttx_hitirow_fix_dis	g fix disabled			
	0	LSQC RORW Performance Fix Disable				
	9	Access:	R/W			
		0 (default): Order cam match should not be qualified with	•			
		1 : Order cam match will be qualified with destination for				
		lbcf_csr_lsqc_rorwperf_dis				
	8	Eviction Performance Fix Enable				
		Access:	R/W			
		Disable Eviction Performance fix				
		0 (default) - Enable Eviction Performance Fix in LSQC				
		1 - Disable Eviction Performance Fix in LSQC Value of this bit should be same as LBCF register bit 0xb1	18[22]			
		Value of this bit should be same as LNCF register bit 0xb0				
		lbcf_csr_evict_perf_fix_en				
	7	Reserved				



	SCRATCH1 - SC	RATCH1			
	Access:	R/W			
	Reserved	,			
6	Coherent SQCAM Disable				
	Access:	R/W			
	0 (default) - Enable sqcam look up for coh cycle	es .			
	1 - Disable sqcam look up for coh cycles				
_	lbcf_csr_coh_sqcam_en				
5	SLM/Non-SLM Fair Arbitration Fix Disable	D 044		_1	
	Access:	R/W		Ш	
	0 (default) - SLM/non-SLM Fair arbitration fix is 1 - SLM/non-SLM Fair arbitration fix is disabled				
	lbcf_csr_fairarb_perf_fix_dis				
4	LSQC Non Coherent Flush on PM Flush Disal	ole			
	Access:	R/W		٦	
	0 :(default) When PM flush is sent to L3, LSQC	will generate Query to	flush coherent and Non		
	coherent Lines (DC/L3 ways) from L3.	,			
	1: When PM flush is sent to L3, LSQC will gene	rate Query to flush only	the Coherent Lines		
	(DC/L3 ways) from L3. lbcf_csr_lsqc_flush_nc_on_pm_flush_dis				
<u> </u>	roinv stall deassert				
3	Default Value:		0	٦	
				-	
	Access: 0-When any of the text,const,state,text flag ro i	nualidation is in progra	R/W	Ш	
	deasserted	invalidation is in progres	SS THE STAIL IS HOT		
	1-When any of the text,const,state,text flag ro i	nvalidation is in progre	ss the stall is deasserted		
	lbcf_ltcd_roinv_stall_deassert				
2	LBS SLA Retry Timer Decrement				
	Default Value:		0b		
	Access:		R/W		
	1: LBS SLA Retry Timer Decrement is enabled				
	0: LBS SLA Retry Timer Decrement is disabled				
	This bit needs to be programmed to 1 to avoid lbcf_lbs_sla_retry_timer_dec_en	SNOOP response livelo	DCK		
1	LSQC COH SNOOP COAMA STREAM FIX EN				
ı	Default Value:		0b	٦	
				-	
	Access: 1: Coherent Snoop Coama Stream related fix is	enabled	R/W		
	0: Fix is disabled	CHADIEU.			
	lbcf_lsqc_coh_snp_coama_stream_fix_en				
0	Reserved				



SCRATCH 2 for LNCFunit

	SCRATCI	H_LNCF2 - S	CRATCH 2 for LNCFunit	
Register Space:	MMIO: 0/2/	0		
Source:	BSpec			
Default Value:	0x00000000)		
Size (in bits):	32			
Address:	0B0A0h			
DWord	Bit		Description	
0	31	Reserved		
		Access:	R/W	
	30	Reserved2		
		Access:	R/W	
	29	Reserved3		
		Access:	R/W	
	28	Reserved4		
		Access:	R/W	
	27	Reserved5		
		Access:	R/W	
	26	Reserved6		
		Access:	R/W	
	25	Reserved7		
		Access:	R/W	
	24	Reserved8		
		Access:	R/W	
	23	Reserved9		

Access:

Access:

22:0

SCRATCH 2 field for LNCFunit

R/W

R/W



SCRATCH2 Register

SCRATCH2 - SCRATCH2 Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 0B140h

DWord	Bit	Description			
0	31:0	SCRATCH2			
		Access:	R/W		



SCRATCH for LNCFunit

		SCRATCH_LNCF1 - SCRAT	CH for LNCFunit		
Register	Space	: MMIO: 0/2/0			
Source: BSpec					
Default Value: 0x00000001					
Size (in b	oits):	32			
Address:		0B008h			
DWord	Bit	Descri	ption		
0	31:8	SCRATCH register for LNCFunit			
		Access:	R/W		
	7	Enable LNI SNDARB Fairness Fix			
	,	Access:	R/W		
		0: (Default) Disable LNIUNIT SNDARB Fairness Fix. 1: Enable LNIUNIT SNDARB Fairness Fix. The following bit needs to be programmed to 1 in GT3 and GT4 modes from SKL-E0 onwards. Incf_csr_sndarb_fairness_fix_en			
	6	Disable LNI Page Fault Fix			
		Access:	R/W		
		0: (Default) Enable LNIUNIT Page Fault Fix. 1: Disable LNIUNIT Page Fault Fix Incf_csr_Ini_pgflt_fix_dis			
	5	Reserved			
		Access:	R/W		
		Reserved			
	4	Reserved			
		Access:	R/W		
		Reserved			
	3	LNE Arbitration Performance Fix			
		Access:	R/W		
		0: (Default) Enable the performance fix for the case in SS read returns . HSD 2121468 1: Disable the performance fix for HSD 2121468 . Incf_csr_lne_perf_fix_dis	_		
	2	Memory fill delay			
		Access:	R/W		
		Incf_csr_Ini_gt2_memfill_dis. 0:mem fills gt2 latency will be 1 .			
		1:mem fill gt2 latency will be same as gt3.			



	SCRATCH_LNCF1 - SCRATCH for LNCFunit					
	1	flush start delay				
		Access:	R/W			
		Incf_csr_Ini_disable_flush_start_delay.				
		0:Flush processing in LNIunit starts one clock after receivin	_			
		1:Flush processing in LNIunit starts in the same clock in which flush command is received.				
	0	Non-IA coherent atomics enable				
		Default Value:		1b		
		Access:		R/W		
		0: atomics in GTI ().				
		1: atomics in L3 (non-IA atomic) (Default).				
		Output signal from LNCF unit Incf_csr_Ini_glblatmcs_I3. Value for this bit should be same as lbcf_csr_lsqc_glblatmcs_I3 b118[22].				
		•				
		Value of this bit should be same as LBCF register bit 0xb11c[8]. Adding Xbuf 8 MCP.				
		Adding Abdi o Well.				



Second Buffer Size

		SBS - Second But	ffer Size
Register	Space:	: MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x0000000	
Size (in b	oits):	32	
Address:	•	0B424h	
DWord	Bit	Descri	iption
0	31:16	Second Virtual Buffer Base	
		Access:	R/W
		Second Virtual Buffer Base: Programmed by drive data storage. The buffer size should be aligned to aligns to the base (i.e. for 128KB bit[16]=0, 256KB Signal - lpconf_lpfc_virtual_base1 [31:16].	o the size of the memory allocated so it naturally
	15:12	Second Buffer Size 0	
		Access:	R/W
		Second Buffer Size: Determines the allowed buffer 0000b: 64KB. 0001b: 128KB. 0010b: 256KB. 0011b: 512KB 1111b: 2GB. Signal - lpconf_lpfc_buffer_size1 [3:0].	er size for performance data storage.
	11:0	Reserved	
		Access:	RO
		Reserved.	



Second Level Batch Buffer Head Pointer Preemption Register

SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Trusted Type: 1

Address: 0213Ch-0213Fh

Name: Second Level Batch Buffer Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_RCSUNIT

Address: 1213Ch-1213Fh

Name: Second Level Batch Buffer Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_VCSUNIT0

Address: 1A13Ch-1A13Fh

Name: Second Level Batch Buffer Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_VECSUNIT

Address: 1C13Ch-1C13Fh

Name: Second Level Batch Buffer Head Pointer Preemption Register

ShortName: SBB PREEMPT ADDR VCSUNIT1

Address: 2213Ch-2213Fh

Name: Second Level Batch Buffer Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_BCSUNIT

Description

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the second level batch buffer on which preemption has occurred.

This register value should be looked at only when the preemption has occurred in the second level batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer or in batch buffer.

Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling.

This is a global register and context save/restored as part of power context image.

Preemptable Commands

Source

Command Reference: Registers



SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

MI_ARB_CHECK

RenderCS

3D_PRIMITIVE

GPGPU_WALKER

MEDIA_STATE_FLUSH

PIPE_CONTROL (Only in GPGPU mode of pipeline selection)

MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)

MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

Preemptable Commands	Source
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description					
0	31:2	Second Level Batch Buffer Head Pointer					
		Format: GraphicsAddress[31:2]					
		This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.					
	1:0	Reserved					
		Format:		MBZ			



Second Level Batch Buffer Head Pointer Register

SBB_ADDR - Second Level Batch Buffer Head Pointer Register

Register Space: MMIO: 0/2/0

Source: CommandStreamer

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02114h-02117h

Name: Second Level Batch Buffer Head Pointer Register

ShortName: SBB_ADDR_RCSUNIT

Address: 12114h-12117h

Name: Second Level Batch Buffer Head Pointer Register

ShortName: SBB_ADDR_VCSUNIT0

Address: 1A114h-1A117h

Name: Second Level Batch Buffer Head Pointer Register

ShortName: SBB_ADDR_VECSUNIT

Address: 1C114h-1C117h

Name: Second Level Batch Buffer Head Pointer Register

ShortName: SBB_ADDR_VCSUNIT1

Address: 22114h-22117h

Name: Second Level Batch Buffer Head Pointer Register

ShortName: SBB_ADDR_BCSUNIT

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

Programming Notes

This register should NEVER be programmed by driver, this is for HW internal use only. This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.

DWord	Bit	Description					
0	31:2	Second Level Batch Buffer Head Pointer					
		Format: GraphicsAddress[31:2]					
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Second Level Batch Buffer is currently fetching commands. This field is meaningful only when Valid field is set to "1".					
	1	Reserved					
		Format:		MBZ			



SBB_ADDR - Second Level Batch Buffer Head Pointer Register								
	0	0 Valid						
		Format: U1						
		Value Name Description						
		Oh Invalid [Default] Second Level Batch buffer Invalid						
		1h	Valid	Second Batch buffer Val	id.			



Second Level Batch Buffer State Register

SBB_STATE - Second Level Batch Buffer State Register				
MMIO: 0/2/0				
BSpec				
0x0000000				
R/W				
32				
02118h-0211Bh				
Second Level Batch Buffer State Register				
SBB_STATE_RCSUNIT				
12118h-1211Bh				
Second Level Batch Buffer State Register				
SBB_STATE_VCSUNIT0				
1A118h-1A11Bh				
Second Level Batch Buffer State Register				
SBB_STATE_VECSUNIT				
1C118h-1C11Bh				
Second Level Batch Buffer State Register				
SBB_STATE_VCSUNIT1				
22118h-2211Bh				
Second Level Batch Buffer State Register				

This register contains the attributes of the second level batch buffer initiated from the batch Buffer.

SBB_STATE_BCSUNIT

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer. This register is saved and restored with context.

DWord	Bit	Description					
0	31:10	Reserved					
		Format: MBZ					
	9:8	Reserved					
	7	Resource Streamer Enable					
		Source: RenderCS					
		Format: U1					
		When this bit is set, the Resource Streamer will execute the batch buffer. When this bit is clear					
		the Resource Streamer will not execute the batch buffer.					

ShortName:



SBB_STATE - Second Level Batch Buffer State Register						
7	Reserve	Reserved				
	Source	Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS				
	Format	:: MBZ				
6	Reserve	ed				
	Format:				MBZ	
5	Note: T		s the e	effective address space indicandicator written using MI_BA	ator security level and may not be the TCH_BUFFER_START.	
	Value	Name		Des	cription	
	0h	GGTT [Default]		second level batch buffer is lileged	located in GGTT memory and is	
	1h	PPGTT	This second level batch buffer is located in PPGTT memory and non-privileged.		located in PPGTT memory and is	
4	Reserved					
	Source	:		RenderCS, BlitterCS		
	Format: MBZ					
4	Reserved					
3:0	Reserve	ed				
	Format: MBZ			MBZ		



Second Level Batch Buffer Upper Head Pointer Preemption Register

SBB_PREEMPT_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02138h-0213Bh

Name: Second Level Batch Buffer Upper Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_UDW_RCSUNIT

Address: 12138h-1213Bh

Name: Second Level Batch Buffer Upper Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_UDW_VCSUNIT0

Address: 1A138h-1A13Bh

Name: Second Level Batch Buffer Upper Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_UDW_VECSUNIT

Address: 1C138h-1C13Bh

Name: Second Level Batch Buffer Upper Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_UDW_VCSUNIT1

Address: 22138h-2213Bh

Name: Second Level Batch Buffer Upper Head Pointer Preemption Register

ShortName: SBB_PREEMPT_ADDR_UDW_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted second level batch buffer. This register follows the same rules as the SBB_PREEMPT_ADDR register.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description					
0	31:16	Reserved					
		Format: MBZ					
	15:0	Second Level Batch Buffer Head Pointer Upper DWORD					
		Format: GraphicsAddress[47:32]					
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space of the last preempted second level batch buffer.					



Second Level Batch Buffer Upper Head Pointer Register

SBB_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0211Ch-0211Fh

Name: Second Level Batch Buffer Upper Head Pointer Register

ShortName: SBB_ADDR_UDW_RCSUNIT

Address: 1211Ch-1211Fh

Name: Second Level Batch Buffer Upper Head Pointer Register

ShortName: SBB_ADDR_UDW_VCSUNIT0

Address: 1A11Ch-1A11Fh

Name: Second Level Batch Buffer Upper Head Pointer Register

ShortName: SBB_ADDR_UDW_VECSUNIT

Address: 1C11Ch-1C11Fh

Name: Second Level Batch Buffer Upper Head Pointer Register

ShortName: SBB_ADDR_UDW_VCSUNIT1

Address: 2211Ch-2211Fh

Name: Second Level Batch Buffer Upper Head Pointer Register

ShortName: SBB_ADDR_UDW_BCSUNIT

This register contains the current Upper DWord of Graphics Memory Address of the last-initiated batch buffer.

Programming Restriction:

This register should NEVER be programmed by driver. This is for HW internal use only.

		, , ,						
DWord	Bit	Description						
0	31:16	Reserved						
		Format: MBZ						
	15:0	Batch Buffer Head Pointer Upper DWORD						
		Format: GraphicsAddress[47:32]						
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit in BB_ADDR will be 0 and this field is meaningless.						



Semaphore Polling Interval on Wait

SEMA	_WAIT_POLL - Semaphore Polling Interval on Wait
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	0224Ch-0224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_RCSUNIT
Address:	1224Ch-1224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT0
Address:	1A24Ch-1A24Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT
Address:	1C24Ch-1C24Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT1
Address:	2224Ch-2224Fh
Name:	Semaphore Polling Interval on Wait

The SEMA_WAIT_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI_SEMAPHORE_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When a value of 0 is written the poll interval will be equal to the memory latency of the read completion.

SEMA_WAIT_POLL_BCSUNIT

DWord	Bit	Description		
0	31:21	Reserved		
		Format:	MBZ	
	20:0	Poll Interval		
		Minimum number of micro-seconds allowed		

ShortName:

Command Reference: Registers



SF ACTIVE STALL Event

SF_Active_Stall - SF ACTIVE STALL Event

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00DB8h

This register mirrors an accumulating count for EU Metric Event7. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description			
0	31:0	SF Active Stall Count			
		Access: RO			



SFUSE_STRAP

SFUSE_STRAP						
Space	e: MMIO: 0/2/0					
	BSpec					
Value: 0x00000000						
	RO					
ize (in bits): 32						
	C2014h-C2017h					
ne: South Fuses and Straps						
ne:	SFUSE_STRAP					
	Always on					
	soft					
Bit		Description				
31:9	Reserved					
8	Reserved					
7:5	Reserved					
4	Reserved					
3	Reserved					
2 Digital Port B Present Strap This bit indicates the state of the digital port B present strap. The strap is set if DDPB is 1b at rising edge of PCH_PWROK						
	Value	Name				
	0b	Not Present				
	1b	Present				
1	Digital Port C Present Strap This bit indicates the state of the digital port C present strap. The strap is set if DDPC_CTF is 1b at rising edge of PCH_PWROK.					
	Value	Name				
	0b	Not Present				
	1b	Present				
Digital Port D Present Strap This bit indicates the state of the digital port D present strap. The strap is set if DDPD pin is 1b at rising edge of PCH_PWROK.						
	Value	Name				
	0b	Not Present				
	1b	Present				
i 1	Bit 31:9 3 3 7:5 4 3 3 2 2	BSpec alue: 0x00000000 RO ts): 32 C2014h-C2017h South Fuses and Straps ale: SFUSE_STRAP Always on soft Bit B1:9 Reserved Reserved Reserved Digital Port B Present Strap This bit indicates the state of the di is 1b at rising edge of PCH_PWROK Value Ob 1b Digital Port C Present Strap This bit indicates the state of the di is 1b at rising edge of PCH_PWROK Value Ob 1b Digital Port D Present Strap This bit indicates the state of the di is 1b at rising edge of PCH_PWROK Value Ob 1b Digital Port D Present Strap This bit indicates the state of the di pin is 1b at rising edge of PCH_PW Value Ob Value Ob				



SHOTPLUG_CTL

Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x000000000 Access: R/W Size (in bits): 32 Address: C4030h-C4033h Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ DDI A HPD Input Enable This field controls the state of the HPD pin for the digital port A.					
Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: C4030h-C4033h Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
Access: R/W Size (in bits): 32 Address: C4030h-C4033h Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ					
Size (in bits): 32 Address: C4030h-C4033h Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
Address: C4030h-C4033h Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
Name: South Hot Plug Control ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
ShortName: SHOTPLUG_CTL Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
Power: Always on Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
Reset: soft The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
The short pulse duration is programmed in SHPD_PULSE_CNT. DWord Bit Description					
DWord Bit Description 0 31:29 Reserved Format: MBZ 28 DDI A HPD Input Enable					
0 31:29 Reserved Format: MBZ MBZ					
Format: MBZ 28 DDI A HPD Input Enable					
28 DDI A HPD Input Enable					
Ihis field controls the state of the HPD pin for the digital port A.					
Value Name					
0b Disable					
	1b Enable				
27 Reserved					
Format: MBZ					
26 Reserved					
Format: MBZ					
25:24 DDI A HPD Status					
Access: R/WC					
This field reflects the hot plug detect status on port A. This bit is used for either monitor					
hotplug/unplug or for notification of a sink event. When HPD input is enabled and either or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmater)	_				
the IMR). The hotplug ISR gives the live state of the HPD pin. These are sticky bits, cleared					
writing 1s to both of them.					
Value Name					
00b Hot plug event not detected					
X1b Short pulse hot plug event detected					
1Xb Long pulse hot plug event detected					
23:21 Reserved					
Format: MBZ					



	SHOTPLUG_CTL					
20	DDI D HPD Inp	DDI D HPD Input Enable				
	This field contr	ols the state of the HPD pin f	or the digit	tal p	oort D.	
		Value			Name	
	0b		Disable			
	1b		Enable			
19	19 Reserved					
	Format:				MBZ	
18	Reserved					
	Format: MBZ			MBZ		
17:16	DDI D HPD Sta	itus				
	Access:		R	R/W	C	
		This field reflects the hot plug detect status on port D. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long				
	or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in					
	the IMR). The hotplug ISR gives the live state of the HPD pin. These are sticky bits, cleared by writing 1s to both of them.					
	Value					
	-	Name			e	
	00b	Hot plug event not detected				
	X1b	Short pulse hot plug event detected				
	1Xb	Long pulse hot plug event detected				
15:13						
	Format:				MBZ	
12	DDI C HPD Input Enable This field controls the state of the HPD pin for the digital port C.					
		Value			Name	
	0b		Disable			
	1b		Enable			
11	Reserved					
	Format:				MBZ	
10	Reserved					
	Format:				MBZ	



SHOTPLUG_CTL

9:8 [וטנ	CI	HPD	Status
--------------	-----	----	-----	--------

Access: R/WC

This field reflects the hot plug detect status on port C. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in the IMR). The hotplug ISR gives the live state of the HPD pin. These are sticky bits, cleared by writing 1s to both of them.

Value	Name			
00b	Hot plug event not detected			
X1b	Short pulse hot plug event detected			
1Xb	Long pulse hot plug event detected			

7:5 **Reserved**

Format: MBZ

4 DDI B HPD Input Enable

This field controls the state of the HPD pin for the digital port B.

Value	Name
0b	Disable
1b	Enable

3 **Reserved**

Format: MBZ

2 Reserved

Format: MBZ

1:0 **DDI B HPD Status**

Access: R/WC

This field reflects the hot plug detect status on port B. This bit is used for either monitor hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long or short pulse is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in the IMR). The hotplug ISR gives the live state of the HPD pin. These are sticky bits, cleared by writing 1s to both of them.

Value	Name			
00b	Hot plug event not detected			
X1b	Short pulse hot plug event detected			
1Xb	Long pulse hot plug event detected			



SHOTPLUG_CTL2

	SHOTPLUG_CTL2					
Register	Space	e: MMIO: 0	/2/0			
Source:		BSpec				
Default Value: 0x00000000			000			
Access: R/W						
Size (in bits): 32						
Address: C403Ch-C403Fh						
Name: South Hot Plug Control 2			ot Plug Control 2			
ShortNa	me:	SHOTPLU	JG_CTL2			
Power:		Always o	n			
Reset:		soft				
The sho	rt pul	se duration is pro	ogrammed in SHPD_PULSE_CI	NT.		
DWord	Bit		De	escriptio	n	
0	31:9	Reserved				
		Format:			MBZ	
	8	DDI F HPD Input Enable				
		This field contro	ols the state of the HPD buffe	r for the		
					Name	
0b Disable						
1b [Enable				
	8:5	Reserved				
	6:5	DDI F HPD Stat	us			
		Access:			R/WC	
			. 5	•	. This bit is used for either monitor	
		hotplug/unplug or for notification of a sink event. When HPD input is enabled and either a long or				
			se is detected, one of these bits will set and the hotplug IIR will be set (if unmasked in the hotplug ISR gives the live state of the HPD pin. These are sticky bits, cleared by writing			
		1s to both of the			siii. Mese are stietty sits, elearea sy mitting	
		Value			Name	
		00b	Hot plug event not detected			
		X1b	Short pulse hot plug event detected			
		1Xb Long pulse hot plug event detected				
	4	DDI E HPD Input Enable				
		This field contro	ls the state of the HPD buffer	for the	digital port E.	
			Value		Name	
		0b		Disable		
		1b		Enable		



	SHOTPLUG_CTL2					
3	Reserved	Reserved				
	Format:		MBZ			
2	2 Reserved					
	Format:		MBZ			
1:0	1:0 DDI E HPD Status					
	Access:		R/WC			
	hotplug/unplug short pulse is de	tected, one of these bits will set and ${\sf t}$ ig ISR gives the live state of the HPD ${\sf p}$	This bit is used for either monitor en HPD input is enabled and either a long or he hotplug IIR will be set (if unmasked in the bin. These are sticky bits, cleared by writing			
	Value		Name			
	00b	Hot plug event not detected				
	X1b	Short pulse hot plug event detected				
	1Xb	Long pulse hot plug event detected				



SHPD_FILTER_CNT

SHPD_FILTER_CNT						
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x000001F2				
Access:		R/W				
Size (in b	oits):	32				
Address:		C4038h-C403Bh				
Name:		South HPD Filter count				
ShortNa	me:	SHPD_FILTER_CNT				
Power:		Always on				
Reset:	Reset: global					
This reg	ister m	ust be programmed properly before enabling DDI HPD detection.				
DWord	Bit	Description				
0	31:17	Reserved				
		Format: MBZ				
	16:0	HPD Filter Count				
Default Value: 001F2h 500 mi		Default Value: 001F2h 500 microseconds				
		nese bits define the duration of the filter for DDI HPD. The value is the number of croseconds minus 2.				



SHPD_PULSE_CNT

SHPD_PULSE_CNT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x000007CE

Access: R/W Size (in bits): 32

Address: C4034h-C4037h

Name: South HPD Pulse count DDI B

ShortName: SHPD_PULSE_CNT_B

Power: Always on Reset: global

Address: C4044h-C4047h

Name: South HPD Pulse count DDI C

ShortName: SHPD_PULSE_CNT_C

Power: Always on Reset: global

Address: C4048h-C404Bh

Name: South HPD Pulse count DDI D

ShortName: SHPD_PULSE_CNT_D

Power: Always on Reset: global

Address: C404Ch-C404Fh

Name: South HPD Pulse count DDI A

ShortName: SHPD_PULSE_CNT_A

Power: Always on Reset: global

Address: C4050h-C4053h

Name: South HPD Pulse count DDI E

ShortName: SHPD_PULSE_CNT_E

Power: Always on Reset: global

This register must be programmed properly before enabling DDI HPD detection.

There is one instance of this register per DDI A, B, C, D, E..

DWord Bit Description



	SHPD_PULSE_CNT						
0	31:17	Reserved					
		Format: MBZ					
	16:0	ShortPulse Count					
		Default Value: 007CEh 2000 microseconds for DisplayPort These bits define the duration of the pulse defined as a short pulse for DDI HPD. The value is number of microseconds minus 2.					
	es						
For HDMI or DVI it should be programmed to 0x1869E = 100,000 micros				100,000 microseconds.			



SINTERRUPT

			SI	NTERRUPT			
Register Space:		e: MMIO: 0/2/0	MMIO: 0/2/0				
		BSpec	BSpec				
·		:00000000, 0	0x0000000, 0x00000000				
,		RO, R/W, R/WC	., R/W				
Size (in b	oits):	128					
See the	South	Display Engine Interru	pt Bit Defini	ition Table to find the source event for each interrupt bit.			
DWord	Bit			Description			
0	31:0	ISR					
		Access: RO					
		These are the Interrupt Status Register Bits. This field contains the non-persistent values of all interrupt status bits. The IMR selects which of these interrupt conditions are reported in the persistent IIR					
		Value		Name			
		0b	Condition [Doesn't Exist			
		1b	Condition E	Exists			
		Programming Notes					
		Some inputs to this register are short pulses; therefore software should not expect to use this register to sample these conditions.					
1	31:0	IMR					
		Access:		R/W			
		These are the Interrupt Mask Register Bits. This field contains a bit mask which selects which					
		interrupt bits from the ISR are reported in the IIR.					
		Value		Name			
		0b		Not Masked			
		1b		Masked			
2	31:0						
		Access:		R/WC			
		These are the Interrupt Identity Register Bits. This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. If enabled by the IER, bits set in this register will generate a PCH display interrupt. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits. For each bit, the IIR can store a second					
		pending interrupt if two or more of the same interrupt conditions occur before the first condition					
		is cleared. Upon clearing the interrupt, the IIR bit and PCH display interrupt will momentarily go					
		low, then return high to indicate there is another interrupt pending.					
		Value		Name			
		0b	Condition Not Detected				
		1b	Condition D	Detected			



	SINTERRUPT							
3	31:0	IER						
		Access:	R/W					
		· · · · · · · · · · · · · · · · · · ·	ister Bits. The field enables a PCH display interrupt to be ding bit in the IIR becomes set. A disabled interrupt will still					
		Value		Name				
		0b	Disabled					
		1b	Enabled					



Slice 0 PGFET control register with lock

		PFETCTL - Slice 0 PGFET	Γ control registe	er with lock			
Register Space:							
Source:		BSpec					
Default \	/alue:	0x0004005A	·				
Size (in b	oits):	32					
Address:		24188h					
DWord	Bit		Description				
0	31	PFET Control Lock					
		Access:	R/W Lock				
		0 = Bits of Slice 0 PGFETCTL register are R/W					
		1 = All bits of Slice 0 PGFETCTL register are RO (including this lock bit)					
		Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).					
		These bits are not reset on FLR.					
	30:21	Reserved					
		Access:		RO			
		Reserved					
	20	Reserved					
	19	Reserved					
	18:16	Delay from enabling secondary PFETs to power good.					
		Access:	R/W Lock				
		Delay from enabling secondary PFETs to power good					
		3'b000: 40ns					
		3'b001: 80ns					
		3'b010: 160ns					
		3'b011: 320ns					
		3'b100: 640ns 3'b101: 1280ns					
		3 b 101: 1280ns 3'b 110: 2560ns					
		3'b111: 5120ns					
		Value		Name			
		100b	[Default]				



	PFETCTL - Slice 0	PGFET control register with lock			
15:13	Time period last primay pfet strobe to secondary pfet strobe				
	Access:	R/W Lock			
	Time period last primay pfet strobe to secondary pfet strobe				
	3'b000: 10ns (or 1 bclk)				
	3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)				
	3'b111: 80ns (or 8 bclk)				
	(
12:10	0 Time period b/w two adjacent strobes				
	Access:	R/W Lock			
	Time period b/w two adjacent strobes to the primary FETs				
	3'b000: 10ns (or 1 bclk)				
	3'b001: 20ns (or 2 bclk)				
	3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)				
	S S Go. S (Si G Belly)				
9:7	FET setup margin from enable to strobe				
	Access:	R/W Lock			
	Setup margin in design before sampling enable event at the first pre-charge sequencer/shift				
	register flop				
	3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk)				
	3'b010: 30ns (or 3 bclk)				
	3'b111: 80ns (or 8 bclk)				
6:0	Number of flops to enable primary FETs				
0.0	Default Value:	1011010b			
	Access:	R/W Lock			
	Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes				
	generated				
	7'b0000000: 10 Flops to be strobed				
	7'b0000001: 11 Flops to be strobed				
	7'b0000010: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed				
	7 bood 1111. 20 Hops to be stroked				



Slice 0 Power Context Save request

		PGCTXREQ - Slice 0 Power Context Save request			
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000000			
Size (in b	oits):	32			
Address		24184h			
DWord	Bit	Description			
0	31:16	Message Mask			
		Access: RO			
		Message Mask bots for lower 16 bits			
	15:10	Reserved			
		Access: RO			
		Reserved			
	9	Power context save request			
		Access: R/W Set			
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>			
	8:0	Power Context Save request crdit count			
		Access: R/W			
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).			



Slice 0 Power Down FSM control register with lock

POW	ERD	NFSMCTL - Slice 0 Power lock	Down FSM control register with		
Register	Space				
Source:		BSpec			
Default \	Value:	0x00000088			
Size (in l	oits):	32			
Address	:	24190h			
DWord	Bit	Description			
0	31	power down control Lock			
		Access:	R/W Lock		
		1 = All bits of Slice 0 POWERDNFSMCTL reg Once written to 1, the lock is set and canno These bits are not reset on FLR.	gister are RO (including this lock bit) t be cleared (i.e., writing a 0 will not clear the lock).		
	30:13	Reserved			
		Access:	RO		
		Reserved	·		
	12	Leave firewall disabled			
		Access:	R/W Lock		
		pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain flows	e gated domain for a power down flow. But it will to ungated domain crossing during power down the gated domain, but complete logical flow		
	11	Leave reset de-asserted			
		Access:	R/W Lock		
		When This bit is set SPC will not assert reset the flow with PM Encodings: 0 = Default mode, i.e assert resets during polyton and the set of t			



POWERDNFSMCTL - Slice 0 Power Down FSM control register with

			lock				
	10	Leave CLKs ON					
		Access:	R/W Lock				
			flow. But it will pretend to complete the				
		flow with PM					
		Encodings: 0 = Default mode, i.e gat	M/S				
		1 = Leave CLKS ON mod					
	9	Leave FET On					
		Access:	R/W Lock				
			will not turn off the PFET eventh	nough it will complete the flow with PM			
		Encodings: 0 = Default mode i.e.nov	wer off fets during power down	flows			
		•	dont power off pfet, but complet				
			s bit should be programmed bef	fore the powerup sequence is initiated			
		for Slice 0					
_	8:6	Power Down state 3					
	0.0	Default Value:		010b			
		Access:		R/W Lock			
		This will be the 3rd state before power is turned OFF in the well					
		Encodings:					
		000 = Assert Reset					
		001 = Firewall ON 010 = Gate clocks					
		1xx = Rsvd for future					
		Default : Gate Clocks					
	5:3	Power Down state 2					
		Default Value:		001b			
		Access:		R/W Lock			
			before power is turned OFF in t	he well			
		Encodings: 000 = Assert Reset					
		000 = Assert Reset 001 = Firewall ON					
		010 = Gate clocks					
		1xx = Rsvd for future					
		Default :Firewall ON					

010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset



POWERDNFSMCTL - Slice 0 Power Down FSM control register with lock 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well Encodings: 000 = Assert Reset 001 = Firewall ON



Slice 0 Power Gate Control Request

	F	GCTLREQ - Slice 0 Power G	iate Contr	ol Request
Register S	Space:	MMIO: 0/2/0 BSpec		
Default Value:		0x0000000		
Size (in bits):		32		
Address:		24180h		
Clock Ga	ting Me	ssages Register		
DWord	Bit	Des	scription	
0	31:16	Message Mask		
		Access:		RO
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1: 40004000		
	15:2	Reserved		
		Access:		RO
		Reserved		
	1	CLK RST FWE Request		
		Access:	R/W	1
		SLICE 0 CLK RST FWE request:		
		'0' : Initiate power down sequence (clk/rst/fw	/e)	
		'1': Initiate power up sequence (clk/rst/fwe)		
	0	Reserved		



Slice 0 Power on FSM control register with lock

POI	/V E F	RUPFSMCTL - Slice 0 Pow lo	ck	w control register with		
Register Source: Default V Size (in b	'alue:	: MMIO: 0/2/0 BSpec 0x00000088 32				
Address:		2418Ch				
DWord	Bit		Description			
0	31	power up control Lock				
		Access: 0 = Bits of Slice 0 POWERUPFSMCTL regis 1 = All bits of Slice 0 POWERUPFSMCTL re Once written to 1, the lock is set and cannot reset on FLR.	egister are RO (-		
	30:9	Reserved				
		Access:		RO		
		Reserved				
	8:6	Power UP state 3 Default Value: Access: This will be the 3rd state after power is tu Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	rned ON in the	010b R/W Lock well		
	5:3	Power UP state 2 Default Value: Access: This will be the 2nd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	urned ON in the	001b R/W Lock well		



POWERUPFSMCTL - Slice 0 Power on FSM control register with

2:0	Power UP state 1	
	Default Value:	000Ь
	Access:	R/W Lock
	Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	



Slice 0 SubSlice 0 PGFET control register with lock

PF	ETC	TL - Slice 0 SubSlice 0 PG	FET control i	register with lock		
Register	Space:	MMIO: 0/2/0				
Source:	·	BSpec				
Default \	/alue:	0x00070000				
Size (in bits):		32				
Address:		24408h				
DWord	Bit		Description			
0	31	PFET Control Lock				
		Access:	R/W Lock			
		0 = Bits of PGFETCTL register are R/W				
		1 = All bits of PGFETCTL register are RO (i	ncluding this lock bit)		
		Once written to 1, the lock is set and cannot	ot be cleared (i.e., wri	ting a 0 will not clear the lock).		
-		These bits are not reset on FLR.				
	30:21	Reserved				
		Access:		RO		
		Reserved				
-	20	Reserved				
=	19	Reserved				
-	18:16	Delay from enabling secondary PFETs to power good.				
		Default Value:	111b			
		Access:	R/W L	_ock		
		Delay from enabling secondary PFETs to p	ower good			
		3'b000: 40ns				
		3'b001: 80ns				
		3'b010: 160ns 3'b011: 320ns				
		3'b100: 640ns				
		3'b101: 1280ns				
		3'b110: 2560ns				
		3'b111: 5120ns				
	15:13	Time period last primay pfet strobe to secondary pfet strobe				
		Access:	R/W Lock			
		Time period last primay pfet strobe to second	ondary pfet strobe			
		3'b000: 10ns (or 1 bclk)				
		3'b001: 20ns (or 2 bclk)				
		3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)				
		5 5 1 1 1. 00115 (01 0 DCIK)				



12:10	Time period b/w two adja	acent strobes		
	Access:	R/W Lock		
	Time period b/w two adjac	ent strobes to the primary FETs		
	3'b000: 10ns (or 1 bclk)			
	3'b001: 20ns (or 2 bclk)			
	3'b010: 30ns (or 3 bclk)			
	3'b111: 80ns (or 8 bclk)			
9:7	FET setup margin from enable to strobe			
	Access:	R/W Lock		
	Setup margin in design before sampling enable event at the first pre-charge sequencer/shift			
	register flop			
	3'b000: 10ns (or 1 bclk)			
		3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk)			
	211 444 22 (21 11)			
	3'b111: 80ns (or 8 bclk)			
6:0	3'b111: 80ns (or 8 bclk) Number of flops to enabl	e primary FETs		
6:0		le primary FETs R/W Lock		
6:0	Number of flops to enabl Access:			
6:0	Number of flops to enabl Access:	R/W Lock		
6:0	Number of flops to enable Access: Number of flops to enable generated 7'b00000000: 10 Flops to be	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes strobed		
6:0	Number of flops to enable Access: Number of flops to enable generated 7'b0000000: 10 Flops to be 7'b0000001: 11 Flops to be	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes strobed strobed		
6:0	Number of flops to enable Access: Number of flops to enable generated 7'b00000000: 10 Flops to be	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes strobed strobed strobed		



Slice 0 SubSlice 1 PGFET control register with lock

PF	ETC	TL - Slice 0 SubSlice 1 PG	FET cont	rol register with lock			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00070000					
Size (in b	oits):	32					
Address:		24488h					
DWord	Bit		Description				
0	31	PFET Control Lock					
		Access:	R/W Lock				
		0 = Bits of Slice 0 PGFETCTL register are R/W 1 = All bits of Slice 0 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.					
	30:21	Reserved					
		Access:		RO			
		Reserved					
	20	Reserved					
	19	Reserved					
	18:16	Delay from enabling secondary PFETs to	power good.				
		Default Value:		111b			
		Access:		R/W Lock			
		Delay from enabling secondary PFETs to possibo00: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns 3'b111: 5120ns	ower good				
	15:13	Time period last primay pfet strobe to se	econdary pfet	strobe			
		Access:	R/W Lock				
		Time period last primay pfet strobe to seco 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)	ndary pfet stro	bbe			



	3'b111: 80ns (or 8 bclk)		
12:10	Time period b/w two adjacent strobes		
	Access:	R/W Lock	
	Time period b/w two adjac	ent strobes to the primary FETs	
	3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk)		
	3'b111: 80ns (or 8 bclk)		
9:7	FET setup margin from e	nable to strobe	
	Access:	R/W Lock	
	Setup margin in design bet	fore sampling enable event at the first pre-charge sequencer/shift	
	register flop		
	3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk)		
	215010, 2055 (55.2 551)		
	3'b010: 30ns (or 3 bclk)		
	3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		
6:0	1	e primary FETs	
6:0	3'b111: 80ns (or 8 bclk)	le primary FETs R/W Lock	
6:0	3'b111: 80ns (or 8 bclk) Number of flops to enable Access:		
6:0	3'b111: 80ns (or 8 bclk) Number of flops to enable Access: Number of flops to enable generated	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes	
6:0	3'b111: 80ns (or 8 bclk) Number of flops to enable Access: Number of flops to enable generated 7'b0000000: 10 Flops to be	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes e strobed	
6:0	3'b111: 80ns (or 8 bclk) Number of flops to enable Access: Number of flops to enable generated	R/W Lock primary FETs. For a setting of N there will be N+1 total strobes e strobed e strobed	



Slice 0 SubSlice 1 Power Context Save request

P	GCT	XREQ - Slice 0 SubSlice 1 Po	wer Conte	ext Save request		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value:		0x00000000				
Size (in bits):		32				
Address:		24484h				
DWord	Bit	Des	cription			
0	31:16	Message Mask				
		Access:		RO		
		Message Mask bots for lower 16 bits				
	15:10	Reserved				
		Access:		RO		
		Reserved				
	9	Power context save request				
		Access:	R/W Set			
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 :</default>				
		Power context save is being requested CPUnit self-clears this bit upon sampling.				
	8:0	Power Context Save request crdit count				
		Access:	R/W			
		QWord Credits for Power Context Save Reque QWord pair (enough for first LRI at least) Maxin pairs A QWord pair is defined as a 32-bit register gister data. Note that the LRI header and EN followed by 32-bit NOOP) and will consume or PWRCTX_SAVE_REQ (Bit9).	mum Credits = 51 ter address and th D commands are 6	1 : Unit may send 511 QWord e corresponding 32-bits of 64-bits each (32-bit command		



Slice 0 SubSlice 1 Power Down FSM control register with lock

POV	VER	DNFSMCTL - Slice 0 SubSlice 1 Power Down FSM control			
		register with lock			
Register	Space:	:: MMIO: 0/2/0			
Source:		BSpec			
Default Value:		0x00000088			
Size (in b	oits):	32			
Address:		24490h			
DWord	Bit	Description			
0	31	power down control Lock			
		Access: R/W Lock			
		0 = Bits of Slice 0 POWERDNFSMCTL register are R/W			
		1 = All bits of Slice 0 POWERDNFSMCTL register are RO (including this lock bit)			
		Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).			
		These bits are not reset on FLR.			
	30:13	Reserved			
		Access: RO			
		Reserved			
	12	Leave firewall disabled			
	12	Access: R/W Lock			
		When This bit is set SPC will not firewall the gated domain for a power down flow. But it will			
		pretend to complete the flow with PM			
		Encodings:			
		0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down			
		flows			
		1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow			
	11	Leave reset de-asserted			
		Access: R/W Lock			
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete			
		the flow with PM			
		Encodings:			
		0 = Default mode, i.e assert resets during power down flows			
		1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow			
	10	Leave CLKs ON			
		Access: R/W Lock			
		When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the			



POWERDNFSMCTL - Slice 0 SubSlice 1 Power Down FSM control register with lock flow with PM **Encodings:** 0 = Default mode, i.e gate clocks during power down flows 1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow 9 Leave FET On Access: R/W Lock When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow Programming note: This bit should be programmed before the powerup sequence is initiated for Slice 0 SSM1 Power Down state 3 8:6 Default Value: 010b R/W Lock Access: This will be the 3rd state before power is turned OFF in the well **Encodings:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks 5:3 Power Down state 2 Default Value: 001b R/W Lock This will be the 2nd state before power is turned OFF in the well **Encodings:** 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON 2:0 **Power Down state 1** Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:**

000 = Assert Reset



POWERDNFSMCTL - Slice 0 SubSlice 1 Power Down FSM control register with lock

001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future

Default : Assert Reset



Slice 0 SubSlice 1 Power Gate Control Request

P	GCT	TLREQ - Slice 0 SubSlice 1 Power Ga	ate Control Request	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x00000000		
Size (in b	oits):	32		
Address:		24480h		
Clock G	ating N	Messages Register		
DWord	Bit	Description		
0	31:16	Message Mask		
		Access:	RO	
		Message Mask In order to write to bits 15:0, the correspo written. For example, for bit 14 to be set, bit 30 needs to be	5	
	15:2	Reserved		
		Access:	RO	
		Reserved		
	1	CLK RST FWE Request		
		Access:	R/W	
		SLICE 0 CLK RST FWE request:		
		'0' : Initiate power down sequence (clk/rst/fwe)		
		'1' : Initiate power up sequence (clk/rst/fwe)		
	0	Reserved		



Slice 0 SubSlice 1 Power on FSM control register with lock

РО	WE	RUPFSMCTL - Slice 0 Sub register w	Slice 1 Power on FSM control with lock	
Register Space: Source: Default Value: Size (in bits):		MMIO: 0/2/0 BSpec 0x00000088 32		
Address:	, -	2448Ch		
DWord	Bit		Description	
0	31	power up control Lock		
		Access:	R/W Lock	
		0 = Bits of Slice 0 POWERUPFSMCTL register are R/W 1 = All bits of Slice 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.		
	30:9	Reserved		
		Access:	RO	
		Reserved		
	8:6	Power UP state 3		
		Default Value:	010b	
		Access:	R/W Lock	
		This will be the 3rd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	rned ON in the well	
	5:3	Power UP state 2		
		Default Value:	001b	
		Access:	R/W Lock	
		This will be the 2nd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets	urned ON in the well	



POWE	RUPFSMCTL - Slice 0 SubSl register wit	ice 1 Power on FSM control h lock
	1xx = Rsvd for future Default - Firewall OFF	
2:0	Power UP state 1	
	Default Value:	000b
	Access:	R/W Lock
	This will be the 1st state after power is turne Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	d ON in the well



Slice 0 SubSlice 2 PGFET control register with lock

ear the lock).



PI	PFETCTL - Slice 0 SubSlice 2 PGFET control register with lock				
	15:13	Time period last primay pfet strobe to secondary pfet strobe			
		Access:	R/W Lock		
		Time period last primay pfet strobe to second 3'b000: 10ns (or 1 bclk)	ondary pfet strobe		
		3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)			
	12:10	3'b111: 80ns (or 8 bclk) Time period b/w two adjacent strobes			
	12.10	Access:	R/W Lock		
		Time period b/w two adjacent strobes to the 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	ne primary FETs		
	9:7	FET setup margin from enable to strobe			
		Access:	R/W Lock		
		Setup margin in design before sampling er register flop 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	nable event at the first pre-charge sequencer/shift		
	6:0	Number of flops to enable primary FETs			
		Access:	R/W Lock		
		Number of flops to enable primary FETs. For generated 7'b0000000: 10 Flops to be strobed 7'b0000001: 11 Flops to be strobed 7'b0000010: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed	or a setting of N there will be N+1 total strobes		



Slice 0 SubSlice 2 Power Context Save request

P	GCT	XREQ - Slice 0 SubSli	ce 2 Power Co	ontext Save request
Register	Space:	: MMIO: 0/2/0		-
Source: BSpec				
Default \	Value:	0x0000000		
Size (in b	oits):	32		
Address:	•	24504h		
DWord	Bit		Description	
0	31:16	Message Mask		
		Access:		RO
		Message Mask bots for lower 16 bi	ts	
	15:10	Reserved		
		Access:		RO
		Reserved		
	9	Power context save request		
		Access:	R/W Set	
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>		
	8:0	Power Context Save request crdi	t count	
		Access:		R/W
		pairs A QWord pair is defined as a	least) Maximum Credit 32-bit register address der and END command	ts = 511 : Unit may send 511 QWord and the corresponding 32-bits of ds are 64-bits each (32-bit command



Slice 0 SubSlice 2 Power Down FSM control register with lock

POV	VER	DNFSMCTL - Slice 0 SubSl	ice 2 Power Down FSM control
		register w	ith lock
Register	Space:	: MMIO: 0/2/0	
Source: BSpec			
Default \	/alue:	0x0000088	
Size (in l	oits):	32	
Address		24510h	
DWord	Bit	1	Description
0	31	power down control Lock	
		Access:	R/W Lock
		0 = Bits of Slice 0 POWERDNFSMCTL regist 1 = All bits of Slice 0 POWERDNFSMCTL reg Once written to 1, the lock is set and canno These bits are not reset on FLR.	
	30:13	Reserved	
		Access:	RO
		Reserved	
	12	Leave firewall disabled	
		Access:	R/W Lock
		pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated domain flows	e gated domain for a power down flow. But it will to ungated domain crossing during power down the gated domain, but complete logical flow
	11	Leave reset de-asserted	
		Access:	R/W Lock
		When This bit is set SPC will not assert reset the flow with PM Encodings: 0 = Default mode, i.e assert resets during p 1 = Leave reset de-asserted mode, i.e dont	



POWERDNFSMCTL - Slice 0 SubSlice 2 Power Down FSM control register with lock

register w	vith lock	
Leave CLKs ON		
Access:	R/W Lock	
When This bit is set SPC will not gate clks flow with PM Encodings: 0 = Default mode, i.e gate clocks during p 1 = Leave CLKS ON mode, i.e dont clock g		
Leave FET On		
Access:	R/W Lock	
Encodings: 0 = Default mode, i.e power off fets during 1 = Leave ON mode, i.e dont power off pf Programming note: This bit should be pr for Slice 0 SSM2	= :	
Power Down state 3		
Default Value:	010b	
Access:	R/W Lock	
This will be the 3rd state before power is t Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks	urned OFF in the well	
Power Down state 2		
Default Value:	001b	
Access:	R/W Lock	
This will be the 2nd state before power is Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	turned OFF in the well	
	Leave CLKs ON Access: When This bit is set SPC will not gate clks flow with PM Encodings: 0 = Default mode, i.e gate clocks during p 1 = Leave CLKS ON mode, i.e dont clock g Leave FET On Access: When This bit is set SPC will not turn off tencodings: 0 = Default mode, i.e power off fets during 1 = Leave ON mode, i.e dont power off pf Programming note: This bit should be prefor Slice 0 SSM2 Power Down state 3 Default Value: Access: This will be the 3rd state before power is tencodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks Power Down state 2 Default Value: Access: This will be the 2nd state before power is Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default Value: Access: This will be the 2nd state before power is Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future	



POWERDNFSMCTL - Slice 0 SubSlice 2 Power Down FSM control

2:0	Power Down state 1	
2.0	Default Value:	000b
	Access:	R/W Lock
	This will be the 1st state before power in Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Assert Reset	



Slice 0 SubSlice 2 Power Gate Control Request

P	GCT	TLREQ - Slice 0 SubSlice 2 Power Ga	ate Control Request
Register Space:		MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000000	
Size (in b	its):	32	
Address:		24500h	
Clock Ga	ating N	Messages Register	
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		Message Mask In order to write to bits 15:0, the correspo written. For example, for bit 14 to be set, bit 30 needs to b	3 3
	15:2	Reserved	_
		Access:	RO
		Reserved	
	1	CLK RST FWE Request	
		Access:	R/W
		SLICE 0 CLK RST FWE request:	
		'0' : Initiate power down sequence (clk/rst/fwe)	
		'1' : Initiate power up sequence (clk/rst/fwe)	
0 Reserved		Reserved	



Slice 0 SubSlice 2 Power on FSM control register with lock

PO	WE	RUPFSMCTL - Slice 0 Sub	Slice 2 P	ower on FSM control
		register w	ith lock	
Register S Source: Default Va Size (in bit	alue:	MMIO: 0/2/0 BSpec 0x00000088 32		
Address:		2450Ch		
DWord	Bit		Description	
0	31	power up control Lock		
		Access:	R/W Lock	
		0 = Bits of Slice 0 POWERUPFSMCTL regi 1 = All bits of Slice 0 POWERUPFSMCTL r Once written to 1, the lock is set and can These bits are not reset on FLR.	egister are RO	
	30:9	Reserved		
		Access:		RO
		Reserved		
	8:6	Power UP state 3 Default Value: Access: This will be the 3rd state after power is to Encodings: 000 = Clock Ungate	urned ON in the	010b R/W Lock e well
		001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)		
	5:3	Power UP state 2		
		Default Value:		001b
		Access:		R/W Lock
		This will be the 2nd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	urned ON in th	e well



POWERUPFSMCTL - Slice 0 SubSlice 2 Power on FSM control register with lock

	register with lock				
2:0	Power UP state 1				
	Default Value:	000Ь			
	Access:	R/W Lock			
	This will be the 1st state after power is turned ON ir Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	n the well			



slice 1 PGFET control register with lock

		PFETCTL - slice 1 PGFET co	ontrol register with lock			
Register	Space:	e: MMIO: 0/2/0				
Source: BSpec Default Value: 0x0004005A						
		0x0004005A				
Size (in b	oits):	32				
Address:		24208h				
DWord	Bit		Description			
0	31	PFET Control Lock	·			
		Access:	R/W Lock			
		0 = Bits of slice 1 PGFETCTL register are R/	N			
		1 = All bits of slice 1 PGFETCTL register are				
			t be cleared (i.e., writing a 0 will not clear the lock).			
		These bits are not reset on FLR.				
	30:21	Reserved				
		Access:	RO			
		Reserved				
	20	Reserved				
	19					
	19 18:16	Delay from enabling secondary PFETs to				
			100b			
		Delay from enabling secondary PFETs to Default Value: Access:	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to po	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the property	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibility of the property of the proper	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibous 40ns 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibility of the property of the proper	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibility of the property of the proper	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibility of the property of the proper	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibo00: 40ns 3'b000: 80ns 3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns	100b R/W Lock			
		Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibility of the property of the proper	100b R/W Lock ower good			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possibo00: 40ns 3'b000: 40ns 3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns 3'b101: 2560ns 3'b111: 5120ns	100b R/W Lock ower good			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary pfet strobe to secondary pfets pfets to period last primay pfet strobe to secondary pfets p	100b R/W Lock ower good econdary pfet strobe R/W Lock			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the seco	100b R/W Lock ower good econdary pfet strobe R/W Lock			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the period of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period of the	100b R/W Lock ower good econdary pfet strobe R/W Lock			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the period of t	100b R/W Lock ower good econdary pfet strobe R/W Lock			
	18:16	Delay from enabling secondary PFETs to Default Value: Access: Delay from enabling secondary PFETs to possible of the period of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period last primay pfet strobe to secondary PFETs to possible of the period of the	100b R/W Lock ower good econdary pfet strobe R/W Lock			



	Time period b/w two adjacent strobes		
	Access:	R/W Lock	
	Time period b/w two adjacent st	trobes to the primary FETs	
	3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk)		
	3'b111: 80ns (or 8 bclk)		
9:7	FET setup margin from enable	e to strobe	
	Access:	R/W Lock	
	register flop 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		
6:0	Number of flops to enable primary FETs		
0.0	Default Value:	1011010b	
0.0			
0.0	Access:	R/W Lock	



slice 1 Power Context Save request

		PGCTXREQ - slice	1 Power Context Save request		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in l	oits):	32			
Address	:	24204h			
DWord	Bit	Description			
0	31:16	Message Mask	-		
		Access:	RO		
		Message Mask bots for lower	l6 bits		
	15:10	Reserved	<u> </u>		
		Access:	RO		
		Reserved			
	9	Power context save request			
		Access:	R/W Set		
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>			
	8:0	Power Context Save request	crdit count		
		Access:	R/W		
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).			



slice 1 Power Down FSM control register with lock

POW	ERD	NFSMCTL - slice	1 Power Down FSM control register with
			lock
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default Value:		0x00000088	
Size (in b	oits):	32	
Address:		24210h	
DWord	Bit		Description
0	31	power down control Lock	
		Access:	R/W Lock
			RDNFSMCTL register are RO (including this lock bit) s set and cannot be cleared (i.e., writing a 0 will not clear the lock).
	30:13	Reserved	
		Access:	RO
		Reserved	
•	12	Leave firewall disabled	
		Access:	R/W Lock
		pretend to complete the flo Encodings: 0 = Default mode, i.e firewa flows	Il not firewall the gated domain for a power down flow. But it will w with PM Ill gated domain to ungated domain crossing during power down i.e dont firewall the gated domain, but complete logical flow
	1 1 1	Leave reset de-asserted	
		Access:	R/W Lock
		the flow with PM Encodings: 0 = Default mode, i.e assert	Il not assert reset for power off flow. But it will pretend to complete resets during power down flows mode, i.e dont assert reset, but complete logical flow



POWERDNFSMCTL - slice 1 Power Down FSM control register with lock

		lock	
10	Leave CLKs ON		
	Access:	R/W Lock	
	flow with PM Encodings:	will not gate clks for power off	flow. But it will pretend to complete the
	_	de, i.e dont clock gate, but compl	
9	Leave FET On		
	Access:	R/W Lock	
	Encodings: 0 = Default mode, i.e po 1 = Leave ON mode, i.e	ower off fets during power down dont power off pfet, but comple	
8:6	Power Down state 3		
	Default Value:		010b
	Access:		R/W Lock
	This will be the 3rd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	e before power is turned OFF in t	he well
5:3	Power Down state 2		
	Default Value:		001b
	Access:		R/W Lock
	This will be the 2nd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	e before power is turned OFF in t	the well



POWERDNFSMCTL - slice 1 Power Down FSM control register with

	lock	
2:0	Power Down state 1	
	Default Value:	000b
	Access:	R/W Lock
	This will be the 1st state before power is turned OFF in Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset	i the well



slice 1 Power Gate Control Request

		PGCTLREQ - slice 1 Power Gate Co	ontrol Request
Register Spac		MMIO: 0/2/0	_
Source:		BSpec	
Default Value:		0x00000000	
Size (in b	oits):	32	
Address:		24200h	
Clock G	ating N	Messages Register	
DWord	Bit	Description	
0	31:16	Message Mask	
		Access:	RO
		Message Mask In order to write to bits 15:0, the correspo written. For example, for bit 14 to be set, bit 30 needs to be	3
	15:2	Reserved	
		Access:	RO
		Reserved	
	1	CLK RST FWE Request	
		Access:	R/W
		SLICE 1 CLK RST FWE request:	
		'0' : Initiate power down sequence (clk/rst/fwe)	
		'1' : Initiate power up sequence (clk/rst/fwe)	
	0	Reserved	



slice 1 Power on FSM control register with lock

PO	WEI	RUPFSMCTL - slice 1	l Power on FS	M control register w	rith
Register	Space	: MMIO: 0/2/0			
Source:	•	BSpec			
Default V	'alue:	0x00000088			
Size (in b	its):	32			
Address:		2420Ch			
DWord	Bit		Description		
0	31	power up control Lock	-		
		Access:	R/W Lock		
		0 = Bits of slice 1 POWERUPFSMCTL register are R/W 1 = All bits of slice 1 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
	30:9	Reserved			
		Access:		RO	
		Reserved			
	8:6	Power UP state 3			
		Default Value:		010b	
		Access:		R/W Lock	
		This will be the 3rd state after portion of the	ower is turned ON in the	e well	



POWERUPESMCTL - slice 1 Power on FSM control register with

5:3	Power UP state 2	lock	
5.5	Default Value:	001b	
	Access:	R/W Lock	
	Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF		
2:0	Power UP state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state after power is Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	turned ON in the well	



slice 2 PGFET control register with lock

		PFETCTL - slice 2 PGFET control register with lock					
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default Value: 0x0004005A							
Size (in b	its):	32					
Address:		24288h					
DWord	Bit	Description					
0	31	PFET Control Lock					
		Access: R/W Lock					
		0 = Bits of slice 2 PGFETCTL register are R/W 1 = All bits of slice 2 PGFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.					
=	30:21	Reserved					
		Access: RO					
		Reserved					
	20	Reserved					
	19	Reserved					
	18:16	Delay from enabling secondary PFETs to power good.					
		Default Value: 100b					
		Access: R/W Lock					
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns 3'b101: 2560ns 3'b111: 5120ns					
	15:13	Time period last primay pfet strobe to secondary pfet strobe					
		Access: R/W Lock					
		Time period last primay pfet strobe to secondary pfet strobe 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)					



12:10	Time period b/w two adjace	nt strobes		
	Access:	R/W Lock		
	Time period b/w two adjacent	strobes to the primary	FETs	
	3'b000: 10ns (or 1 bclk)			
	3'b001: 20ns (or 2 bclk)			
	3'b010: 30ns (or 3 bclk)			
	3'b111: 80ns (or 8 bclk)			
9:7	FET setup margin from enab	le to strobe		
	Access:	R/W Lock		
	Setup margin in design before sampling enable event at the first pre-charge sequencer/shift			
	register flop			
	3'b000: 10ns (or 1 bclk)			
	3'b001: 20ns (or 2 bclk)			
	3'b010: 30ns (or 3 bclk)			
	3'b111: 80ns (or 8 bclk)			
6:0	Number of flops to enable p	orimary FETs		
	Default Value:		1011010b	
	Access:		R/W Lock	
	Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes			
	generated			
	7'b0000000: 10 Flops to be str			
	7'b0000001: 11 Flops to be str			
	7'b0000010: 12 Flops to be str			
	7'b0001111: 26 Flops to be str	obed		



slice 2 Power Context Save request

		PGCTXREQ - slice 2	Power Context Save request	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x0000000		
Size (in l	oits):	32		
Address	•	24284h		
DWord	Bit		Description	
0	31:16	Message Mask		
		Access:	RO	
		Message Mask bots for lower 16 b	pits	
	15:10	Reserved		
		Access:	RO	
		Reserved	·	
	9	Power context save request		
		Access:	R/W Set	
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>		
	8:0	Power Context Save request crd	lit count	
		Access:	R/W	
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).		



slice 2 Power Down FSM control register with lock

POW	ERD	NFSMCTL - slice 2 Pov	ver Down FSM control register with	
			lock	
Register	Space:	: MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000088		
Size (in b	oits):	32		
Address:		24290h		
DWord	Bit		Description	
0	31	power down control Lock		
		Access:	R/W Lock	
			CTL register are RO (including this lock bit) cannot be cleared (i.e., writing a 0 will not clear the lock).	
_	30:13	Reserved		
		Access:	RO	
		Reserved		
	12	Leave firewall disabled		
		Access:	R/W Lock	
		pretend to complete the flow with PN Encodings: 0 = Default mode, i.e firewall gated d flows	vall the gated domain for a power down flow. But it will // omain to ungated domain crossing during power down rewall the gated domain, but complete logical flow	
	11	Leave reset de-asserted		
		Access:	R/W Lock	
		When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM Encodings: 0 = Default mode, i.e assert resets during power down flows 1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow		



POWERDNFSMCTL - slice 2 Power Down FSM control register with

		loc	K	
	10	Leave CLKs ON		
		Access:	R/W Lock	
		When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM Encodings:		
		0 = Default mode, i.e gate clocks during po	ower down flows	
		1 = Leave CLKS ON mode, i.e dont clock ga	ate, but complete logical flow	
	9	Leave FET On		
		Access:	R/W Lock	
		Encodings: 0 = Default mode, i.e power off fets during 1 = Leave ON mode, i.e dont power off pfe		
	8:6	Power Down state 3		
		Default Value:	010b	
		Access:	R/W Lock	
		This will be the 3rd state before power is to Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	irned OFF in the well	
	5:3	Power Down state 2		
		Default Value:	001b	
		Access:	R/W Lock	
Encoding 000 = Ass 001 = Fire 010 = Gar 1xx = Rsv		This will be the 2nd state before power is t Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	urned OFF in the well	



POWERDNFSMCTL - slice 2 Power Down FSM control register with lock 2:0 **Power Down state 1** Default Value: 000b R/W Lock This will be the 1st state before power is turned OFF in the well **Encodings:**

000 = Assert Reset

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default: Assert Reset



slice 2 Power Gate Control Request

		PGCTLREQ - slice 2 Power (Gate Control Request
Register	Space:	MMIO: 0/2/0	-
Source:		BSpec	
Default \	Value:	0x00000000	
Size (in b	oits):	32	
Address:	•	24280h	
Clock G	ating N	1essages Register	
DWord	Bit	Des	scription
0	31:16	Message Mask	
		Access:	RO
	15:2	written. For example, for bit 14 to be set, bit 3	he corresponding message mask bits must be O needs to be 1: 40004000
	15.2	Access:	RO
		Reserved	j. 19
	1	CLK RST FWE Request	
		Access:	R/W
		slice 2 CLK RST FWE request: '0' : Initiate power down sequence (clk/rst/fwe) '1' : Initiate power up sequence (clk/rst/fwe)	
	0	Reserved	



slice 2 Power on FSM control register with lock

		RUPFSMCTL - slice 2 Power loc		
Register Source: Default V Size (in b	/alue:	: MMIO: 0/2/0 BSpec 0x00000088 32		
Address:		2428Ch		
DWord	Bit		Description	
0	31	power up control Lock		
		Access: 0 = Bits of slice 2 POWERUPFSMCTL regist 1 = All bits of slice 2 POWERUPFSMCTL regist Once written to 1, the lock is set and cannot these bits are not reset on FLR.	gister are RO (
	30:9	Reserved		
		Access:		RO
		Reserved		
	8:6	Power UP state 3 Default Value: Access: This will be the 3rd state after power is tur Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	ned ON in the	010b R/W Lock well
	5:3	Power UP state 2 Default Value: Access: This will be the 2nd state after power is turn Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	rned ON in the	001b R/W Lock well



POWERUPFSMCTL - slice 2 Power on FSM control register with

	lock		
2:0	Power UP state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state after power is turned (Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	ON III tile well	



Snoop control register

		SNPCR - Sno	op control regi	ister
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default '	Value:	0x00001B40		
Size (in I	oits):	32		
Address	:	0900Ch		
Snoop	control	register		
DWord	Bit		Description	
0	31:23	Reserved		
		Access:		RO
	22:21	IDICOS		
		Access:	R,	/W
		00b: default value.		
		Resources for each setting is determ	nined by uncore registers.	
	20	Non Temporal		
		Access:	R,	/W
		Indication to uncore that - Request uncore.	is of the type that should	d get minimal cache resources in the
	19:17	RSVD		
		Access:		RO
	16	Restrict Snoops to MSQC, no forw	arding to L3	
		Access:	R _z	/W
		1'b0 - Snoops are not restricted. 1'b1 - Restrict snoops to MSQC and	do not forward to Node	snoon unit (13)
	15	Thread ID	do not forward to reduc	31100p drift (£3).
	13	Access:	R	/W
		1 bit Thread ID for GT.	1.4	
	14	Force Invalidate		
		Access:	R,	/W
		Force Invalidate - Forces the invalidation: 0: Normal invalidation (based on reconstruction): 1: Forced invalidation.	_	oop lookups all the time.



	SNPCR - Snoop control regis	ster
13:11	IDI Pend Timer	
	Default Value:	011b
	Access:	R/W
	IDIpend timer - Time to wait before monitoring the sq_snpc_ic 000b => 0 clocks. 001b => 1 clock. 010b => 2 clocks.	dipend signal.
	011b => 4 clocks (default.) 100b => 8.	
	101b => 16. 110b => 32. 111b => 64.	
10:8	Retry Limit	
	Default Value:	011b
	Access:	R/W
	Retry Limit - Number of times to retry before switching to the 000b => Always freeze (first shot). 001b => 1 retry. 010b => 2 retry. 011b => 4 retry (default). 100b => 8 retry. 101b => 16 retry. 110b => 32 retry. 111b => infinite (no freeze).	
7:3	Retry Timer	
	Default Value:	01000b
	Access:	R/W
	Retry Timer - Time between receiving a reject from SQ and rep 00000b => 0 clocks. 00001b => 1 clock. 00010b => 2 clocks. 00011b => 3 clocks. 00111b => 7 clocks. 01000b => 8 clocks (Default).	peating the monitor sequence.
	11111b => 32 clocks.	



	SNPCR - Snoop	control register	
2:0	MLCSQ Timer		
	Access:	R/W	
	MLC-SQ Timer - Time between doing an	MLC lookup and SQ lookup.	
	000b => 0 clocks (default).	· · · · · · · · · · · · · · · · · · ·	
	001b => 1 clock.		
	010b => 2 clocks.		
	011b => 4 clocks.		
	100b => 8.		
	101b => 16.		
	110b => 32.		
	111b => 64.		



Software SCI

SWSCI 0 2 0 PCI - Soft	tware	SCI
------------------------	-------	-----

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00000000

Size (in bits): 16

Address: 000E8h

This register serves 2 purposes: 1) Support selection of SMI or SCI event source (SMISCISEL - bit15) 2) SCI Event trigger (GSSCIE - bit 0). To generate a SW SCI event, software should program bit 15 (SMISCISEL) to 1. This is typically programmed once (assuming SMIs are never triggered). On a "0" to "1" subsequent transition in bit 0 of this register (caused by a software write operation), a SCI message will be sent to cause the TCOSCI_STS bit in GPE0 register to be set to 1. The corresponding SCI event handler in BIOS is to be defined as a _Lxx method, indicating level trigger to the operating system. Once written as 1, software must write a "0" to this bit to clear it, and all other write transitions (1-0, 0-0, 1-1) will not cause a SCI message to be sent. To generate a SW SMI event, software should program bit 15 to 0 and trigger SMI via writes to SWSMI register (See SWSMI register for programming details).

DWord	Bit	Description					
0	15	SMI or SCI event select					
		Default Value:		0b			
		Access:		R/W Once			
		0 = SMI (default) 1 = SCI If selected event source is SMI, SMI trigger and associated scratch bits accesses are performed via SWSMI register. If SCI event source is selected, the rest of the bits in this register provide SCI trigger capability and associated SW scratch pad area.					
	14:1	Software scratch bits					
		Default Value:	0000000000	0000b			
		Access:	R/W				
		Read/write bits not used by hardware.					
	0	Software SCI Event					
		Default Value:			0b		
		Access:			R/W		
		If SCI event is selected (SMISCISEL = 1), or sent to cause the TCOSCI_STS bit in GPEO this bit.	9				



Software SMI

		SWSMI_0_2_0_PCI - Soft	ware SMI		
Register	Space				
Source:		BSpec			
Default \	/alue:	0x00000000			
Size (in b	its):	16			
Address:		000E0h			
DWord	Bit	Descriptio	n		
0	15:8	Software Scratch Bits			
		Default Value:	0000000b		
		Access:	R/W		
	7:1	Software Flag			
		Default Value:	0000000b		
		Access:	R/W		
		Used to indicate caller and SMI function desired, as w	ell as return resul	t.	
	0	GMCH Software SMI Event			
		Default Value:		0b	
		Access:		R/W	
		When Set this bit will trigger an SMI. Software must w triggered only if SWSCI[SMISCISEL] is set to select SMI		this bit. SMI will be	



South Display Engine Interrupt Bit Definition

South Display Engine Interrupt Bit Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: C4000h-C400Fh

Name: South Display Engine Interrupts

ShortName: SDE_INTERRUPT

Power: Always on

Reset: soft

South Display Engine (SDE) interrupt bits come from events within the south display engine. The SDE_IIR bits are ORed together to generate the South/PCH Display Interrupt Event which will appear in the North Display Engine Interrupt Control Registers. The South Display Engine Interrupt Control Registers all share the same bit definitions from this table.

Programming Notes

Due to the possibility of back to back Hotplug events it is recommended that software filters the value read from the Hotplug ISRs.

DWord	Bit	Description						
0	31:27	Reserved						
		Format:	MBZ					
	26	Reserved						
	25	DDI E Hotplug The ISR is an active high level representing the Digital Port E hotplug line when the Digital Port E hotplug detect input is enabled. The IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.						
	24	ort A hotplug line when the Digital Port a short or long pulse detection status						
	23	ort D hotplug line when the Digital ither a short or long pulse detection						
	22	DDI C Hotplug The ISR is an active high level representing the Digital Po C hotplug detect input is enabled. The IIR is set on either in the Digital Port Hot Plug Control Register.						



	South Display Engine Interrupt B	it Definition				
21	DDI B Hotplug The ISR is an active high level representing the Digital Port B hotplug line when the Digital B hotplug detect input is enabled. The IIR is set on either a short or long pulse detection stain the Digital Port Hot Plug Control Register.					
20:1	Reserved					
	Format:	MBZ				
17	Gmbus This is an active high pulse when any of the events unmasked events in GMBUS4 In Mask register occur.					
16:1	2 Reserved					
	Format:	MBZ				
11:8	Reserved					
7	Reserved	Reserved				
6:0	Reserved					



SQ Error Status

		SQERR - SQ Er	ror Status		
Register Sp	oace:	MMIO: 0/2/0			
Source:		BSpec			
Default Va	lue:	0x00000000			
Size (in bit	s):	32			
Address:		09034h			
SQ Error S	Status r	egister			
DWord	Bit		Description		
0	31:9	RSVD			
		Access:	RO		
	8	SQ RW Port Address Decode Error			
		Access:	RO		
		SQ RW Address Decode Error. This bit is o	leared when SW writes to this bit.		
	7:1	RSVD			
		Access:	RO		
	0 SQ RO Port Address Decode Error				
		Access:	RO		
	_	SQ RO Address Decode Error. This bit is c	eared when SW writes to this bit.		



SQ RO Port Decode Error Address LSB

SQROERRADDR_LSB - SQ RO Port Decode Error Address LSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09210h

SQ RO Port Decode Error Address							
DWord	Bit	Description					
0	31:0	SQ RO Port Error Address LSB					
		Access:	RO				
		SQ RO Port Decode Error Add	dress.				



SQ RO Port Decode Error Address MSB

SQROERRADDR_MSB - SQ RO Port Decode Error Address MSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09214h

SO RO Port Decode Error Address

DWord	Bit	Description			
0	31:8	RSVD			
		Access:		RO	
	7:0	SQ RO Port Error Address MSB			
		Access:		RO	
		SQ RO Port Decode Error Address.			



SQ RW Port Decode Error Address LSB

SQRWERRADDR_LSB - SQ RW Port Decode Error Address LSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 09218h

SO RW Port Deocde Error Address

SQ RW For Beocae Enor Address							
DWord	Bit	Description					
0	31:0	SQ RW Port Error Address LSB					
		Access:	RO				
		SQ RW Port Error Address.					



SQ RW Port Decode Error Address MSB

SQRWERRADDR_MSB - SQ RW Port Decode Error Address MSB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 0921Ch

SO RW Port Deocde Error Address

3Q RW Fort Deoctde Liftor Address						
DWord	Bit	Description				
0	31:8	RSVD				
		Access:	RO			
	7:0	SQ RW Port Error Address MSB				
		Access:	RO			
		SQ RW Port Error Address.				



SRD CTL

SRD CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00100001

Access: R/W Size (in bits): 32

Address: 60800h-60803h

Name: Transcoder A SRD Control

ShortName: SRD_CTL_A

Power: PG2 Reset: soft

Address: 61800h-61803h

Name: Transcoder B SRD Control

ShortName: SRD_CTL_B

Power: PG2 Reset: soft

Address: 62800h-62803h

Name: Transcoder C SRD Control

ShortName: SRD_CTL_C

Power: PG2 Reset: soft

Address: 6F800h-6F803h

Name: Transcoder EDP SRD Control

ShortName: SRD_CTL_EDP

Power: PG1 Reset: soft

There is one instance of this register format per each transcoder A/B/C/EDP.

Programming Notes

To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.

Cursor front buffer modifications are not tracked in hardware. If the cursor front buffer is modified, touch (write without changing) any cursor register to trigger the PSR idleness tracking.

Restriction

Only the SRD Enable and Single Frame Update Enable fields can be changed while SRD is enabled. The other fields must not be changed while SRD is enabled.



DWord	Bit	s inside"	ecciption			
			escription			
0	31	next vertical blank. The port will send SRD VE been met for the programmed number of idl	function. Updates will take place at the start of the DMs while enabled. When idleness conditions have e frames, hardware will enter SRD (sleep) and can memory. When activity occurs, hardware will exit the fetching data from memory. Name			
		0b	Disable			
		1b	Enable			
		Re	estriction			
		SRD must not be enabled when the PSR Settle for vertical blank minus one line.	up time from DPCD 00071h is greater than the time			
		SRD must not be enabled together with Intesame transcoder.	rlacing, Black Frame Insertion (BFI), or audio on the			
	30	Single Frame Update Enable				
		Access: Double Buffe				
		be sent to the receiver. Updates to this field	ode where a plane flip will cause a single frame to will take effect at the next vertical blank.			
		Value	Name			
		0b	Disable			
		1b	Enable			
		Progra	mming Notes			
		Set register PIPE_MISC field Change Mask for Vblank Vsync Int to 1b (Masked) if vblank or vsync interrupts will be used together with single frame update.				
		We	orkaround			
		from exiting out of the single frame mode. 0x6F860 bit 16 to 1. Unmask register write of Masking register write events means that so the screen. If flips are happening frequently, flips are not happening often enough, it may unmask the register write events temporarily	ter write events must be masked to prevent flips Mask register write events by setting register events by clearing register 0x6F860 bit 16 to 0. me events will not trigger PSR to exit and update the next flip will soon cause a screen update. If y be necessary to disable Single Frame Update or to y in order to get the screen to update for non-flip			
		events. When Single Frame Update is enabled, the C	CRC must be disabled for panel compatibility.			
		Re	estriction			
		This mode should only be enabled with link	standby.			
	29	Context restore to PSR Active This field restores eDP context to PSR Active	on a context restore.			



			S	RD_C	TL	
		Value				Name
	0b				Disable	
	1b				Enable	
				R	estriction	
	This field is	used for hardv	vare com	municatio	on. Software	must not change this field.
28	Reserved					
	Format:					MBZ
27	data fetches link is in star	are disabled w dby.	hen the l	ink is dis	abled. Only p	eeping). The timing generator and pixel ixel data fetches are disabled when the perate in standby.
	Value	Name				escription
0b Disable Link is disabled when in SRD (sleeping)			(sleeping)			
1b Standby Link is in standby when in SRD			O (sleeping)			
26:25	Reserved		•			
	Format:					MBZ
24:20	Max Sleep 1	ime				
	Default Value: 00001b 1/8 second					
		the maximum ly 1/8 a second). It is programmed in increments of 875 seconds.
				R	estriction	
	Programmir	ng all 0s is inva	ılid.			
19:14	Reserved					
	Format:					MBZ
13	Reserved					
12	Reserved					
11	TP2 TP3 Select This field controls whether TP1 is followed by TP2 or TP3 for training the link on exiting SRD (waking).					
	Value	Na	me			Description
			2 Use TP1 followed by TP2		rp2	
	0b	TP2		use IPI	Tollowed by	IF Z
		TP2 TP3			followed by 1	
10	0b 1b CRC Enable	TP3	the DCD	Use TP1	followed by 1	ГРЗ
10	0b 1b CRC Enable	TP3	the PSR	Use TP1	followed by 1	ed in the VSC packet.



SR	D	C	ΓL
	_		

		VIDEO_DIP_DATA.
1b	Enable	Enable CRC output in VSC. VSC packet CRC value will be populated by the calculated CRC value.

Programming Notes

When CRC is enabled, the Max Sleep Timer should be disabled to provide additional power savings. Disable the Max Sleep Timer by setting register 0x6F860 bit 28 to 1. Re-enable the Max Sleep Timer by clearing register 0x6F860 bit 28 to 0.

Workaround

When Single Frame Update is enabled, the CRC must be disabled for panel compatibility.

9:8 **TP2 TP3 Time**

This field selects the TP2 or TP3 time when training the link on exiting SRD (waking).

Value	Name
00b	500us
01b	100us
10b	2.5ms
11b	Ous Skip TP2/TP3

7:6 **Reserved**

Format: MBZ

5:4 **TP1 Time**

This field selects the TP1 time when training the link on exiting SRD (waking).

Value	Name
00b	500us
01b	100us
10b	2.5ms
11b	0us Slip TP1

3:0 Idle Frames

Default Value: 0001b 1 idle frame

This field is the number of idle frames required before entering SRD (sleeping).



SRD_IIR

	SRD_IIR				
Register Space: MMI		e: MMIO: 0/2/0			
Source:		BSpec			
Default V	'alue:	0x00000000			
Access:		R/WC			
Size (in b	its):	32			
Address:		64838h-6483Bl	า		
Name:		SRD Interrupt I	dentity		
ShortNan	ne:	SRD_IIR			
Power:		PG1			
Reset:		soft			
See the S	SRD i	nterrupt bit definition t	o find the source event for each interrupt bit.		
DWord	Bit		Description		
0	31:0 Interrupt Identity Bits This field holds the persistent values of the SRD interrupt bits which are unmasked by the SRD_IMR. Bits set in this register will propagate to the SRD interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits				
Value		Value	Name		
		0b	Condition Not Detected		
		1b	Condition Detected		



SRD_IMR

SRD_IMR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x03030307

Access: R/W Size (in bits): 32

Address: 64834h-64837h

Name: SRD Interrupt Mask

soft

03030307h

ShortName: SRD_IMR Power: PG1

Reset:

See the SRD interrupt bit definition to find the source event for each interrupt bit.

DWord	Bit	Description				
0	31:0	Interrupt_Mask_Bits				
		This field contains a bit mask which selects which SRD events are reported int the SRD_IIR.				
		Value Name				
		0b	Not Masked			
		1b Masked				

All interrupts masked [Default]



SRD_PERF_CNT

	SRD_PERF_CNT					
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Access:		Write/Read Status				
Size (in b	oits):	32				
Address:		60844h-60847h				
Name:		Transcoder A SRD Performance Counter				
ShortNa	me:	SRD_PERF_CNT_A				
Power:		PG2				
Reset:		soft				
Address:		61844h-61847h				
Name:		Transcoder B SRD Performance Counter				
ShortNa	me:	SRD_PERF_CNT_B				
Power:		PG2				
Reset:		soft				
Address:		62844h-62847h				
Name:		Transcoder C SRD Performance Counter				
ShortNa	me:	SRD_PERF_CNT_C				
Power:		PG2				
Reset:		soft				
Address:		6F844h-6F847h				
Name:		Transcoder EDP SRD Performance Counter				
ShortNa	me:	SRD_PERF_CNT_EDP				
Power:		PG1				
Reset:		soft				
	Description					
There is	There is one instance of this register format per each transcoder A/B/C/EDP.					
DWord	Bit	Description				
0	31:24	Reserved				
		Format: MBZ				



SRD PERF CNT

23:0 SRD Perf Cnt

This field increments every millisecond while in SRD (sleeping) and the display CD clock is running. It will stop incrementing when out of SRD (awake), then resume when back in SRD (sleeping). The value is maintained while SRD is disabled, and counting will resume from the previous value when SRD is re-enabled. Writes to this register will set the count to the written value, then it will increment from that value onwards.



SRD_STATUS

SRD_STATUS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 60840h-60843h

Name: Transcoder A SRD Status

ShortName: SRD_STATUS_A

Power: PG2 Reset: soft

Address: 61840h-61843h

Name: Transcoder B SRD Status

ShortName: SRD_STATUS_B

Power: PG2 Reset: soft

Address: 62840h-62843h

Name: Transcoder C SRD Status

ShortName: SRD_STATUS_C

Power: PG2 Reset: soft

Address: 6F840h-6F843h

Name: Transcoder EDP SRD Status

ShortName: SRD_STATUS_EDP

Power: PG1 Reset: soft

Description

There is one instance of this register format per each transcoder A/B/C/EDP.

DWord Bit Description



				SRD_STAT	US				
0	31:29	SRD State							
		Access: RO							
		This fiel	d indicates t	he live state of SRD					
		Value	Name		Descri	iptio	on		
		000b	IDLE	Reset state					
		001b	SRDONACK	Wait for TG/Stream to se met	nd on frame	of d	lata after SRD conditions are		
		010b	SRDENT	SRD entry					
		011b	BUFOFF	Wait for buffer turn off					
		100b	BUFON	Wait for buffer turn on					
		101b	AUXACK	Wait for AUX to acknowle	Wait for AUX to acknowledge on SRD exit				
		110b	SRDOFFACK	Wait for TG/Stream to ac	Wait for TG/Stream to acknowledge the SRD VDM exit				
		Others	Reserved	Reserved					
	28	Reserved							
		Format: MBZ							
	27:26	Link Status							
		Access: RO							
		This field indicates the live status of the link.							
		Value		Name	Description		Description		
		00b		Full Off	Link is fully off				
		01b		ıll On Link is fully on					
		10b		Standby Link is in standby		ру			
		11b		Reserved Reserved					
	25	Reserve	ed						
		Format	:		N	MBZ			
	24:20	Max Sle	ep Time Co	unter					
		Access: RO							
		This field provides the live status of the sleep time counter.							
	19:16	SRD Ent	try Count						
		Access:					RO		
		The cou	The value in this register represents the number of times SRD has been entered (gone to sleep). The count will increment with each entry. After reaching the maximum count value the counter will rollover and continue from 0.						



				SRD_STA	ATUS		
15	Aux Error						
	Access:						RO
				Г)escrintic	on .	
	Description This field indicates an error on the last SRD AUX handshake.						
	The Aux Error status non-EDP transcoders follows the mapping from Aux channel to transcoder:						
	Aux B to S	RD_STA	ATUS_A.	Aux C to SRD_STA	ATUS_B. A	Aux D to SR	D_STATUS_C.
	Value	N	ame Description			otion	
	0b	No Er	ror	AUX had no erro	r		
	1b	Error		AUX error (receiv	ve error c	or timeout)	occured
14:13	Reserved						
	Format:					MBZ	
12	Sending A	ux					
	Access: RO						
	Description This College is a second control of the control of th						
	This field indicates if the SRD AUX handshake is currently being sent.						
	The Sending Aux status non-EDP transcoders follows the mapping from Aux channel to transcoder: Aux B to SRD_STATUS_A. Aux C to SRD_STATUS_B. Aux D to SRD_STATUS_C.						
	Value Nam			me Description			
	0b	No	lot Sending Not		t sending AUX handshake		
	1b	Ser	ding	Se	Sending AUX handshake		
11:10	Reserved	•		<u> </u>			
	Format:					MBZ	
9	Sending Idle						
	Access: RO						
	This field i	ndicate	s if idles	are currently beir	ng sent.	T	
	Valu	е		Name			Description
	0b		Not Ser	Not Sending		Not sending idle	
	1b		Sending	l	Sending idle		
8	Sending T	P2 TP3					1
	Access:						RO
			s if TP2 o	or TP3 is currently	being se	ent.	
	Value			Name			Description
	0b		ot Sendii	ng		nding TP2 c	
	1b	Se	ending		Sending TP2 or TP3		



SRD_STATUS							
	7:5	Reserved					
		Format:			MBZ		
	4	Sending TP1					
		Access:				RO	
		This field indicates if TP1 is currently being sent.					
		Value	Name			Description	
		0b	Not Sending	Not	sendii	ng TP1	
		1b	Sending	Send	ding T	P1	
	3:0	Idle Frame Cou	inter				
		Access:				RO	
		This field provides the live status of the idle frame counter.					



Stream Output Num Primitives Written Counter

SO_NUM_PRIMS_WRITTEN[0:3] - Stream Output Num Primitives Written Counter

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 05200h-0521Fh

There is one 64-bit register for each of the 4 supported streams:5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore.

DWord	Bit	Description					
0	63:0	Num Prims Written Count					
		Format: U64					
		This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)					



Stream Output Primitive Storage Needed Counters

SO_PRIM_STORAGE_NEEDED[0:3] - Stream Output Primitive Storage Needed Counters

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: RW. This register is set by the context restore.

Size (in bits): 64

Address: 05240h-0525Fh

There is one 64-bit register for each of the 4 supported streams:

5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0)

5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1)

5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2)

5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

	These registers are part or the content save and restorer						
DWord	Bit	Description					
0	63:0	Prim Storage Needed Count					
		Format: U64					
		This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.					



Stream Output Write Offsets

SO_WRITE_OFFSET[0:3] - Stream Output Write Offsets

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: RW. This register is set by the context restore.

Size (in bits): 32

Address: 05280h-0528Fh

There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:

5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0) 5284h-5287h SO_ WRITE_OFFSET1 (for Stream Out Buffer #1)

5288h-528Bh SO WRITE OFFSET2 (for Stream Out Buffer #2)

528Ch-528Fh SO_ WRITE_OFFSET3 (for Stream Out Buffer #3)

These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).

These registers are part of the context save and restore.

Programming Notes

- Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.
- The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targetted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.

DWord	Bit	Description					
0	31:2	Write Offset					
		Format: U30					
		This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).					
	1:0	Reserved					
		ormat: MBZ					



SubSlice 0 Power Context Save request

	P	GCTXREQ - SubSlic	e 0 Power Context Save request		
Register	Space	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address:	•	24404h			
DWord	Bit		Description		
0	31:16	Message Mask			
		Access:	RO		
		Message Mask bots for lower 1	6 bits		
	15:10	Reserved			
		Access:	RO		
		Reserved			
	9	Power context save request			
		Access:	R/W Set		
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>			
	8:0	Power Context Save request	crdit count		
		Access:	R/W		
		QWord Credits for Power Context Save Request Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511: Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).			



SubSlice0 Power Down FSM control register with lock

		ver Down FSM control register		
	with lo	ck		
Space:	: MMIO: 0/2/0			
	BSpec			
√alue:	0x00000088			
oits):	32			
	24410h			
DWord Bit Description		escription		
31	power down control Lock			
		/W Lock		
	0 = Bits of POWERDNFSMCTL register are R/W 1 = All bits of POWERDNFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
30:13	Reserved			
	Access:	RO		
	Reserved			
12	Leave firewall disabled			
	Access:	/W Lock		
	pretend to complete the flow with PM Encodings:	gated domain for a power down flow. But it will to ungated domain crossing during power down he gated domain, but complete logical flow		
11	Leave reset de-asserted			
	Access:	/W Lock		
	When This bit is set SPC will not assert reset the flow with PM Encodings: 0 = Default mode, i.e assert resets during por 1 = Leave reset de-asserted mode, i.e dont as			
	Value: pits): Bit 31 30:13	Space: MMIO: 0/2/0 BSpec Value: 0x00000088 bits): 32 24410h Bit Dower down control Lock Access: Recession Recessio		



POWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock

	with lock	
Leave CLKs ON		
Access:	R/W Lock	
	will not gate clks for power off	flow. But it will pretend to complete the
	te clocks during nower down flo	nwc
_	- ·	
Leave FFT On		
Access:	R/W Lock	
Encodings: 0 = Default mode, i.e po 1 = Leave ON mode, i.e	wer off fets during power down dont power off pfet, but comple	flows ete logical flow
Power Down state 3		
Default Value:		010b
Access:		R/W Lock
I his will be the 3rd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	before power is turned OFF in t	the well
Power Down state 2		
Default Value:		001b
Access:		R/W Lock
This will be the 2nd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	e before power is turned OFF in	the well
	Access: When This bit is set SPC flow with PM Encodings: 0 = Default mode, i.e gat 1 = Leave CLKS ON mode 1 = Leave CLKS ON mode 1 = Leave FET On Access: When This bit is set SPC Encodings: 0 = Default mode, i.e poor 1 = Leave ON mode, i.e or Programming note: This for Slice 0 SSM 0 Power Down state 3 Default Value: Access: This will be the 3rd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks Power Down state 2 Default Value: Access: This will be the 2nd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks This will be the 2nd state Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future 100 = Gate clocks	Leave CLKs ON Access: When This bit is set SPC will not gate clks for power off flow with PM Encodings: 0 = Default mode, i.e gate clocks during power down flot 1 = Leave CLKS ON mode, i.e dont clock gate, but comp Leave FET On Access: R/W Lock When This bit is set SPC will not turn off the PFET event Encodings: 0 = Default mode, i.e power off fets during power down 1 = Leave ON mode, i.e dont power off pfet, but comple Programming note: This bit should be programmed be for Slice 0 SSM 0 Power Down state 3 Default Value: Access: This will be the 3rd state before power is turned OFF in tencodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default: Gate Clocks Power Down state 2 Default Value: Access: This will be the 2nd state before power is turned OFF in Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks This will be the 2nd state before power is turned OFF in Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future



POWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock 2:0 Power Down state 1 Default Value: 000b Access: R/W Lock This will be the 1st state before power is turned OFF in the well Encodings:

000 = Assert Reset

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default : Assert Reset



SubSlice 0 Power Gate Control Request

	PG	CTLREQ - SubSlice 0 Power Gate	Control Request		
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default V	alue:	0x00000000			
Size (in bits):		32			
Address:		24400h			
Clock Ga	ting Me	ssages Register			
DWord	Bit	Description			
0	31:16	Message Mask			
		Access:	RO		
		Message Mask			
		In order to write to bits 15:0, the corresponding message mask bits must be written.			
		For example, for bit 14 to be set, bit 30 needs to be 1 : 4	10004000		
	15:2	Reserved			
		Access:	RO		
		Reserved			
	1	CLK RST FWE Request			
		Access:	R/W		
		SLICE 0 CLK RST FWE request:			
		'0' : Initiate power down sequence (clk/rst/fwe)			
		'1' : Initiate power up sequence (clk/rst/fwe)			
	0	Reserved			



SubSlice 0 Power on FSM control register with lock

POWI	RU	PFSMCTL - SubSlice 0	Power on F	SM control register with		
			lock			
Register :	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default V	alue:	0x00000088				
Size (in bits):		32				
Address:		2440Ch				
DWord	Bit	Description				
0	31	power up control Lock				
		Access:	R/W Lock			
		1 = All bits of POWERUPFSMCTL reg Once written to 1, the lock is set and These bits are not reset on FLR.		ing this lock bit) i.e., writing a 0 will not clear the lock).		
	30:9	Reserved				
		Access: RO				
		Reserved				
	8:6	Power UP state 3				
		Default Value:		010b		
		Access:		R/W Lock		
		This will be the 3rd state after powe	r is turned ON in the	well		
		Encodings:				
		000 = Clock Ungate 001 = Firewall OFF				
		010 = De-assert resets				
		1xx = Rsvd for future				
		Default - De-assert resets				
	. .	3'b000: 10ns (or 1 bclk)				
	5:3	Power UP state 2 Default Value:		001b		
		Access: R/W Lock This will be the 2nd state after power is turned ON in the well				
		Encodings:	er is turned Oiv in the	e wen		
		000 = Clock Ungate				
		001 = Firewall OFF				
		010 = De-assert resets				
		1xx = Rsvd for future Default - Firewall OFF				
		Delault - Filewall OFF				



POWERUPFSMCTL - SubSlice 0 Power on FSM control register with lock

	lock			
2:0	Power UP state 1			
	Default Value:	000b		
	Access:	R/W Lock		
	This will be the 1st state after power is turned ON in the well			
	Encodings:			
	000 = Clock Ungate			
	001 = Firewall OFF			
	010 = De-assert resets			
	1xx = Rsvd for future			
	Default - Clock Ungate			



Subsystem Identification

		SID2_0_2_0_PCI -	- Subsystem Identification		
Register	ster Space: PCI: 0/2/0				
Source: BSpec		BSpec			
Default Value: 0x00000000		0x0000000			
Size (in b	oits):	16			
Address:	Address: 0002Eh				
This reg	This register is used to uniquely identify the subsystem where the PCI device resides.				
DWord	Bit	Description			
0	15:0	Subsystem Identification			
		Default Value: 00000000000000b			
	Access: R/W Once		R/W Once		
		This value is used to identify a particular subsystem. This field should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be cleared by a Reset.			



Subsystem Vendor Identification

cleared by a Reset.

	SVID2_0_2_0_PCI - Subsystem Vendor Identification				
Register Space: PCI: 0/2/0					
Source: BS		BSpec			
Default Value: 0x00000000		0x00000000			
Size (in b	Size (in bits): 16				
Address	Address: 0002Ch				
This reg	This register is used to uniquely identify the subsystem where the PCI device resides.				
DWord	Bit		Description		
0	15:0	Subsystem Vendor ID	ıbsystem Vendor ID		
		Default Value:	ault Value: 000000000000000b		
		Access:	ccess: R/W Once		
		,	This value is used to identify the vendor of the subsystem. This register should be programmed by BIOS during boot-up. Once written, this register becomes Read_Only. This register can only be		



Super Queue GFX cycle Options register

		SQCFG - Super Queue GFX cycle C	ptic	ons register			
Register Space:		MMIO: 0/2/0					
Source:		BSpec	BSpec				
Default \	/alue:	0x00000180					
Size (in b	oits):	32					
Address:		0902Ch	0902Ch				
Super Q	ueue C	GFX Cycle Options register					
DWord	Bit	Description					
0	31:10	Reserved					
		Access:		RO			
	9:3	SQ Full Limit for Performance Monitor					
		Default Value:	011000	00b			
		Access:	R/W				
	Watermark for SQ Full Metrics This field sets a watermark where any SQ level above is considered as SQ FULL condition. This is added to compensate for the credit loop between the page walker and GTI which wou make the number of active entries oscillate even the pipeline is backed up towards page walk Range of allowed programming is 0-64. Default is 48.						
	2	SQ Read-Only Port Reject Disable	1				
		Access:	R/W				
		This indicates whether rejections can be issued from the the Read Only port. Rejected cycles are retried at a later of By default, read cycles that have a matching address else and GFX is notified of the rejection. If this bit is set, no rejections ever occur on the SQ-GFX in the case of a matching address, the SQ stalls the Read-O disappears (matching entry is retired by SQ). 1 = Rejections are disabled, SQ stalls if needed. 0 = Rejections are enabled.	ime by where nterfac	or GFX. in the Super Queue are rejected, e. SQ accepts all requests, but in			



Access:	R/W			
SQ Read-Only Port GFX Read Ownership It issued to uncore for each read cycle from MLC. By default, read cycles that have no r from uncore through the IDI. If this bit is strequest for ownership (RFO) of the cacheli Read-Only port ONLY.	1 = All GFX reads from RO port require ownership of the cacheline.			
0 MSQD Poisoned Writes Propagation En	able			



Super Queue Internal Cnt Register I

		SQCNT1 - Super Queue Internal C	Cnt	Register I
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x00000000		
Size (in b	oits):	32		
Address:		09024h		
SQ Inter	nal Co	unter Register		
DWord	Bit	Description		
0	31:24	RSVD		
		Access:		RO
	23:20	SQRWCQD		
		Access:	R/W	
		Read-Write Request Queue Command Get Delay:		
listed in this register before accepting as bandwidth. During each idle clock, RWR read or write port. 0000b = Disabled (no additional clocks of 0001b = One idle clock inserted between 0010b = Two idle clocks inserted between		to accept one cycle per clock. By any other value, the RWR listed in this register before accepting another cycle from 0 bandwidth. During each idle clock, RWRQ is guaranteed no read or write port. 0000b = Disabled (no additional clocks added). 0001b = One idle clock inserted between command gets. 0010b = Two idle clocks inserted between command gets. 1111b = Fifteen idle clocks inserted between command gets.	GFX, e ot to a	ssentially throttling the
	19.10	Access:	R/W	
Read-Only Request Queue This indicates the number the GFX Read-Only port. E accept one cycle per clock in this register before acce During each idle clock, RC 0000b = Disabled (no add 0001b = One idle clock in 0010b = Two idle clocks in		Read-Only Request Queue Command Get Delay: This indicates the number of clocks that are inserted between the GFX Read-Only port. By default, this is disabled, which accept one cycle per clock. By any other value, the RORQ is in this register before accepting another cycle from GFX, ended by During each idle clock, RORQ is guaranteed not to assert in 0000b = Disabled (no additional clocks added). 0001b = One idle clock inserted between command gets. 0010b = Two idle clocks inserted between command gets 1111b = Fifteen idle clocks inserted between command gets.	een ea mean nserts ssenti ts con	s that the RORQ will be able to the number of idle clocks listed ally throttling the bandwidth.



15:10	•	ue Internal Cnt Register I			
	Access:	R/W			
	Super Queue Depth:				
		of cycles supported at any given time by Super Queue. By			
		um size of the Super Queue, but can be throttled back to			
	support fewer GFX cycles. Note: By limiting the depth of the su	per queue, effectively the recycle queue limits the SQIDs			
that are allowed to be used.					
	3Fh = SQ Depth of 63.				
	3Eh = SQ Depth of 62.				
	 07h = SQ Depth of 7.				
	06h = SQ Depth of 6.				
	05h = SQ Depth of 5.				
	04h = SQ Depth of 4.				
	03h = SQ Depth of 3. 02h = SQ Depth of 2.				
	01h = Reserved.				
	00h = Disabled (SQ Depth of 64) (de	ault).			
9	RSVD				
	Access:	RO			
8:6	Reserved				
5:0	SQIDICNT				
	Access:	R/W			
	Outstanding SQ IDI Cycle Counter:				
		of outstanding cycles that are presented to IDI/uncore at efault, this is 64, but can be throttled back to support fewe			
	IDI cycles.	erault, this is 04, but can be unotified back to support lewe			
	0 = Disabled (64).				
	1-63 = Max number of outstanding I	OI cycles.			



Super Queue Internal Counters Register II

	S	QCNT2 -	Super	Queue	Internal Cou	nte	rs Register II	
Register	Space:	MMIO:	0/2/0					
Source:		BSpec						
Default \	/alue:	0x0000	0000					
Size (in b	oits):	32						
Address:		09028h	1					
Super Q	ueue li	nternal Counte	er register					
DWord	Bit				Description			
0	31:30	Reserved						
		Access:					RO	
	29	Enable Prom	otion on R	lead				
		Access:				R/W		
			otion on Re	ead Match: E	nable the promotion	of writ	te request if matched with a Rea	d
		request.						
	28	Priority 3 Po	ol Count D	isable				
		Access:				R/W		
					set, priority3 pool beco eset of the remaining o		unlimited. And priority3 pool ers.	
	27:25	Priority3 Poo	ol Count:					
		Access:				R/W		
		Priority3 Pool	Count:			•		
			-		priority3 pool before s	switch	ing to lower priority pools. Coun	ıt
		is used as the 000b: 1 reque	•	<u>)</u> .				
		000b. Treque						
		010b: 4 reque						
		011b: 8 reque						
			osts					
		111b: 128 rec	luests					
	24	Priority2 Poo	ol Count D	isable				
		Access:				R/W		
		•			set, priority2 pool beco eset of the remaining o		unlimited. And priority2 pool ers.	



23:21	Priority2 Pool count							
	Access:	R/W						
	Priority2 Pool Count:							
	The count of cycles is selected from priority2 pool before switching to lower priority pools. Count							
	•	is used as the power of 2.						
		000: 1 request						
	001: 2 requests							
	010: 4 requests							
	011: 8 requests							
	 111: 128 requests							
20	·							
	D: '(4 D 16 4 D' 11							
20	Priority1 Pool Count Disable	lanu.						
20	Access: Priority1 Pool Count Disable: When se	. , , , , , , , , , , , , , , , , , , ,						
19:17	Access: Priority1 Pool Count Disable: When se count value should not be used in res	et, priority1 pool becomes unlimited. And priority1 pool						
	Access: Priority1 Pool Count Disable: When se count value should not be used in res	et, priority1 pool becomes unlimited. And priority1 pool						
	Access: Priority1 Pool Count Disable: When se count value should not be used in res Priority1 Pool Count	et, priority1 pool becomes unlimited. And priority1 pool set of the remaining counters.						
	Access: Priority1 Pool Count Disable: When se count value should not be used in res Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from p	et, priority1 pool becomes unlimited. And priority1 pool set of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When se count value should not be used in res Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from p is used as the power of 2.	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When secount value should not be used in research Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from pois used as the power of 2. 000: 1 request	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When secount value should not be used in research Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from pois used as the power of 2. 000: 1 request 001: 2 requests	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When secount value should not be used in reservations. Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from p is used as the power of 2. 000: 1 request 001: 2 requests 010: 4 requests	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When secount value should not be used in research Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from pois used as the power of 2. 000: 1 request 001: 2 requests	et, priority1 pool becomes unlimited. And priority1 poo eet of the remaining counters.						
	Access: Priority1 Pool Count Disable: When secount value should not be used in reservations. Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from p is used as the power of 2. 000: 1 request 001: 2 requests 010: 4 requests	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
19:17	Access: Priority1 Pool Count Disable: When secount value should not be used in reservations. Priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from priscused as the power of 2. 000: 1 request 001: 2 requests 010: 4 requests 011: 8 requests 111: 128 requests	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						
	Access: Priority1 Pool Count Disable: When secount value should not be used in research priority1 Pool Count Access: Priority1 Pool Count: The count of cycles is selected from pris used as the power of 2. 000: 1 request 001: 2 requests 010: 4 requests 011: 8 requests	et, priority1 pool becomes unlimited. And priority1 poolet of the remaining counters. R/W						



S	QCNT2 - Super Queue Internal Cou	nte	rs Register II				
15:13	Priority0 Pool Count						
	Access:	R/W					
	Priority0 Pool Count:						
	The count of cycles is selected from priority0 pool before switching to lower priority pools. Count						
	is used as the power of 2.						
	000: 1 request						
	001: 2 requests						
	010: 4 requests						
	011: 8 requests						
	 111: 128 requests						
	111. 120 requests						
12	Enable Priority Selection						
	Access:	R/W					
	Enable Priority Selection:						
	Enables the use of priority bits coming from GFX core. If di	d, all slots in SQ are treated as					
	same peiority						
	0b: Disabled (default).						
	1b: Enabled.						
44.0							
11:8	Reserved						
7:0	LRU Hint counter						
	Access:		RO				
	Reserved						



SWF

SWF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 4F000h-4F08Fh Name: Software Flags

ShortName: SWF_*
Power: PG0
Reset: soft

These registers are used as scratch pad data storage space and have no direct effect on hardware operation. There are 36 instances of this register format.

DWord	Bit	Description
0	31:0	Software Flags
		Software flags



Thread Dispatched Count Register

TDL_THR_DISP_COUNT - Thread Dispatched Count Register Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x00000000 Access: RO Size (in bits): 32 0E4BCh Address: This register provides the count of threads dispatched/valid in the subslice.

DWord	Bit	Description			
0	31:6	Reserved			
		Format:		MBZ	
	5:0	Thread Count			
		Value		Name	
		0-56	Valid Range		



Thread Faulted Count Register

	LDL_	THR_PF_COUNT - Th	read Faulted	Count Register				
Register Space: MMIO: 0/2/0								
Source:		BSpec						
Default Value:		0x0000000	0x0000000					
Access:		RO						
Size (in bits)	:	32						
Address:	Address: 0E5BCh							
This registe	r provid	es the count of threads faulted in	each subslice.					
DWord	Bit		Description					
0	31	Canonical fault indication bit to The bit is set when a canonical fa		ported by EU.				
	30:6 Reserved							
		Format:		MBZ				
	5:0	Thread Count						
		Value		Name				
		0-56	Valid Range					



Thread Fault Status Register 0

TDL_THR_PF_STATUS0 - Thread Fault Status Register 0

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0E6B8h

This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.

DWord	Bit	Description
0	31:24	Row0, EU3, [Reserved, T6-T0]
	23:16	Row0, EU2, [Reserved, T6-T0]
	15:8	Row0, EU1, [Reserved, T6-T0]
	7:0	Row0, EU0, [Reserved, T6-T0]



Thread Fault Status Register 1

TDL_THR_PF_STATUS1 - Thread Fault Status Register 1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0E7B8h

This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.

DWord	Bit	Description
0	31:24	Row1, EU3, [Reserved, T6-T0]
	23:16	Row1, EU2, [Reserved, T6-T0]
	15:8	Row1, EU1, [Reserved, T6-T0]
	7:0	Row1, EU0, [Reserved, T6-T0]



Thread Load Status Register 0

TDL_THR_STATUS0 - Thread Load Status Register 0

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0E4B8h

This register provides the status of each thread in the SubSlice.

This register provides	s the status of ea	ch thread in the Substice.
DWord	Bit	Description
0	31:24	Row0, EU3, [Reserved, T6-T0]
	23:16	Row0, EU2, [Reserved, T6-T0]
	15:8	Row0, EU1, [Reserved, T6-T0]
	7:0	Row0, EU0, [Reserved, T6-T0]



Thread Load Status Register 1

TDL_THR_STATUS1 - Thread Load Status Register 1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0E5B8h

This register provides the status of each thread in the SubSlice. A bit set indicates a valid thread is loaded in the thread slot.

DWord	Bit	Description
0	31:24	Row1, EU3, [Reserved, T6-T0]
	23:16	Row1, EU2, [Reserved, T6-T0]
	15:8	Row1, EU1, [Reserved, T6-T0]
	7:0	Row1, EU0, [Reserved, T6-T0]



Thread Mode Register

TE will generate "autostrip" primitives (if/where possible) during tessellation.					
TDS external Cache Disable					
indles to enable					
igh handles to sed.					
Description					
If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.					
be [1,15].					
II(



25 20				read Mo	Jac Ite	gistei			
25:20	VS Hit N	/lax Value							
	Format: U6								
	Description								
	If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.								
	Since VS Reference Count Full Force miss enable was removed, the value can be [1,63].								
		24.1							
	10	Value		[Default]		Name			
	[1,63]			[Delault]					
19		tion DOP gating	ı Disable						
	Format:	Tessellation DOP gating Disable Format: Disable							
						• •			
	Value Oh	Name Enable	Description HS, TE, TETG, DS, GS and SOL units are DOP gated if all units			ated if all units are			
		[Default]	disabled	11G, D3, G3 ai	id SOL utilits	are DOF 9	ateu ii ali uilits are		
	1h Disable DOP gating is disabled for HS, TE, TETG, DS, GS and SOL units						S and SOL units		
	Drogramming Notes								
	Once this bit is set to a 1, it must not be cleared to a 0 until after a reset.								
18	Reserved								
	Format:			MBZ					
17:16	Reserve	d							
	Format: PBC								
15		oass Disable			1				
	Format:				Disable				
	Value	Name			De	scription			
	0h	Enable [Default	t] Don	nain Shader Io	gic is bypas	sed while T	DS is disabled		
	1h	Disable	Don	nain Shader b	ypass logic i	s disabled			
	L								
14:13						I			
	Format:					PBC			
14:13	Format:	d				PBC	Oh		
	Format:	d Value:				РВС	0h PBC		
	Reserved Default	d Value:				РВС			



					what's inside		
	FF_MODE - Thread Mode Register						
	6:5	Reserved					
		Format:		PBC			
	4	Reserved					
		Default Value:			0h		
		Format:			PBC		
	3	Reserved					
		Format:		PBC			
	2	Reserved					
		Format: PBC		PBC			
1 Reserved							
		Format: PBC		PBC	3C		
	0	Reserved					
		Format:		PBC			



Thread Restart Control Register

TDL_THR_RESTART - Thread Restart Control Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: WO Size (in bits): 32

Address: 0E450h

This register provides control to restart page faulted and halted threads in each subslice.

	5 1									
DWo	rd	Bit	Description							
0	(3)	31:1	Reserved							
			Format: MBZ							
		0	Restart All Faulted Threads A write of 1 to this register restarts all threads that have halted due to page fault.							



THREADS ALLOCATED PER SUBSLICE

EUMETRICS_EVENT2 - THREADS ALLOCATED PER SUBSLICE

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00D94h

This register mirrors an accumulating count for EU Metric Event2. It is enabled by configuration bits in GPMunit and SPMunits. Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description				
0	31:0	EU Metric Event Count				
		Access:	RO			



TiledResources Invalid Tile Detection Register

TRINVTILEDETCT - TiledResources Invalid Tile Detection Register Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Size (in bits): 32 Address: 04DECh Name: TiledResources Invalid Tile Detection Register ShortName: TRINVTILEDETCT **DWord** Bit **Description** 31:0 **Invalid Tile Detection Value** R/W Access: **Value Description** Name 00000000h A 32bit value programmed to enable h/w to perform a match of TR-VA [Default] TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.



TiledResources Invalid Tile Detection Register

TRIN	1VT	ILEDETCT - TiledRe	sources Invalid Tile Detection Register				
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000000					
Size (in b	oits):	32					
Address: 04DECh							
DWord	Bit		Description				
0	31:0	Invalid Tile Detection Value					
		Default Value:	0000000h				
		Access:	R/W				
		A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Inval Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.					



TiledResources Null Tile Detection Register

T	TRNULLDETCT - TiledResources Null Tile Detection Register						
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000000					
Size (in l	oits):	32					
Address		04DE8h					
DWord	Bit		Description				
0	31:0	Null Tile Detection Value					
		Default Value:	00000000h				
		Access:	R/W				
		A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect N					
		Tiles.					
		Hardware will flag each entry and s	pace behind it as Null Tile for matched entries.				



Tiled Resources Translation Table Control Register

TR	TTE -	Tiled Resource	s Translation Table Cont	rol Register
Register Sp	ace:	MMIO: 0/2/0		
Source:		BSpec		
Default Valu	ıe:	0x00000000		
Size (in bits)):	32		
Address:		04DF4h		
DWord	Bit		Description	
0	31:2	Reserved		
		Default Value:	00000000000000000000000000000000000	
		Access:	RO	
		Reserved		
	1	TR-VA Translation Table	Memory Location	
		Default Value:		0b
		Access:		R/W
		•	•	
	0	TR - TT Enable		
		Default Value:		0b
		Access:		R/W
		TR translation tables are o	lisabled as default. bled via s/w to get TR translation active.	



Tiled Resources Translation Table Control Registers

T	RTT	E - Tiled Resources Translation Tabl	e Cont	rol	Registers			
Register	Space	e: MMIO: 0/2/0						
Source:		BSpec						
Default \	/alue:	0x00000000						
Size (in bits): 32								
Address:		04DF4h						
Name:		Tiled Resources Translation Table Control Register						
ShortNa	me:	TRTTE						
DWord	Bit	Description						
0	31:2	Reserved						
		Access:						
		Value	Name [Default]	9	Description			
		00000000000000000000000000000000000000	Reserved					
	1	TR-VA Translation Table Memory Location						
		Default Value:			0b			
		ccess:						
		This field specifies whether the translation tables for TR to VA are in virtual address space v/s						
		physical (GPA) address space. 0: Tables are in Physical (GPA) space						
		1: Tables are in Physical (GPA) space 1: Tables are in Virtual address space						
		The same of the tribute additional space						
	0	TR - TT Enable						
		Default Value:	0b					
		Access:	R/W					
		TR translation tables are disabled as default.						
		This field needs to be enabled via s/w to get TR translation a	ctive.					



TiledResources VA Detection Registers

		TRV	ADR - 1	TiledResources VA Detec	ctio	n Registers
Register	Space	e:	MMIO: 0/2/	0		
Source:	BSpec					
Default V	Default Value: 0x00000000					
Size (in b	Size (in bits): 32					
Address:			04DF0h			
Name:			TiledResour	ces VA Detection Registers		
ShortNar	ne:		TRVADR			
DWord	Bit			Description		
0	31:8	Reserve	ed			
		Default	t Value:		0000	00h
		Access			RO	
-	7:4	TR - VA	Mask Valu	ie		
		Default	t Value:			0000b
		Access				R/W
				at is mapped to incoming address bits[4		
				to identify which address bits need to b		•
		•		it is "1", mapping address bit needs to b g address bit is masked which makes it o		•
				to disable detection.).	2011 (C	are for compare. (This field
				ge model for GFX driver to set this field t	o "111	11". Behaviour of h/w for any
			etiing is not			
		Note: G	FX driver sh	all use same TRVA MASK value for all co	ntexts	•
-	3:0	TR- VA	Data Value	9		
		Access			R/W	
		Value Name Description				
		0000b	rm 6 143	4bit Data value that is mapped to incom	_	
			[Default]	Data bits are used to compare address v TRVAMV for match	values	that are not filtered by the
	Note: GFX driver shall use same TRVA Data value for all contexts					lue for all contexts



TiledResources VA Detection Registers

		TRVADR -	TiledResou	rces VA Dete	ction	n Registers	
Register Source: Default \ Size (in b	/alue:	e: MMIO: 0/2 BSpec	2/0				
Address:		04DF0h					
DWord	Bit	0401011		Description			
0	31:8	Reserved		Description			
U	31.0	Default Value: Access: Reserved			00000 RO	00h	
	7:4	TR - VA Mask Va	alue				
		Default Value:				0000b	
		Access:				R/W	
		MASK bits are use If particular mask If "0", correspond (this field defaults Note: The only us Behavior of h/w f	ed to identify which bit is "1", mapping ling address bit is mes to "0000" to disabe sage model for GFX or any other setting	nasked which makes it le detection) driver to set this field	pe cons be comp don't c to "111	pared to DATA value provided. Fare for compare	
	3:0	TR - VA Data Va	lue				
		Default Value:				0000b	
		Access:				R/W	
		Data bits are used	d to compare addre	coming address bits[47 ess values that are not t A Data value for all cor	filtered	by the TRVAMV for match	



Tiled Resources VA Translation Table L3 ptr - DW0

TRVATTL3PTRDW0 - Tiled Resources VA Translation Table L3 ptr - DW0								
Register	Register Space: MMIO: 0/2/0							
Source:		BSp	ес					
Default V	'alue:	0x0	0000000					
Size (in b	its):	32						
Address:		040	E0h					
Name:		Tile	d Resources	s VA Translation Table L3 ptr - DW0				
ShortNar	ne:	TRV	/ATTL3PTRD	DW0				
DWord	Bit			Description				
0	31:12	TR - VA	transln Tab	le L3 Pointer (Lower Address)				
		Access:			R/W			
		Value	Name	Desci	ription			
		00000h		Lower address bits for tiled resource	VA to virtu	ual address translation L3		
			[Default]	table				
	11:0	Reserved						
Default Value: 000h						000h		
Access: RO						RO		
	Reserved							

Command Reference: Registers



Tiled Resources VA Translation Table L3 ptr - DW1

TRVATTL3PTRDW1 - Tiled Resources VA Translation Table L3 ptr -							
DW1							
Register Space: MMIO: 0/2/0							
Source:		BSpec					
Default Val	ue:	0x00000000					
Size (in bits	5):	32					
Address:		04DE4h					
Name:		Tiled Resources VA	Translation Table L3 ptr - DW1				
ShortName: TRVATTL3PTRDW1							
DWord	Bit		Description				
0	31:16	Reserved					
		Access:			RO		
		Value	Name		Description		
		0000h	[Default]	Reserv	ed		
	15:0	TR - VA transln Table L3 Pointer (Upper Address)					
		Default Value: 0000h			0000h		
		Access:		R/W			
		Upper address bits fo	r tiled resource VA to virtual add	ress trar	nslation L3 table		



TiledResources VA Transln Table L3 ptr - DW0

TRVATTL3PTRDW0 - TiledResources VA Transln Table L3 ptr -							
		DW0					
Register Space: MMIO: 0/2/0							
Source:		BSpec					
Default Va	lue:	0x00000000					
Size (in bit	s):	32					
Address:		04DE0h					
DWord	Bit	Description					
0	31:12	TR - VA transln Table L3 Pointer (Lower Address)					
		Default Value:	00000	h			
Access: R/W							
		Lower address bits for tiled resource VA to virtual address to	ranslatio	on L3 table			
	11:0	Reserved					
		Default Value: 000h					
Access:			RO				
		Reserved					

Command Reference: Registers



TiledResources VA Transln Table L3 ptr- DW1

TRVA	TTL3I	PTRDW1 - TiledResources VA Tran	sln Table L3 ptr- DW1			
Register Space: MMIO: 0/2/0		MMIO: 0/2/0				
Source:		BSpec				
Default Va	lue:	0x00000000				
Size (in bit	:s):	32				
Address:		04DE4h				
DWord	Bit	Description				
0	31:16	Reserved				
		Default Value:	0000h			
		Access:	RO			
		Reserved				
	15:0 TR - VA transln Table L3 Pointer (Upper Address)					
		Default Value:	0000h			
		Access:	R/W			
	s translation L3 table					



Tiled Resources Wrapper Write Data Port arbitration

TRWR	RPAR	RB - Tiled Resources V	Vrapper Write Data	Port arbitration			
Register S	расе:	MMIO: 0/2/0					
Source:		BSpec					
Default Value:		0x00001089					
Size (in bi	ts):	32					
Address:		04DF8h					
DWord	Bit		Description				
0	31:13	Reserved					
		Default Value:	0000000000000000000b				
		Access:	R/W				
		Reserved	Reserved				
	12:10	L3 Max Write Request Limit Cour	nt				
		Default Value:		100b			
		Access:	R/W				
		This is the MAX number of Allowed Requests Count - Minimum count v	_	the priority to Z			
	9	Reserved					
		Default Value:		0b			
		Access:		R/W			
		Reserved					
	8:6	Z Max Write Request Limit Count	<u> </u>				
		Default Value:		010b			
		Access:		R/W			
		This is the MAX number of Allowed Requests Count - Minimum count v	9	the priority to C			
	5	Reserved					
		Default Value:		0b			
		Access:		R/W			
		Reserved					



TRWRPA	RB - Tiled Resources Wrapper W	rite Data Port arbitration			
4:2	C Max Write Request Limit Count				
	Default Value:	010b			
	Access:	R/W			
	This is the MAX number of Allowed writes from C before switching the priority to L3 Requests Count - Minimum count value must be = 1				
1	Reserved				
	Default Value:	0b			
	Access:	R/W			
	Reserved				
0	Fixed Arbitration enable				
	Default Value:	1b			
	Access:	R/W			
	Fixed Arbitration enable when 1'b1 Programmable Arbitration when 1'b0				



TIMESTAMP_CTR

TIMESTAMP_CTR						
Register Space:		e: MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Access:		R/WC				
Size (in b	oits):	32				
Address: 44070h-44073h						
Name:		Time Stamp Counter				
ShortName:		TIMESTAMP_CTR				
Power:		PG0				
Reset:		global				
The regi	ister i	s not reset by a FLR.				
DWord	Bit	Description				
0	31:0	TIMESTAMP Counter				
		This field increments every microsecond. The value in this field is latched in the Pipe Flip				
	TIMESTAMP registers when flips occur, and in the Pipe Frame TIMESTAMP registers at start of					
		vertical blank. The register value will reset if any value is written to it. The register is not reset by a FLR.				

Command Reference: Registers



TLB_RD_ADDRESS Register

	TLB_R	RD_ADDR - TL	B_RD_ADDRESS Register				
Register Space:	MMIO:	0/2/0	/2/0				
Source:	BSpec						
Default Value:	0x0000	0000					
Size (in bits):	32						
Address:	04B00h	1					
DWord	Bit		Description				
0	31:12	Reserved					
		Default Value:	0000000000000000000				
		Access:	RO				
	11:0	Reserved					



TLB_RD_DATA0 Register

TLB_RD_DATA0 - TLB_RD_DATA0 Register								
Register Space:	MMIO: 0/2/0	MMIO: 0/2/0						
Source:	BSpec							
Default Value:	0x00000000							
Size (in bits):	32							
Address:	04B04h							
DWord	Bit		Description					
0	31:0	TLB_READ_DATA0 Registe	er					
		Default Value:	00000000h					
		Access:	RO					
		address [43:12]						

Command Reference: Registers



TLB_RD_DATA1 Register

TLB_RD_DATA1 - TLB_RD_DATA1 Register						
Register Space	: М	MMIO: 0/2/0				
Source:	BS	Spec				
Default Value:	0×	00000000				
Size (in bits):	32	•				
Address:	Address: 04B08h					
DWord	Bit	Description				
0	31:0	TLB_READ_DATA1 Register				
		Default Value:	00000000h			
		Access:	RO			
Bit[31:5] Reserved						
		Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle)				
		Bit[3:0] address [47:44]				



TOUCH_MSG_ADDR

	TOUCH_MSG_ADDR					
Register S	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default Va	lue:	0x00000000, 0x00000000				
Access:		R/W				
Size (in bit	s):	64				
Address:		45020h-45027h				
Name:		Touch Message Address				
ShortNam	e:	TOUCH_MSG_ADDR_*				
Power:		PG0				
Reset:		soft				
DWord	Bit	Description				
0 0x45020	31:0	Touch MSG Address This field specifies the address bits 31:0 for the Display to PCH touch controller messages.				
		Restriction				
		The address must be DWord aligned.				
1 31:8 Reserved		Reserved				
0x45024 Format: MBZ		Format: MBZ				
	7:0	Touch MSG Address Upper This field specifies the address bits 39:32 for the Display to PCH touch controller messages.				



TRANS_CLK_SEL

TRANS_CLK_SEL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 46140h-46143h

Name: Transcoder A Clock Select

ShortName: TRANS_CLK_SEL_A

Power: PG0 Reset: soft

Address: 46144h-46147h

Name: Transcoder B Clock Select

ShortName: TRANS_CLK_SEL_B

Power: PG0 Reset: soft

Address: 46148h-4614Bh

Name: Transcoder C Clock Select

ShortName: TRANS_CLK_SEL_C

Power: PG0 Reset: soft

Description

This register maps the port clock to the transcoder. There is one instance of this register format per transcoder A/B/C.

DWord Bit Description



				TRANS_CLK_SEL		
0	31:29	Trans Clock Select				
		Select which PLL to use for this transcoder. Trancoder EDP always uses DDIA clock.				
		Value	Name	Description		
		000b	None	No PLL selected. Clock is disabled for this transcoder.		
		010b	DDIB	Select DDIB clock		
		011b	DDIC	Select DDIC clock		
		100b	DDID	Select DDID clock.		
		101b	DDIE	Select DDIE clock		
		Others	Reserved	Reserved		
				Restriction		
		This must	not be chang	ged while the transcoder is enabled.		
	28:0	Reserved				



TRANS_CONF

TRANS_CONF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank (WD cap sync) OR transcoder disabled

Update Point:

Address: 70008h-7000Bh

Name: Transcoder A Configuration

ShortName: TRANS_CONF_A

Power: PG2 Reset: soft

Address: 71008h-7100Bh

Name: Transcoder B Configuration

ShortName: TRANS_CONF_B

Power: PG2 Reset: soft

Address: 72008h-7200Bh

Name: Transcoder C Configuration

ShortName: TRANS_CONF_C

Power: PG2 Reset: soft

Address: 7E008h-7E00Bh

Name: Transcoder WD0 Configuration

ShortName: TRANS_CONF_WD0

Power: PG2 Reset: soft

Address: 7F008h-7F00Bh

Name: Transcoder EDP Configuration

ShortName: TRANS_CONF_EDP

Power: PG1 Reset: soft

DWord Bit Description



				TRANS	CONF		
0	31	Transcoder Enable Setting this bit to the value of one, turns on this transcoder. Turning the transcoder off disables the timing generator and synchronization pulses to the display will not be maintained. Enabling the transcoder may be internally delayed for one frame while the display data buffers are reconfigured.					
		Value				Name	
		0b			Disable		
		1b			Enable		
		Restriction					
		Timing reg	gisters must cont	ain valid values	before this bit	is enabled.	
	30	Transcode	r State				
		Access:				RO	
		This read of	only bit indicates	the actual stat	e of the transco		
		Value			Name		
	0b Disabled						
		1b Enabled					
	29:23						
	22:21	Interlaced Mode These bits control the transcoder interlaced mode. This field is ignored by WD.					
		Value Name				Description	
		00b	PF-PD	Progressive	etch with Prog	•	
		01b	PF-ID		etch with Interl	· ·	
		11b	IF-ID		etch with Interla		
		Others	Reserved	Reserved		, ,	
		Curcis Reserved Reserved					
					Restriction		
		VGA display modes do not work while in interlaced fetch mode. Progressive Fetch with Interlaced Display requires the pipe scaler to be functioning with the 7x5 filter. Progressive Fetch with Interlaced Display effectively down scales the vertical by 2X, which reduces the maximum supported pixel rate by half.					
		Interlaced fetch mode is not supported with Y Tiling. Interlaced fetch mode is not supported with 90/270 rotation. Interlaced fetch mode is not supported with scaling. Interlaced fetch mode is not supported with YUV 420 hybrid planar source pixel formats.					
	20:7	Reserved					
		Format:				MBZ	
	6:0	Reserved					
		Format:				MBZ	



TRANS DDI FUNC CTL

TRANS_DDI_FUNC_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00030000

Access: R/W Size (in bits): 32

Address: 60400h-60403h

Name: Transcoder A DDI Function Control

ShortName: TRANS_DDI_FUNC_CTL_A

Power: PG2 Reset: soft

Address: 61400h-61403h

Name: Transcoder B DDI Function Control

ShortName: TRANS_DDI_FUNC_CTL_B

Power: PG2 Reset: soft

Address: 62400h-62403h

Name: Transcoder C DDI Function Control

ShortName: TRANS_DDI_FUNC_CTL_C

Power: PG2 Reset: soft

Address: 6F400h-6F403h

Name: Transcoder EDP DDI Function Control

ShortName: TRANS_DDI_FUNC_CTL_EDP

Power: PG1 Reset: soft

Description

There is one instance of this register per each transcoder A/B/C/EDP.

DWord	Bit	Description		
0	31	TRANS DDI Function Enable		
		This bit enables the transcoder DDI function.		
		Value	Name	
		0b	Disable	
		1b	Enable	



TRANS DDI FUNC CTL

30:28 **DDI Select**

These bits determine which DDI port this transcoder will connect to. It is not valid to enable and direct more than one transcoder to one DDI, except when using DisplayPort multistreaming. These bits are ignored by transcoder EDP since it can only connect to DDI A (EDP DDI).

These bits are ignore	ed by transcoder LDI since	e it can only connect to DDIA (LDI DDI).
Value	Name	Description
000b	None	No port connected
001b	DDI B	DDI B
010b	DDI C	DDI C
011b	DDI D	DDI D
100b	DDI E	DDI E
Others	Reserved	Reserved

Restriction

This field must not be changed while the function is enabled.

27 Reserved

Format: MBZ

26:24 TRANS DDI Mode Select

This field determines the mode of operation. HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification. DVI mode will function as HDMI if DIP packets or audio are enabled.

Value	Name	Description
000b	HDMI	Function in HDMI mode
001b	DVI	Function in DVI mode
010b	DP SST	Function in DisplayPort SST mode
011b	DP MST	Function in DisplayPort MST mode
Others	Reserved	Reserved

Restriction

This field must not be changed while the function is enabled. The DisplayPort mode (SST or MST) selected here must match the mode selected in the DisplayPort Transport Control register for the transport attached to this transcoder. Transcoder EDP and DDI A can only function in DP SST mode.

23 **Reserved**

Format: MBZ

22:20 Bits Per Color

This field selects the number of bits per color output on the DDI connected to this transcoder. Dithering should be enabled when selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer.

Value	Name	Description	Programming Notes
-------	------	-------------	-------------------



TRANS_DDI_FUNC_CTL

000b	8 bpc		
001b	10 bpc		Not supported by HDMI or DVI
010b	6 bpc		Not supported by HDMI or DVI
011b	12 bpc		
Others	Reserved	Reserved	

Restriction

This field must not be changed while the function is enabled.

19:18 **Port Sync Mode Master Select**

This field indicates which transcoder will be the master to this transcoder when in port sync mode. This bit is ignored by transcoder EDP since it cannot be slaved to another port.

Value	Name
00b	Transcoder EDP
01b	Transcoder A
10b	Transcoder B
11b	Transcoder C

Restriction

A port cannot be slaved to itself.

17:16 Sync Polarity

This field indicates the polarity of Hsync and Vsync.

Value	Name	Description
00b	Low	VS and HS are active low (inverted)
01b	VS Low, HS High	VS is active low (inverted), HS is active high
10b	VS High, HS Low	VS is active high, HS is active low (inverted)
11b	High [Default]	VS and HS are active high



TRANS_DDI_FUNC_CTL

15 | Port Sync Mode Enable

This field enables the DisplayPort SST port sync mode on this transcoder. This mode forces two or more transcoders to be in sync with one transcoder master and one or more transcoder slaves. The master is unaware that it is operating in this mode. Only the slave is aware that it is operating in this mode. Port sync mode is only enabled in the slave transcoder. This bit is ignored by transcoder EDP since it cannot be slaved to another port.

Value	Name
0b	Disable
1b	Enable

Restriction

Follow the instructions for enabling and disabling Sync Mode in the Display Mode Set Sequence - Sequence for DisplayPort. Port Sync Mode must only be enabled with DisplayPort SST. Port Sync Mode Master Select must be programmed with a valid value when Port sync Mode is enabled. The slave and master transcoders and associated ports must have identical parameters and properties. They must be connected to the same PLL, have the same color format, link width (number of lanes enabled), resolution, refresh rate, dot clock, TU size, M and N programming, etc.

14:12 Reserved

1	1.	10	Reserved	

Format: MBZ

9 Reserved

8 **DP VC Payload Allocate**

This bit enables DisplayPort Virtual Channel payload allocation. This bit is ignored by transcoder EDP since it does not support multistreaming.

Value	Name
0b	Disable
1b	Enable

7:6 **Reserved**

Format: MBZ

5 **Reserved**

4 Reserved

Format: MBZ



TRANS_DDI_FUNC_CTL

3:1 **DP Port Width Selection**

Description

This bit selects the number of lanes to be enabled on the DDI link for DisplayPort.

This field is ignored for HDMI and DVI which always use all 4 lanes.

Value	Name	Description
000b	x1	x1 Mode
001b	x2	x2 Mode
011b	x4	x4 Mode
		Restriction: Not allowed with DDI-E, some restrictions with DDI-A
Others	Reserved	Reserved

Restriction

When in DisplayPort mode the value selected here must match the value selected in the DDI Buffer Control register for the DDI attached to this pipe.

This field must not be changed while the DDI is enabled.

DDI E only supports x1 and x2 when DDI_BUF_CTL_A DDIA Lane Capability Control is set to DDIA x2, otherwise DDI E is not supported. DDI A (EDP) supports x1, x2, and x4 when DDI_BUF_CTL_A DDIA Lane Capability Control is set to DDIA x4, otherwise DDI A only supports x1 and x2.

0 Reserved

Format:	MBZ
---------	-----



TRANS_FRM_TIME

TRANS_FRM_TIME

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 6E020h-6E023h

Name: Transcoder WD0 Frame Time

ShortName: TRANS_FRM_TIME_WD0

Power: PG2 Reset: soft

This register is only for WD transcoders.

Programming Notes

Examples: For 60Hz the frame time is 16,666.66us, program integer 16,665 and fraction 2/3. For 24Hz the frame time is 41,666.66us, program integer 41,665 and fraction 2/3. For 59.94Hz the frame time is 16,683.33us, program integer 16,682 and fraction 1/3.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit		Description			
0	31:16	Frame Time Integer This field specifies the integer portion of the time in microseconds for a display frame. This is used to determine the rate at which to generate frames when capturing display. This field is programmed to the integer number of microseconds desired minus one. Restriction				
A value of 0 is invalid when the transcoder is enabled.						
	15:14 Frame Time Fraction This field specifies the fractional portion of the time in microseconds for a display fused to determine the rate at which to generate frames when capturing display.					
		Value Name				
	00b					
		01b	1/3			
		10b 2/3				
		Others Reserved				
	13:0	Reserved				



TRANS_HBLANK

TRANS_HBLANK

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60004h-60007h

Name: Transcoder A Horizontal Blank

ShortName: TRANS_HBLANK_A

Power: PG2 Reset: soft

Address: 61004h-61007h

Name: Transcoder B Horizontal Blank

ShortName: TRANS_HBLANK_B

Power: PG2 Reset: soft

Address: 62004h-62007h

Name: Transcoder C Horizontal Blank

ShortName: TRANS_HBLANK_C

Power: PG2 Reset: soft

Address: 6F004h-6F007h

Name: Transcoder EDP Horizontal Blank

ShortName: TRANS_HBLANK_EDP

Power: PG1 Reset: soft

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

DV	vord	Bit	Description			
	0	31:29	Reserved			
		28:16	orizontal Blank End			
			This field specifies Horizontal Blank End position relative to the horizontal active display start.			
			Restriction			
			The minimum horizontal blank size is 32 pixels. For HDMI Audio transmission the minimum is 138 pixels. This register must always be programmed to the same value as the Horizontal Total.			



TRANS_HBLANK			
15:13	Reserved		
12:0	Horizontal Blank Start This field specifies the Horizontal Blank Start position relative to the horizontal active display start.		
	Restriction		
	This register must always be programmed to the same value as the Horizontal Active.		



TRANS_HSYNC

TRANS_HSYNC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60008h-6000Bh

Name: Transcoder A Horizontal Sync

ShortName: TRANS_HSYNC_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61008h-6100Bh

Name: Transcoder B Horizontal Sync

ShortName: TRANS_HSYNC_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62008h-6200Bh

Name: Transcoder C Horizontal Sync

ShortName: TRANS_HSYNC_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F008h-6F00Bh

Name: Transcoder EDP Horizontal Sync

ShortName: TRANS_HSYNC_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord Bit Description



		TRAN	S_HSYNC	
0	31:29	Reserved		
		Format:	MBZ	
	28:16	Horizontal Sync End This field specifies the Horizontal Sync End position relative to the horizontal active display start. It is programmed with HorizontalActive+FrontPorch+Sync-1		
			Restriction	
		This value must be greater than the horizontal sync start and less than Horizontal Total.		
	15:13	Reserved		
		Format:	MBZ	
	12:0		Iorizontal Sync Start This field specifies the Horizontal Sync Start position relative to the horizontal active display tart. It is programmed with HorizontalActive + FrontPorch - 1	
	Restriction			
		This value must be greater than Hon horizontal blank start and horizonta	zontal Active. In HDMI modes the minimum gap between sync start is 16 pixels.	



TRANS HTOTAL

TRANS_HTOTAL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60000h-60003h

Name: Transcoder A Horizontal Total

ShortName: TRANS_HTOTAL_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61000h-61003h

Name: Transcoder B Horizontal Total

ShortName: TRANS_HTOTAL_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62000h-62003h

Name: Transcoder C Horizontal Total

ShortName: TRANS_HTOTAL_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6E000h-6E003h

Name: Transcoder WD0 Horizontal Total

ShortName: TRANS_HTOTAL_WD0

Valid Projects:

Power: PG2 Reset: soft

Address: 6F000h-6F003h

Name: Transcoder EDP Horizontal Total

ShortName: TRANS_HTOTAL_EDP

Valid Projects:

Power: PG1 Reset: soft



		TRANS_HTOTAL	
		Restriction	
This reg	jister sl	nould not be changed while the transcoder or port are enal	oled.
DWord	Bit	Description	
0	31:29	Reserved	
		Format:	MBZ
	28:16	This field specifies Horizontal Total size. This should be equal to the sum of the horizontal active and the horizontal blank sizes. This field is programmed to the number of pixels desired minus one. This field is ignored by WD transcoders.	
		Restriction This register must always be programmed to the same va	lue as the Horizontal Blank End.
	15:13	Reserved	
		Format:	MBZ
	12:0	Horizontal Active This field specifies Horizontal Active Display size. The first considered pixel number 0. This field is programmed to the Restriction	
		The minimum horizontal active display size is 64 pixels. In pixels. This register must always be programmed to the sa Start.	



TRANS MSA MISC

TRANS_MSA_MISC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60410h-60413h

Name: Transcoder A MSA Misc

ShortName: TRANS_MSA_MISC_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61410h-61413h

Name: Transcoder B MSA Misc ShortName: TRANS_MSA_MISC_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62410h-62413h

Name: Transcoder C MSA Misc ShortName: TRANS_MSA_MISC_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F410h-6F413h

Name: Transcoder EDP MSA Misc ShortName: TRANS_MSA_MISC_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

There is one instance of this register per each transcoder A/B/C/EDP. This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields. The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.

Programming Notes



		TRANS_MSA_MISC		
See the	Displa	yPort specification for the details on what to program in these fields.		
DWord	Bit	Description		
0	31:16	MSA Unused This field selects the value that will be sent in the DisplayPort MSA unused fields. Programming Notes		
This should be usually programmed with all 0s.				
	15:8	MSA MISC1 This field selects the value that will be sent in the DisplayPort MSA MISC1 field. When TRANS_STEREO3D_CTL bit FS_MSA_MISC1_Drive_En is enabled, hardware will drive MISC1 bits 2:1 (bits 10:9 of this register) with the field sequential stereo 3D left or right eye indication, and any value written to those bits here will be ignored.		
	7:0	MSA MISCO This field selects the value that will be sent in the DisplayPort MSA MISCO field. Restriction Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock and stream clock are synchronous.		



TRANS MULT

TRANS_MULT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 6002Ch-6002Fh

Name: Transcoder A Multiply

ShortName: TRANS_MULT_A

Valid Projects:

Power: PG2 Reset: soft

Address: 6102Ch-6102Fh

Name: Transcoder B Multiply

ShortName: TRANS_MULT_B

Valid Projects:

Power: PG2 Reset: soft

Address: 6202Ch-6202Fh

Name: Transcoder C Multiply

ShortName: TRANS_MULT_C

Valid Projects:

Power: PG2 Reset: soft

Description

There is one instance of this register for each transcoder A/B/C.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit	Description
0	31:3	Reserved



TRANS_MULT						
2:0	Multiplier					
	This field specifies the	This field specifies the data multiplier value used by HDMI and DVI.				
	Value	Name	Description			
	000b	X1	Multiply by 1			
	001b	X2	Multiply by 2			
	011b	X4	Multiply by 4			
	Others	Reserved	Reserved			



TRANS SPACE

TRANS_SPACE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W

Size (in bits): 32

Address: 60024h-60027h

Name: Transcoder A Space

ShortName: TRANS_SPACE_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61024h-61027h

Name: Transcoder B Space

ShortName: TRANS_SPACE_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62024h-62027h

Name: Transcoder C Space ShortName: TRANS_SPACE_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F024h-6F027h

Name: Transcoder EDP Space
ShortName: TRANS_SPACE_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord Bit Description



	TRANS_SPACE				
0	31:12	Reserved			
	11:0	Vertical Active Space This field specifies Stereo 3D Vertical Active space. This determines the number of constant pixel value lines inserted between the left and right eye active video regions in the stereo 3D stacked frame mode. This field will only be used when the transcoder is in the stereo 3D stacked frame mode. This field should usually be programmed to be the same as the width of the vertical blank.			



TRANS_STEREO3D_CTL

TRANS_STEREO3D_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x04000000

Access: R/W Size (in bits): 32

Address: 70020h-70023h

Name: Transcoder A Stereo 3D Control

ShortName: TRANS_STEREO3D_CTL_A

Valid Projects:

Power: PG2 Reset: soft

Address: 71020h-71023h

Name: Transcoder B Stereo 3D Control

ShortName: TRANS_STEREO3D_CTL_B

Valid Projects:

Power: PG2 Reset: soft

Address: 72020h-72023h

Name: Transcoder C Stereo 3D Control

ShortName: TRANS_STEREO3D_CTL_C

Valid Projects:

Power: PG2 Reset: soft

Address: 7F020h-7F023h

Name: Transcoder EDP Stereo 3D Control

ShortName: TRANS_STEREO3D_CTL_EDP

Valid Projects:

Power: PG1 Reset: soft

There is one instance of this register format per each transcoder A/B/C/EDP. This register is sampled one line before vertical blank.

DWord Bit Description



TRANS STEREO3D CTL

0 31 Transcoder S3D Enable

This bit enables the stereo 3D modes on this transcoder. Updates will take place at the start of the next vertical blank.

Value	Name
0b	Disable
1b	Enable

Restriction

These modes are only for use with DisplayPort, HDMI, and DVI. HDMI/DVI: Stereo 3D can only be enabled with a mode set. It must be enabled before transcoder and port are enabled. It must be disabled after transcoder is disabled. DisplayPort: Stereo 3D can be enabled and disabled with a mode set, like HDMI and DVI, or it can be enabled after an enable mode set is complete and disabled prior to a disable mode set. VGA display modes, interlaced modes, SRD/PSR, WD, and frame buffer compression (FBC) do not work with stereo 3D. The left surface base address registers for the planes going to this transcoder must be programmed with valid addresses prior to enabling stereo 3D.

30:29 Reserved

28:27 **S3D Mode**

This field selects between the stereo 3D modes. The stacked buffer mode combines both stereo 3D fields (left and right eye images) into a single tall frame with the left eye image on top, then a programmable space of black lines, then the right eye image on the bottom. The field sequential mode sends one stereo 3D field (left or right eye image) out per frame. This mode is only for use with DisplayPort. Field sequential hardware controlled mode automatically toggles between left and right eye at the start of each vertical blank. The starting field is selected using the FS_Field_Ctl register bit. Field sequential software controlled mode will manually select left or right eye using the FS_Field_Ctl register bit.

Value	Name	Description
00b	FS HW Auto	Hardware controlled auto-toggle between left and right eye on each vertical blank.
01b	FS SW Manual	Software controlled selection between left and right eye
10b	Stacked	Stacked frame mode with both left and right eye images combined in a single tall frame
Others	Reserved	Reserved

Programming Notes

In the stacked frame mode, a vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame.

D	00	tri	cti	0	'n

This field should only be changed when stereo 3D is disabled.



TRANS_STEREO3D_CTL

26 **FS Field Ctl**

The operation of this bit depends on the S3D Mode setting. This field is ignored in the S3D stacked mode. In the field sequential software controlled mode this bit selects the field sequential stereo 3D field (left or right eye). In the field sequential hardware controlled mode this bit selects the field sequential stereo 3D starting field, the field used on the frame when field sequential stereo 3D is enabled. Hardware does not wait for a specific eye when disabling.

Value	ue Name	
0b	Right Eye	
1b	Left Eye [Default]	

Restriction

The starting field must be set to the left eye for FS HW Auto usage.

25 **Reserved**

Format: MBZ

24 S3D Current Field

Access: RO

This read only bit indicates the current stereo 3D field (left or right eye). This bit should be ignored when stereo 3D is not enabled.

Value	Name
0b	Right Eye
1b	Left Eye

23 FS MSA MISC1 Drive En

This bit enables hardware to drive the MSA MISC1 bits 2:1 with the internal field sequential stereo 3D left/right eye field indication. Hardware will drive 00 when field sequential 3D stereo mode is not enabled, 01 when enabled and the upcoming video frame is the right eye, 11 when enabled and the upcoming video frame is the left eye. This is based on the internal left/right indication which could be either generated by hardware in the HW auto mode or by software in the SW manual mode. FS_MSA_Drive_Invert can be programmed to invert the left and right eye selection in the MSA. When this bit is disabled, software may manually program TRANS_MSA_MISC to set MISC1 bits 2:1.

Value	Name	Description
0b	Disable	Disable hardware driving MSA MISC1 bits 2:1. Allow software to manually
		program MSA MISC1 bits 2:1 through TRANS_MSA_MISC.
1b	Enable	Enable hardware to drive MSA MISC1 bits 2:1 for stereo 3D.

Restriction

This field should only be changed when stereo 3D is disabled and should not be enabled for the stacked frame mode.

22 Reserved



TRANS_STEREO3D_CTL					
	21:0	Reserved			
		Format:	MBZ		



TRANS VBLANK

TRANS VBLANK

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60010h-60013h

Name: Transcoder A Vertical Blank

ShortName: TRANS_VBLANK_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61010h-61013h

Name: Transcoder B Vertical Blank

ShortName: TRANS_VBLANK_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62010h-62013h

Name: Transcoder C Vertical Blank

ShortName: TRANS_VBLANK_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F010h-6F013h

Name: Transcoder EDP Vertical Blank

ShortName: TRANS_VBLANK_EDP

Valid Projects:

Power: PG1 Reset: soft

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

 DWord
 Bit
 Description

 0
 31:29
 Reserved



	TRANS_VBLANK					
	28:16	Vertical Blank End This field specifies Vertical Blank End position relative to the vertical active display start.				
		Restriction				
		This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines.				
-	15:13	Reserved				
	12:0	Vertical Blank Start This field specifies the Vertical Blank Start position relative to the vertical active display start. Restriction				
		This register must always be programmed to the same value as the Vertical Active.				



TRANS VSYNC

TRANS_VSYNC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60014h-60017h

Name: Transcoder A Vertical Sync

ShortName: TRANS_VSYNC_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61014h-61017h

Name: Transcoder B Vertical Sync

ShortName: TRANS_VSYNC_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62014h-62017h

Name: Transcoder C Vertical Sync

ShortName: TRANS_VSYNC_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F014h-6F017h

Name: Transcoder EDP Vertical Sync

ShortName: TRANS_VSYNC_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord Bit Description



		TRANS_VSYNC		
0	31:29	Reserved		
	28:16	Vertical Sync End This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1		
Restriction This value must be greater than the vertical sync start and less than Vertical Total.				
	12:0	Vertical Sync Start This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1		
		Restriction		
		This value must be greater than Vertical Active.		



TRANS_VSYNCSHIFT

TRANS VSYNCSHIFT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60028h-6002Bh

Name: Transcoder A Vertical Sync Shift

ShortName: TRANS_VSYNCSHIFT_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61028h-6102Bh

Name: Transcoder B Vertical Sync Shift

ShortName: TRANS_VSYNCSHIFT_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62028h-6202Bh

Name: Transcoder C Vertical Sync Shift

ShortName: TRANS_VSYNCSHIFT_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F028h-6F02Bh

Name: Transcoder EDP Vertical Sync Shift

ShortName: TRANS_VSYNCSHIFT_EDP

Valid Projects:

Power: PG1 Reset: soft

Description

There is one instance of this register for each transcoder A/B/C/EDP.

Restriction

This register should not be changed while the transcoder or port are enabled.

DWord Bit Description



TRANS_VSYNCSHIFT					
0	31:13	Reserved			
	12:0	Second Field VSync Shift This value specifies the vertical sync alignment for the start of the interlaced second field, expressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is programmed to an interlaced mode. Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed = horizontal sync start - floor[horizontal total / 2] Calculate using the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers. This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.			



TRANS VTOTAL

TRANS_VTOTAL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 6000Ch-6000Fh

Name: Transcoder A Vertical Total

ShortName: TRANS_VTOTAL_A

Valid Projects:

Power: PG2 Reset: soft

Address: 6100Ch-6100Fh

Name: Transcoder B Vertical Total

ShortName: TRANS_VTOTAL_B

Valid Projects:

Power: PG2 Reset: soft

Address: 6200Ch-6200Fh

Name: Transcoder C Vertical Total

ShortName: TRANS_VTOTAL_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6E00Ch-6E00Fh

Name: Transcoder WD0 Vertical Total

ShortName: TRANS_VTOTAL_WD0

Valid Projects:

Power: PG2 Reset: soft

Address: 6F00Ch-6F00Fh

Name: Transcoder EDP Vertical Total

ShortName: TRANS_VTOTAL_EDP

Valid Projects:

Power: PG1 Reset: soft



		TRANS_VTOTAL
		Restriction
This reg	ister sh	nould not be changed while the transcoder or port are enabled.
DWord	Description	
0	31:29	Reserved
	28:16	Vertical Total This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus one. For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. Both even and odd vertical totals are supported. This field is ignored by WD transcoders. Restriction
	15:13	This register must always be programmed to the same value as the Vertical Blank End. Reserved
	12	Reserved
	11:0	Vertical Active This field specifies Vertical Active Display size. The first vertical active display line is considered line number 0. This field is programmed to the number of lines desired minus one. Restriction
		When using the internal panel fitting logic, the minimum vertical active area must be seven lines. This register must always be programmed to the same value as the Vertical Blank Start.



TRNULLDETCT

REG_TEMPLATE - TRNULLDETCT						
Register	Space	e: MMI	O: 0/2/0			
Source:		BSpe	С			
Default \	/alue:	0x000	000000			
Size (in b	its):	32				
Address:		04DE	8h			
Name:		Tiled	Resources N	Null Tile Detection Register		
ShortName: TRNULLDETCT						
DWord	Bit		Description			
0	31:0	Null Tile De	File Detection Value			
		Access:	ess: R/W			
		Value	alue Name Description			
		00000000h	[Default]	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles.		
			Hardware will flag each entry and space behind it as Null Tile for matched entries.			



		UCGCTL1 - Unit Level Clock	Gati	ng Control 1
Register	Spa	ice: MMIO: 0/2/0		
Source:		BSpec		
Default Value:		e: 0x02F00000		
Size (in b	oits):	: 32		
Address:		09400h		
Unit Lev	el Cl	ock Gating Control Registers.		
DWord	Bit	Descript	ion	
0	31	Sarbunit Clock Gating Disable		
		Access:		R/W
		SARB unit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated v functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, a		
	30	IEFunit Clock Gating Disable		
		Access:		R/W
		IEFunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated v functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, a		,
	29	IECPunit Clock Gating Disable		
		Access:		R/W
		IECPunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated v functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, a		, ,
	28	ICunit Clock Gating Disable		
		Access:		R/W
		ICunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated v functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, a		



27	HIZunit Clock Gating Disable				
	Access:	R/W			
	HIZunit Clock Gating Disable Control:				
	_	n be gated when they are not required to toggle fo			
	functionality)	a ta calla a churu A			
	'1' : Clock Gating Disabled. (i.e., clocks are	e toggiing, aiways)			
26	GWunit Clock Gating Disable				
	Access:	R/W			
	GWunit Clock Gating Disable Control:	'			
	'0' : Clock Gating Enabled. (i.e., clocks can	n be gated when they are not required to toggle fo			
	functionality)				
	'1' : Clock Gating Disabled. (i.e., clocks are	e toggling, always)			
25	GTIunit Clock Gating Disable				
	Default Value:	1b			
	Access:	R/W			
	GTI Units Clock Gating Disable Control:	1			
		n be gated when they are not required to toggle fo			
	functionality)				
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
24	GSunit Clock Gating Disable				
	Access:	R/W			
	GSunit Clock Gating Disable Control:				
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for				
	functionality)				
	'1' : Clock Gating Disabled. (i.e., clocks are	e toggling, always)			
23	GPMunit Clock Gating Disable				
	Default Value:	1b			
	Access:	R/W			



22	GAMunit Clock Gating Disable				
	Default Value:	1b			
	Access:	R/W			
	GAMunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be ga	ated when they are not required to toggle f			
	functionality) '1': Clock Gating Disabled. (i.e., clocks are togg	ling, always)			
21	GACunit Clock Gating Disable				
	Default Value:	1b			
	Access:	R/W			
	GACunit Clock Gating Disable Control:				
	'0' : Clock Gating Enabled. (i.e., clocks can be gatfunctionality)	ated when they are not required to toggle f			
	'1' : Clock Gating Disabled. (i.e., clocks are togg	ling, always)			
20	GABunit Clock Gating Disable				
	Default Value:	1b			
	Access:	R/W			
	GABunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				
19	FTunit Clock Gating Disable				
	Access:	R/W			
	FTunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				
18	FLunit Clock Gating Disable				
	Access:	R/W			
	FLunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				

Command Reference: Registers



UCGCTL1 - Unit Level Clock Gating Control 1

17 EU_FPUunit Clock Gating Disable

Access: R/W

EU_FPUunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

16 **EU_TCunit Clock Gating Disable**

Access: R/W

EU_TCunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

15 **EU_EMunit Clock Gating Disable**

Access: R/W

EU_EMunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

14 EU_GAunit Clock Gating Disable

Access: R/W

EU_GAunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

13 **EUunit Clock Gating Disable**

Access: R/W

EUunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

12 | SVLunit Clock Gating Disable

Access: R/W

SVLunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL1 - Unit Level Clock Gating Control 1

11 DTunit Clock Gating Disable	е
----------------------------------	---

Access: R/W

DTunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

10 **DMunit Clock Gating Disable**

Access: R/W

DMunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

Errata: DevSKL-A0: Unit level Clock gating in DM cannot be enabled.

SW WA: DevSKL-A0: Disable Unit level clock gating in DMunit by setting bit #10 in UCGCTL1 register.

9 **DGunit Clock Gating Disable**

Access: R/W

DGunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

8 DAPunit Clock Gating Disable

Access: R/W

DAPunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

7 | CSunit Clock Gating Disable

Access: R/W

CSunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL1 - Unit Level Clock Gating Control 1

6 | CLunit Clock Gating Disable

Access: R/W

CLunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

5 **BLBunit Clock Gating Disable**

Access: R/W

BLBunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

4 | BFunit Clock Gating Disable

Access: R/W

BFunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

3 BDunit Clock Gating Disable

Access: R/W

BDunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

2 **BCSunit Clock Gating Disable**

Access: R/W

BCSunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

1 AVSunit Clock Gating Disable

Access: R/W

AVSunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL1 - Unit Level Clock Gating Control 1

0 | SPARE RAM Clock Gating Disable

Access: R/W

SPARE RAM Clock Gating Disable Control:

'0': RAM Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

Command Reference: Registers



		UCGCTL2 - Unit Level Cloc	k Gating Control 2			
Register	Spa	ce: MMIO: 0/2/0				
Source:		BSpec				
Default Value:		e: 0x00000000				
Size (in b	oits):	32				
Address:		09404h				
Unit Leve	el Clo	ock Gating Control Registers.				
DWord	Bit	Descri	ption			
0	31	VFunit Clock Gating Disable				
		Access:	R/W			
		VFunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				
	30	VDSunit Clock Gating Disable				
		Access:	R/W			
		VDSunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling)	,			
	29	VDIunit Clock Gating Disable				
		Access:	R/W			
		VDlunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling)	,			
	28	VCSunit Clock Gating Disable				
		Access:	R/W			
		VCSunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gate functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling)	,			



UCGCTL2 - Unit Level Clock Gating Control 2 DTOunit Clock Gating Disable Access: R/W DTOunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 26 VCPunit Clock Gating Disable R/W Access: VCPunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 25 **VCDunit Clock Gating Disable** Access: R/W VCDunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 24 URBMunit Clock Gating Disable Access: R/W URBMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 23 **TSGunit Clock Gating Disable** Access: R/W TSGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 22 | TDLunit Clock Gating Disable R/W Access: TDLunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)

Command Reference: Registers



UCGCTL2 - Unit Level Clock Gating Control 2

21 **TDSunit Clock Gating Disable**

Access: R/W

TDSunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

Programming note: To work around a clock gating issue for A0-D0, the clock gating disable must be set to a 1 unless the offset h229c bit 11, Replay Mode, is set to 0, mid-cmdbuffer preemption Clock gating on tdsunit cannot be disabled or set to 1

20 | SVSMunit Clock Gating Disable

Access: R/W

SVSMunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

19 SVGunit Clock Gating Disable

Access: R/W

SVGunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

18 | **SOunit Clock Gating Disable**

Access: R/W

SOunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

17 | Slunit Clock Gating Disable

Access: R/W

Slunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

16 | SFunit Clock Gating Disable

Access: R/W

SFunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



	UCGCTL2 - Unit Leve	l Clock Gating Control 2		
15	SECunit Clock Gating Disable			
	Access:	R/W		
	SECunit Clock Gating Disable Control:			
	_	n be gated when they are not required to toggle fo		
	functionality)	, 35		
	'1' : Clock Gating Disabled. (i.e., clocks a	re toggling, always)		
14	SCunit Clock Gating Disable			
	Access:	R/W		
	SCunit Clock Gating Disable Control:	·		
	'0' : Clock Gating Enabled. (i.e., clocks ca	n be gated when they are not required to toggle fo		
	functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks a	re toggling, always)		
13	RCZunit Clock Gating Disable			
	Access:	R/W		
	RCZunit Clock Gating Disable Control:			
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks a	re toggling, always)		
12	RCPBunit Clock Gating Disable			
	Access:	R/W		
	RCPBunit Clock Gating Disable Control:			
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
11	RCCunit Clock Gating Disable			
	Access:	R/W		
	RCCunit Clock Gating Disable Control:			
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
10	QCunit Clock Gating Disable			
	Access:	R/W		
	QCunit Clock Gating Disable Control:	<u></u>		
	_	n be gated when they are not required to toggle for		
	functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks a	re toggling, always)		

Command Reference: Registers



UCGCTL2 - Unit Level Clock Gating Control 2

9 PSDunit Clock Gating Disable

Access: R/W

PSDunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

8 PLunit Clock Gating Disable

Access: R/W

PLunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

7 MTunit Clock Gating Disable

Access: R/W

MTunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

6 MPCunit Clock Gating Disable

Access: R/W

MPCunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

5 **TDGunitClock Gating Disable**

Access: R/W

TDGunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

4 MSCunit Clock Gating Disable

Access: R/W

MSCunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL2 - Unit Level Clock Gating Control 2 TEunit Clock Gating Disable R/W Access: **TEunit Clock Gating Disable Control:** '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **TETGunit Clock Gating Disable** R/W Access: **TETGunit Clock Gating Disable Control:** '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **MAunit Clock Gating Disable** Access: R/W MAunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **IZunit Clock Gating Disable** Access: R/W IZunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



		UCGCTL3 - Unit Level Clo	ck Gating Control 3			
Register	Spa	ce: MMIO: 0/2/0				
Source:		BSpec				
Default Value:		e: 0x04000000				
Size (in b	oits):	32				
Address:		09408h				
Unit Lev	el Cl	ock Gating Control Registers.				
DWord	Bit	Des	cription			
0	31	Flunits 2nd Clock Gating Disable				
		Access:	R/W			
		Flunits 2nd Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				
	30	SVRRunit Clock Gating Disable				
		Access:	R/W			
		SVRRunits' Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				
	29	VCRunit Clock Gating Disable				
		Access:	R/W			
		VCRunits' Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gatunctionality) '1': Clock Gating Disabled. (i.e., clocks are togg	, , ,			
	28	EDTunit Clock Gating Disable				
		Access:	R/W			
		EDTunits' Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gatunctionality) '1': Clock Gating Disabled. (i.e., clocks are togg				



27	VClunit Clock Gating Disable		
	Access:	R/W	
	VClunits' Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks ca	n be gated when they are not required to toggle for	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
26	2x Assign fub XOR Clock Gating Disab	le	
	Default Value:	1b	
	Access:	R/W	
	2x Assign fub XOR Clock Gating Disable	Control:	
	'0' : 2x Assign fub XOR Clock Gating Enal	oled. (i.e., clocks can be gated when they are not r	
	to toggle for functionality)		
	'1' : 2x Assign fub XOR Clock Gating Disa	bled. (i.e., clocks are toggling, always)	
25	HSunit Clock Gating Disable		
	Access:	R/W	
	HSunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
24	SOLunit Clock Gating Disable		
	Access:	R/W	
	SOLunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
23	QRCunit Clock Gating Disable		
	Access:	R/W	
	QRCunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
22	MSPBISTunit Clock Gating Disable		
	Access:	R/W	
	MSPBISTunit Clock Gating Disable Control:		
		oı: n be gated when they are not required to toggle f	



UCGCTL3 - Unit Level Clock Gating Control 3

21 **BSPunit Clock Gating Disable**

Access: R/W

BSPunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

20 **OACSunit Clock Gating Disable**

Access: R/W

OACSunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

19 | SBEunit Clock Gating Disable

Access: R/W

SBEunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

18 **BCunit Clock Gating Disable**

Access: R/W

BCunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

17 WMBE Clock Gating Disable

Access: R/W

WMBEunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

16 WMFEunit Clock Gating Disable

Access: R/W

WMFEunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



15	VSCunit Clock Gating Disable		
	Access:	R/W	
	VSCunit Clock Gating Disable Control:	1,4,1,	
	9	be gated when they are not required to toggle for	
	functionality)	be gated when they are not required to toggie for	
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
14	NOAunit Clock Gating Disable		
	Access:	R/W	
	NOAunit Clock Gating Disable Control:	,	
	3	be gated when they are not required to toggle for	
	functionality)	, , , , ,	
	'1' : Clock Gating Disabled. (i.e., clocks are	toggling, always)	
13	USBunit Clock Gating Disable		
	Access:	R/W	
	USBunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
12	STCunit Clock Gating Disable		
	Access:	R/W	
	STCunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
11	VSunit Clock Gating Disable		
	Access:	R/W	
	VSunit Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
10	VOPunit Clock Gating Disable		
	Access:	R/W	
	VOPunit Clock Gating Disable Control:	1	
	3	be gated when they are not required to toggle for	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		

Doc Ref # IHD-OS-SKL-Vol 2c-05.16



UCGCTL3 - Unit Level Clock Gating Control 3

9 VMXunit Clock Gating Disable

Access: R/W

VMXunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

8 VMEunit Clock Gating Disable

Access: R/W

VMEunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

7 VMDunit Clock Gating Disable

Access: R/W

VMDunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

6 VMCunit Clock Gating Disable

Access: R/W

VMCunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

5 VLFunit Clock Gating Disable

Access: R/W

VLFunit Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

4 VITunit Clock Gating Disable

Access: R/W

VITunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL3 - Unit Level Clock Gating Control 3 VIPunit Clock Gating Disable R/W Access: VIPunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **VINunit Clock Gating Disable** R/W Access: VINunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **VFTunit Clock Gating Disable** Access: R/W VFTunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **VFEunit Clock Gating Disable** Access: R/W VFEunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



		UCGCTL4 - Unit Level Clock Gatir	ng Control 4	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x00F80003		
Size (in bits):		32		
		0940Ch		
Unit Leve	el Clocl	k Gating Control Registers.		
DWord	Bit	Description		
0	31:30	Reserved		
		Access:	RO	
		rsvd		
	29	GAFSRRB unit Clock Gate Disable		
		Access:	R/W	
		GAFSRRB units Clock Gating Disable Control:		
		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
		functionality)	-	
		'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
	28	RAMDFT units Clock Gate Disable		
		Access:	R/W	
functionality)		'0' : Clock Gating Enabled. (i.e., clocks can be gated when t		
	27	L3 CBR 2x Clock Gate Disable		
		Access:	R/W	
		L3 CBR units 2x Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
	26	L3 CBR 1x Clock Gate Disable		
		Access:	R/W	
L3 CBR units 1x Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)				



		Clock Gating Control 4	
25	L3 BANK 2x Clock Gate Disable		
	Access:	R/W	
	L3 BANK units 2x Clock Gating Disable (Control:	
		an be gated when they are not required to toggle	for
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks a	are toggling, always)	
24	L3 BANK 1x Clock Gate Diable		
	Access:	R/W	
	L3 BANK units 1x Clock Gating Disable (Control:	
	_	an be gated when they are not required to toggle	for
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks a	are toggiing, aiways)	
23	MBGFunit Clock Gate Disable		
	Default Value:	1b	
	Access:	R/W	
	MBGFunits Clock Gating Disable Control:		
	INIDGRUTHIS CIOCK Gatting Disable Control	l:	
	'0' : Clock Gating Enabled. (i.e., clocks c	il: an be gated when they are not required to toggle	for
	'0' : Clock Gating Enabled. (i.e., clocks c functionality)	an be gated when they are not required to toggle	for
	'0' : Clock Gating Enabled. (i.e., clocks c	an be gated when they are not required to toggle	for
22	'0' : Clock Gating Enabled. (i.e., clocks c functionality)	an be gated when they are not required to toggle	for
22	'0' : Clock Gating Enabled. (i.e., clocks of functionality) '1' : Clock Gating Disabled. (i.e., clocks a	an be gated when they are not required to toggle	for
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks at MSQDunit 2x Clock Gate Disable	an be gated when they are not required to toggle are toggling, always)	for
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of the control of the con	an be gated when they are not required to toggle are toggling, always) 1b R/W	for
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of states) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable (0': Clock Gating Enabled. (i.e., clocks of states)	an be gated when they are not required to toggle are toggling, always) 1b R/W	
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of states) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable ('0': Clock Gating Enabled. (i.e., clocks of functionality)	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle	
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of states) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable (0': Clock Gating Enabled. (i.e., clocks of states)	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle	
22	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of states) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable ('0': Clock Gating Enabled. (i.e., clocks of functionality)	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle	
	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks at the second of the second	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle	
	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable (0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality)	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle are toggling, always)	
	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable (i.e., clocks of functionality) '1': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit Clock Gate Disable Default Value:	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle are toggling, always) 1b R/W	
	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable of functionality) '1': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit Clock Gate Disable Default Value: Access: MSQD units 1x Clock Gating Disable Corol': Clock Gating Enabled. (i.e., clocks of functionality)	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle are toggling, always) 1b R/W	for
	'0': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit 2x Clock Gate Disable Default Value: Access: MSQD units cu2x Clock Gating Disable of functionality) '1': Clock Gating Enabled. (i.e., clocks of functionality) '1': Clock Gating Disabled. (i.e., clocks of functionality) MSQDunit Clock Gate Disable Default Value: Access: MSQD units 1x Clock Gating Disable Co	an be gated when they are not required to toggle are toggling, always) 1b R/W Control: an be gated when they are not required to toggle are toggling, always) 1b R/W ntrol: an be gated when they are not required to toggle	for



	UCGCTL4 - Unit Level Cloc	k Gating Control 4	
20	MISDunits 2x Clock Gate Disable		
	Default Value:	1b	
	Access:	R/W	
	MISDunits cu2x Clock Gating Disable Control:	· · · · · · · · · · · · · · · · · · ·	
	'0' : Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle for	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are togg	lling, always)	
19	MISDunit Clock Gate Disable		
	Default Value:	1b	
	Access:	R/W	
	MISDunits 1x Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle for	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are togg	lling, always)	
18	GAFMunit Clock Gate Disable		
	Access:	R/W	
	GAFMunit' Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
17	GAPCunit Clock Gate Disable		
	Access:	R/W	
	GAPCunits Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
	1 . Clock Gating Disabled. (i.e., clocks are toggling, always)		
16	GAPZunit Clock Gate Disable		
	Access:	R/W	
	GAPZunits' Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
	1 . Clock Gating Disabled. (i.e., clocks are toggling, always)		
15	GAPL3unit Clock Gate Disable		
	Access:	R/W	
	GAPL3 units' Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle for	
	functionality)	dia a aluman	
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		



		ck Gating Control 4	
14			
	Access:	R/W	
	GAFSunits' Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be	gated when they are not required to toggle for	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
13	GAHSunit Clock Gate Disable		
	Access:	R/W	
	GAHSunits' Clock Gating Disable Control:		
	_	gated when they are not required to toggle for	
	functionality)	1.	
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
12	VISunit Clock Gate Disable		
	Access:	R/W	
	VISunits' Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
11	VACunit Clock Gate Disable		
	Access:	R/W	
	VACunits' Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
		gated when they are not required to toggle for	
	functionality)		
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable	gling, always)	
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access:		
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control:	gling, always)	
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be	gling, always)	
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality)	gling, always) R/W gated when they are not required to toggle for	
10	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be	gling, always) R/W gated when they are not required to toggle for	
9	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality)	gling, always) R/W gated when they are not required to toggle for	
	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are tog	gling, always) R/W gated when they are not required to toggle for	
	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VADuit Clock Gating Disable Access: VADunits Clock Gating Disable Control:	R/W gated when they are not required to toggle for gling, always) R/W	
	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VADuit Clock Gating Disable Access: VADunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be	R/W gated when they are not required to toggle for gling, always) R/W	
	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VAMunit Clock Gate Disable Access: VAMunits Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are tog VADuit Clock Gating Disable Access: VADunits Clock Gating Disable Control:	R/W gated when they are not required to toggle for gling, always) R/W R/W gated when they are not required to toggle for	



	UCGCTL4 - Unit Level Cl	ock Gating Control 4	
8	JPGunit Clock Gating Disable		
	Access:	R/W	
	JPGunits Clock Gating Disable Control:		
	_	be gated when they are not required to toggle for	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
7	VBPunits Clock Gating Disable		
	Access:	R/W	
	VBPunits Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can b	pe gated when they are not required to toggle for	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are t	toggling, always)	
6	VHRunit Clock Gating Disable		
	Access:	R/W	
	VHRunits Clock Gating Disable Control:	·	
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are t	toggling, always)	
5	VID4 VINunit Clock Gating Disable		
	Access:	R/W	
	VID4 VINunits' Clock Gating Disable Contro	ol:	
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
4	VID3 VINunit Clock Gating Disable		
	Access:	R/W	
	VID3 VINunits' Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
3	VID2 VINunit Clock Gating Disable		
,	Access:	R/W	
J	7 (6 (6 (5)	Ι ()	
J	VID2 VINunits' Clock Gating Disable Contro		
3	VID2 VINunits' Clock Gating Disable Contro '0' : Clock Gating Enabled. (i.e., clocks can be	ol:	
3	VID2 VINunits' Clock Gating Disable Contro	ol: oe gated when they are not required to toggle for	



	UCGCTL4 - Unit Level Clock Gating Control 4				
2	VID1 VINunit Clock Gating Disable				
	Access:	R/W			
	VID1 VINunits' Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated wh functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alw	bled. (i.e., clocks can be gated when they are not required to toggle for			
1:	MSQCunit Clock Gating Disable				
	Default Value:	11b			
	Access:	R/W			
	MSQCunits' Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated wh functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alw	, , ,			



		UCGCTL5 - Unit Level Clock	k Gating Control 5
Register	Spa	ice: MMIO: 0/2/0	
Source:		BSpec	
Default Value:		e: 0x00000000	
Size (in bits): 32		: 32	
Address:	•	09418h	
Unit Clo	ck G	ating Control Register 5.	
DWord	Bit	Description	
0	31	VCOPunit clock gating disable bit	
		Access:	R/W
		WVCOP units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling)	, , , , , , , , , , , , , , , , , , , ,
	30	VMBunit clock gate disable bit	
		Access:	R/W
		VMB units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	
	29	VDMunit clock gate disable bit	
		Access:	R/W
		VDM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	
	28	L3BANK unit cuclkgating disable bit	
		Access:	R/W
L3bank units cuclk Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			



UCGCTL5 - Unit Level Clock Gating Control 5 L3BANK cu2x clock gate disable bit Access: R/W L3BANK units cu2x Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks 26 LNIunit clock gate disable bit R/W Access: LNI units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 25 LNEUNIT clock gate disable bit R/W Access: LNE units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 24 VVPunit clock gate disable bit Access: R/W VVP units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 23 WVFT unit clock gate disable bits Access: R/W WVFT units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 22 WBPS unit clock gate disable bit R/W Access: WBPS units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



UCGCTL5 - Unit Level Clock Gating Control 5

21 WVMX unit clock gate disable bit

Access: R/W

WVMX units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

20 WVIP unit clock gate disable bit

Access: R/W

WVIP unit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

19 WVIT unit clock gate disable bit

Access: R/W

WVIT units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

18 WVIS unit clock gate disable

Access: R/W

WVIS units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

17 RPM units clock gate disable

Access: R/W

RPM units Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

16 OASC unit clock gating disable

Access: R/W

OASC units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



15	VECS unit clock gate disable			
	Access:	R/W		
	VECS units Clock Gating Disable Control:	,		
	1	e gated when they are not required to toggle fo		
	functionality)	garea men meg are metrequieu te teggie re		
	'1' : Clock Gating Disabled. (i.e., clocks are to	oggling, always)		
14	GAHSV unit clock gate disable			
	Access:	R/W		
	GAHSV units Clock Gating Disable Control:	<u>.</u>		
	'0' : Clock Gating Enabled. (i.e., clocks can be	e gated when they are not required to toggle fo		
	functionality)	, , , ,		
	'1' : Clock Gating Disabled. (i.e., clocks are to	oggling, always)		
13	GAHSD unit clock gate disable			
	Access:	R/W		
	GAHSD units Clock Gating Disable Control:	·		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
12	GAV unit's clock gate disable			
	Access:	R/W		
	GAV units Clock Gating Disable Control:			
	'0' : Clock Gating Enabled. (i.e., clocks can be	e gated when they are not required to toggle fo		
	functionality)			
	'1' : Clock Gating Disabled. (i.e., clocks are to	oggling, always)		
11	RSunit's clock gate disable			
	Access:	R/W		
	RW units Clock Gating Disable Control:	,		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for			
	functionality)			
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)			
10	VFW units clock gate disable			
	Access:	R/W		
	VFW units Clock Gating Disable Control:			
		e gated when they are not required to toggle for		
	functionality)			
	'1' · Clock Gating Disabled (i.e. clocks are toggling, always)			



UCGCTL5 - Unit Level Clock Gating Control 5

9 VCW unit's clock gate disable

Access: R/W

VCW units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

8 VEO unit's clock gate disable

Access: R/W

VEO units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

7 VDN unit's clock gate disable

Access: R/W

VDN units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

6 VTQunit's clock gate disable

Access: R/W

VTQunits Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

5 VPRunit's clock gate disable

Access: R/W

VPR units Clock Gating Disable Control:

'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

4 | IMEunit's clock gate disable

Access: R/W

IME units Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL5 - Unit Level Clock Gating Control 5 CREunit clock gate disable R/W Access: CRE units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **GAPSL** unit clock gate disable R/W Access: GAPSL units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) **GAPSU Clock gate disable** Access: R/W GAPSU units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) SPMunit Clock gate disable Access: R/W SPM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



Unit Level Clock Gating Control 6

		UCGCTL6 - Unit Level Clock Gatin	ng Control 6
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default Value:		0x00000000	
Size (in bits): 32		32	
Address:		09430h	
Unit Leve	el Clocl	k Gating Disable bits	
DWord	Bit	Description	
0	31	SPARE 3 clock gate disable	
		Access:	R/W
		they are not required to toggle for	
	30:28	HDCunit clock gate disable	
		Access:	R/W
		HDC units Clock Gating Disable Control: HDCREQ bit 28, It Clock Gating Enabled. (i.e., clocks can be gated when they functionality) '1': Clock Gating Disabled. (i.e., clocks are to	are not required to toggle for
	27	MUCunit clock gate disable	
		Access:	R/W
		MUC units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alway)	
	26	GACVunit cuclk gate disable	
		Access:	R/W
		GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)	,
	25	GACBunit clock gate disable	
		Access:	R/W
GACB units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated wh functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alventions)			,



24	GAPSunit clock gate disable		
	Access:	R/W	
	GAPS units Clock Gating Disable Control:	'	
	'0' : Clock Gating Enabled. (i.e., clocks can be	gated when they are not required to toggle	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are too	ggling, always)	
23	GAMTunit clock gate disable		
	Access:	R/W	
	GAMT units Clock Gating Disable Control:	·	
	'0' : Clock Gating Enabled. (i.e., clocks can be	gated when they are not required to toggle	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are too	ggling, always)	
22	Reserved		
21	OASCREP		
	Access:	R/W	
	OASCREP units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
20	OAADDRunit clock gate disable bit		
	Access:	R/W	
	OAADDR units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	3.		
	functionality) '1': Clock Gating Disabled. (i.e., clocks are tog		
19	3.		
19	'1' : Clock Gating Disabled. (i.e., clocks are tog		
19	'1': Clock Gating Disabled. (i.e., clocks are tog	ggling, always)	
19	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be	ggling, always)	
19	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality)	ggling, always) R/W gated when they are not required to toggle	
19	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be	ggling, always) R/W gated when they are not required to toggle	
	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality)	ggling, always) R/W gated when they are not required to toggle	
19	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are too	ggling, always) R/W gated when they are not required to toggle	
	GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are tog	ggling, always) R/W gated when they are not required to toggle ggling, always)	
	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are too BDMunit clock gate disable Access:	ggling, always) R/W gated when they are not required to toggle ggling, always) R/W	
	'1': Clock Gating Disabled. (i.e., clocks are too GACVunit clock gate disable Access: GACV units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are too BDMunit clock gate disable Access: BDM units Clock Gating Disable Control:	ggling, always) R/W gated when they are not required to toggle aggling, always) R/W	



	GATSunit clock gate disable		
	Access:	R/W	
	GATS units Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle for	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are togg	gling, always)	
16	OATREPunit clock gate disable		
	Access:	R/W	
	OATREP units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle f	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are togg	gling, always)	
15	STunit clock gate disable		
	Access:	R/W	
	ST units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be g	ated when they are not required to toggle f	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
14	SDEunit clock gate disable		
	SDEunit clock gate disable		
	Access:	R/W	
	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functions.	ock Gating Enabled. (i.e., clocks can be gate	
	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for function toggling, always).	ock Gating Enabled. (i.e., clocks can be gate	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functitoggling, always). VIN(VID6) unit clock gate disable	ock Gating Enabled. (i.e., clocks can be gate onality) '1' : Clock Gating Disabled. (i.e., cloc	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functi toggling, always). VIN(VID6) unit clock gate disable Access:	ock Gating Enabled. (i.e., clocks can be gate	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functi toggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control:	ock Gating Enabled. (i.e., clocks can be gate onality) '1' : Clock Gating Disabled. (i.e., cloc R/W	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functi toggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be g	ock Gating Enabled. (i.e., clocks can be gate onality) '1' : Clock Gating Disabled. (i.e., cloc R/W	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functitoggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gfunctionality)	ock Gating Enabled. (i.e., clocks can be gate onality) '1': Clock Gating Disabled. (i.e., clock Gating Disabled. (i.e., clock Gating Disabled.) R/W	
	Access: SDE units Clock Gating Disable Control: '0': Cl when they are not required to toggle for functioggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1': Clock Gating Disabled. (i.e., clocks are toggle)	ock Gating Enabled. (i.e., clocks can be gate onality) '1': Clock Gating Disabled. (i.e., clock Gating Disabled. (i.e., clock Gating Disabled.) R/W	
13	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functioggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be generated functionality) '1' : Clock Gating Disabled. (i.e., clocks are togging VIN(VID5) unit clock gate disable	ock Gating Enabled. (i.e., clocks can be gate onality) '1': Clock Gating Disabled. (i.e., clock Gating Disabled. (i.e., clock Gating Disabled.) R/W atted when they are not required to toggle for gling, always)	
	Access: SDE units Clock Gating Disable Control: '0': Cl when they are not required to toggle for functioggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1': Clock Gating Disabled. (i.e., clocks are togging VIN(VID5) unit clock gate disable Access:	ock Gating Enabled. (i.e., clocks can be gate onality) '1': Clock Gating Disabled. (i.e., clock Gating Disabled. (i.e., clock Gating Disabled.) R/W	
	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functioggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1' : Clock Gating Disabled. (i.e., clocks are toggle) VIN(VID5) unit clock gate disable Access: VIN(VID5) units Clock Gating Disable Control:	R/W R/W R/W R/W R/W R/W R/W	
	Access: SDE units Clock Gating Disable Control: '0': Cl when they are not required to toggle for functitoggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1': Clock Gating Disabled. (i.e., clocks are togging VIN(VID5) unit clock gate disable Access: VIN(VID5) units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gother)	R/W R/W R/W R/W R/W R/W R/W	
	Access: SDE units Clock Gating Disable Control: '0' : Cl when they are not required to toggle for functioggling, always). VIN(VID6) unit clock gate disable Access: VIN(VID6) units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gfunctionality) '1' : Clock Gating Disabled. (i.e., clocks are toggle) VIN(VID5) unit clock gate disable Access: VIN(VID5) units Clock Gating Disable Control:	R/W ated when they are not required to toggle for gling, always) R/W R/W	



	UCGCTL6 - Unit Level Clock	Gating Control 6	
11	WVOPunit clock gate disable		
	Access:	R/W	
	WVOP units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks are toggline	g, always)	
10	WUSB unit clock gate disable		
	Access:	R/W	
	WUSB units Clock Gating Disable Control:	<u> </u>	
	'0': Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling	g, always)	
9	WSECunit clock gate disable		
	Access:	R/W	
	WSEC units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
8	WRSunit clcok gate disable		
	Access:	R/W	
	WRS units Clock Gating Disable Control:	<u></u>	
	'0' : Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo	
	functionality)	· · · · · · · · · · · · · · · · · · ·	
	'1': Clock Gating Disabled. (i.e., clocks are toggline	g, always)	
7	WQRCunit clock gate disable		
	Access:	R/W	
	WQRC units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are toggling	g, always)	
6	WMPC unit level clock gate disable		
	Access:	R/W	
	WMPC units Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gate	d when they are not required to toggle fo	
	functionality)	, 39	
	'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	1 . Clock dating Disabled. (i.e., clocks are toggins	y, aiways)	



	OCCUPIED OTHER ECYCLICION	ck Gating Control 6	
5	WINunit Clock gate disable		
	Access:	R/W	
	WIN units Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be o	gated when they are not required to toggle for	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
4	WIME unit clock gate disable		
	Access:	R/W	
	WIME units Clock Gating Disable Control:		
	'0': Clock Gating Enabled. (i.e., clocks can be o	gated when they are not required to toggle fo	
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
3	WHME unit clock gate disable		
	Access:	R/W	
	WHME units Clock Gating Disable Control:		
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1': Clock Gating Disabled. (i.e., clocks are tog	gling, always)	
2	WAVMunit Clock Gate Disable		
_	WAVIVIUNIT CIOCK Gate Disable		
_	Access:	R/W	
_		R/W	
۷	Access:		
_	Access: WAVM units Clock Gating Disable Control:		
_	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be g	gated when they are not required to toggle fo	
1	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be generated)	gated when they are not required to toggle fo	
	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog)	gated when they are not required to toggle fo	
	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog	gated when they are not required to toggle fo	
	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access:	gated when they are not required to toggle fogling, always)	
	Access: WAVM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of functionality) '1' : Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of functionality)	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fo	
	Access: WAVM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of functionality) '1' : Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of	gated when they are not required to toggle for gling, always) R/W gated when they are not required to toggle for	
	Access: WAVM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of functionality) '1' : Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be of functionality)	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fo	
1	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog)	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fo	
1	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSLunit Clock gating disable	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fogling, always)	
1	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSLunit Clock gating disable Access:	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fogling, always) R/W	
1	Access: WAVM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSHMunit clock gate disable Access: VSHM units Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be of functionality) '1': Clock Gating Disabled. (i.e., clocks are tog) VSLunit Clock gating disable Access: VSL units Clock Gating Disable Control:	gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fogling, always) R/W gated when they are not required to toggle fogling, always)	



Unit Level Clock Gating Control 7

		UCGCTL7 - Unit Level Clock G	ating Control 7
Register	Spa	ice: MMIO: 0/2/0	
Source:		BSpec	
Default Value:		e: 0x00000000	
Size (in bits): 32			
Address:		09434h	
Unit Lev	el Cl	ock Gating Disable bits	
DWord	Bit	Description	ı
0	31	wrcunit Clock Gating Disable	
		Access:	R/W
	en they are not required to toggle for ays)		
	30	mmcdunit Clock Gating Disable	
		Access:	R/W
	mmcdunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated wher functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		,
	29 bfceunit Clock Gating Disable		
		Access:	R/W
		bfceunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated whe functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alw	,
	28	ecpunit Clock Gating Disable	
		Access:	R/W
ecpunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are no functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		'0' : Clock Gating Enabled. (i.e., clocks can be gated whe functionality)	



UCGCTL7 - Unit Level Clock Gating Control 7 vdlunit1 Clock Gating Disable R/W Access: vdlunit1 Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 26 vhmeunit Clock Gating Disable R/W Access: vhmeunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 25 vimeunit Clock Gating Disable R/W Access: vimeunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 24 vcreunit Clock Gating Disable Access: R/W vcreunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 23 vdxunit Clock Gating Disable Access: R/W vdxunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 22 mdcunit Clock Gating Disable R/W Access: mdcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

994



UCGCTL7 - Unit Level Clock Gating Control 7 hpounit Clock Gating Disable Access: R/W hpounit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 20 hrsunit Clock Gating Disable R/W Access: hrsunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 19 | ftunit Clock Gating Disable R/W Access: ftunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 18 | fqunit Clock Gating Disable R/W Access: fqunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hleunit Clock Gating Disable Access: R/W hleunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 16 | hlcunit Clock Gating Disable R/W Access: hlcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



UCGCTL7 - Unit Level Clock Gating Control 7

hhiunit Clock Gating Disable R/W Access: hhiunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 14 | mlfunit Clock Gating Disable R/W Access: mlfunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 13 mmcunit Clock Gating Disable R/W Access: mmcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 12 | mbdunit Clock Gating Disable Access: R/W mbdunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 11 mpdunit Clock Gating Disable Access: R/W

mpdunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

10 mmxunit Clock Gating Disable

R/W Access:

mmxunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



UCGCTL7 - Unit Level Clock Gating Control 7 hedunit Clock Gating Disable Access: R/W hedunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hlfunit Clock Gating Disable R/W Access: hlfunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hmcunit Clock Gating Disable R/W Access: hmcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hmxunit Clock Gating Disable Access: R/W hmxunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hppunit Clock Gating Disable R/W Access: hppunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hprunit Clock Gating Disable R/W Access: hprunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



UCGCTL7 - Unit Level Clock Gating Control 7

3 hucunit Clock Gating Disable

Access:

hucunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

R/W

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

2 hwmunit Clock Gating Disable

Access: R/W

hwmunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

1 vmpcunit Clock Gating Disable

Access: R/W

vmpcunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

0 vsecunit Clock Gating Disable

Access: R/W

vsecunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



Unit Level Clock Gating Control 8

		UCGCTL8 - Unit Level Clock G	ati	ng Control 8
Register	Spa	ice: MMIO: 0/2/0		
Source:		BSpec		
Default Value:		e: 0x00000000		
Size (in bits):		: 32		
Address:		09438h		
Unit Lev	el Cl	lock Gating Disable bits		
DWord	Bit	Descriptio	n	
0	31	jusbunit Clock Gating Disable		
		Access:		R/W
jusbunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not require functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 30 sfiunit Clock Gating Disable				ey are not required to toggle for
		Access:		R/W
	sfiunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)			ey are not required to toggle for
	29	sfeunit Clock Gating Disable		
		Access:		R/W
		sfeunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated whe functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		ey are not required to toggle for
	28	sfaunit Clock Gating Disable		
		Access:		R/W
sfaunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when the functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		ey are not required to toggle for		



27	sfounit Clock Gating Disable	el Clock Gating Control 8	
_,	Access:	R/W	
	sfounit Clock Gating Disable Control:	14	
	1	can be gated when they are not required to toggle fo	
	functionality)	san se gatea when they are not required to toggie to	
	'1' : Clock Gating Disabled. (i.e., clocks	are toggling, always)	
26	sfxunit Clock Gating Disable		
	Access:	R/W	
	sfxunit Clock Gating Disable Control:	<u>.</u>	
	'0' : Clock Gating Enabled. (i.e., clocks of	can be gated when they are not required to toggle fo	
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks	are toggling, always)	
25	sfmunit Clock Gating Disable		
	Access:	R/W	
	sfmunit Clock Gating Disable Control:	<u>'</u>	
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)		
	'1' : Clock Gating Disabled. (i.e., clocks	are toggling, always)	
24	vmmunit Clock Gating Disable		
	Access:	R/W	
	vmmunit Clock Gating Disable Control:	<u> </u>	
	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)	3 , , , , , , , , , , , , , , , , , , ,	
	'1': Clock Gating Disabled. (i.e., clocks	are toggling, always)	
23	vrtunit Clock Gating Disable		
	Access:	R/W	
	vrtunit Clock Gating Disable Control:	1	
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)	5 , 1 , 1 , 2 , 3 , 3 , 1	
	'1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
22	ccunit Clock Gating Disable		
	Access:	R/W	
	ccunit Clock Gating Disable Control:	1 *	
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		
	functionality)	are toggling always)	
	'1': Clock Gating Disabled. (i.e., clocks	are toggiing, aiways)	



UCGCTL8 - Unit Level Clock Gating Control 8 gassunit Clock Gating Disable Access: R/W gassunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 20 gamdunit Clock Gating Disable R/W Access: gamdunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 19 vdlunit1 Clock Gating Disable R/W Access: vdlunit1 Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 18 vhmeunit Clock Gating Disable Access: R/W vhmeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) vcreunit Clock Gating Disable 17 Access: R/W vcreunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 16 | hleunit Clock Gating Disable R/W Access: hleunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



UCGCTL8 - Unit Level Clock Gating Control 8

mbdunit Clock Gating Disable R/W Access: mbdunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 14 mmxunit Clock Gating Disable R/W Access: mmxunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 13 mpdunit Clock Gating Disable R/W Access: mpdunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 12 hedunit Clock Gating Disable Access: R/W hedunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hlfunit Clock Gating Disable Access: R/W hlfunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) 10 | hmcunit Clock Gating Disable R/W Access: hmcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for

functionality)



UCGCTL8 - Unit Level Clock Gating Control 8 hmxunit Clock Gating Disable Access: R/W hmxunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hppunit Clock Gating Disable R/W Access: hppunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hprunit Clock Gating Disable Access: R/W hprunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hucunit Clock Gating Disable Access: R/W hucunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) hwmunit Clock Gating Disable Access: R/W hwmunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always) mdcunit Clock Gating Disable R/W Access: mdcunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)



UCGCTL8 - Unit Level Clock Gating Control 8

3 vmpcunit Clock Gating Disable

Access: R/W

vmpcunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

2 | sfmunit Clock Gating Disable EBB

Access: R/W

sfmunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

1 | sfaunit Clock Gating Disable EBB

Access: R/W

sfaunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)

'1': Clock Gating Disabled. (i.e., clocks are toggling, always)

0 | sfeunit Clock Gating Disable EBB

Access: R/W

sfeunit Clock Gating Disable Control:

'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



Unit Level Clock Gating Control 9

		UCGCTL9 - Unit Level Cloc	k Gating Control 9				
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x00000000					
Size (in l	oits):	32					
Address:	•	0943Ch					
Unit Lev	el Clo	ck Gating Disable bits					
DWord	Bit	Description					
0	31:4	Reserved					
		Access:	RO				
		Reserved					
	3	vbspunit Clock Gating Disable					
		Access:	R/W				
		vbspunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gat functionality) '1': Clock Gating Disabled. (i.e., clocks are toggli					
	2	vmmunit Clock Gating Disable					
		Access:	R/W				
		vmmunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gat functionality) '1': Clock Gating Disabled. (i.e., clocks are toggli					
	1	AVSunit Clock Gating Disable					
		Access:	R/W				
		AVSunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gat functionality) '1': Clock Gating Disabled. (i.e., clocks are toggli	, , , , , , , , , , , , , , , , , , , ,				
	0	daprssunit Clock Gating Disable					
		Access:	R/W				
		daprssunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gat functionality) '1': Clock Gating Disabled. (i.e., clocks are toggli	· · · · · · · · · · · · · · · · · · ·				



UNSLICE FF TDL Queues Full Event

UNSLICE_FF_EVENT2 - UNSLICE FF TDL Queues Full Event

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00DACh

DWord	Bit	Description	
0	31:0	Unslice FF TDL Queues Full Event	
		Access:	RO



UNSLICE FF THREADS MAX LOADED

UNSLICE_FF_EVENT3 - UNSLICE FF THREADS MAX LOADED

Register Space: MMIO: 0/2/0
Default Value: 0x00000000

Size (in bits): 32

Address: 00DB0h

DWord	Bit	Description			
0	31:0	Unslice FF Number of Threads Loaded at Max			
		Access:	RO		



Unslice Frequency Threshold Comparator 2 Count

UNSLICE_FF_EVENT1 - Unslice Frequency Threshold Comparator 2 Count

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00DC0h

DWord	Bit	Description		
0	31:0	Unslice Frequency Control Threshold Accumulator 2		
		Access:	RO	



Unslice Frequency Threshold Comparator 3 Count

UNSLICE_FF_EVENT0 - Unslice Frequency Threshold Comparator 3 Count

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00DBCh

DWord	Bit	Description		
0	31:0	Unslice Frequency Control Threshold Accumulator 3		
		Access:	RO	



URB Context Offset

		URB_CXT_OFFSET - URB Conte	ext Offset					
Register	Space	e: MMIO: 0/2/0						
Source:		RenderCS						
Default \	/alue:	0x0000C540						
Access:		Read/32 bit Write Only						
Size (in b	its):	32						
Address:		021B8h						
DWord	Bit	Description						
0	31:6	URB Offset						
		Default Value:	315h					
		This field indicates the offset (64bytes granular) in to the logical rendering context to which URB ontents are save/restored when enabled. This field register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the ipeline is idle) and RC6 is disabled. One way to program this register is via Load Register mmediate command in the ring buffer as part of initialization sequence.						
	5:0	Reserved	eserved					
		Format:	MBZ					



UTIL_PIN_CTL

		U	TIL_PIN	_CTL				
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default \	/alue:	0x00000000						
Access:		R/W	R/W					
Size (in b	oits):	32						
Address:		48400h-48403h						
Name:		Utility Pin Control						
ShortNa	me:	UTIL_PIN_CTL						
Valid Pro	jects:							
Power:		PG0						
Reset:		soft						
		ntrols the display utility pin. The mum switching frequency is 100	•	ply is 1 Volt and can be level shifted depending on				
DWord	Bit		De	escription				
0	31	Util Pin Enable This bit enables the utility pin.						
		Value		Name				
		0b		Disable				
		1b		Enable				
	30:29	Pipe Select						
		-	be used wher	n the utility pin is outputting timing related signals.				
		Value		Name				
		00b	Pipe	e A				
		01b	Pipe	е В				
		10b	Pipe C					
		11b	b Reserved					
			R	estriction				
		The field should only be chang	ged when the	utility pin is disabled or not configured to use any				

28

timing signals.

Reserved



				UT	IL_PIN_C	TL	
	27:24	Util Pin Mode					
		This bit configures the utility pin mode of operation for output.					
		Value	Name	Description			
		0000b	Data	Output the Util_Pin_Output_Data value.			
		0001b	PWM	Output	from the back	light PWM circuit.	
	0100bVblankOutput the vertical blank.0101bVsyncOutput the vertical sync.				ank.		
					nc.		
		1000b	Right/Left Eye Level	ye Output the stereo 3D right/left eye level signal. Asserted fo eye and de-asserted for the right eye.			
		Others	Reserved	Reserve	ed		
						riction	
		The fiel	d should only be	change	d when the uti	lity pin is disabled.	
	23		Output Data selects what the	value to	drive as an ou	Itput when in the data mode.	
		Value				Name	
		0b				0	
		1b				1	
	22		Output Polarity inverts the polar		e pin output.		
			Value		Name		
		0b		Not inverted			
		1b			Inverted		
	21:20	Reserved					
	19:16	Reserve	d				
	15:0	Reserve	d				



Valid Bit Vector 0 for CVS

CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04C00h

This register contains the valid bits for entries 0-31 of CVSTLB.

DWord	Bit	Description		
0	31:0	Valid Bit Vector 0 for CVS		
		Default Value: 00000000h		
		Access: RO		
		Valid Bits per Entry.		



Valid Bit Vector 0 for L3

L3TLB_VLD_0 - Valid Bit Vector 0 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D00h

This register contains the valid bits for entries 0-31 of L3TLB.

DWord	Bit	Description		
0	31:0	Valid Bit Vector 0 for L3		
		Default Value: 00000000h		
		Access: RO		
		Valid Bits per Entry.		



Valid Bit Vector 0 for MFX

MFXTLB_VLD_0 - Valid Bit Vector 0 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BA0h

This register contains the valid bits for entries 0-31 of MFXTLB.

DWord	Bit	Description		
0	31:0	Valid Bit Vector 0 for MFX		
		Default Value: 00000000h		
		Access: RO		
		Valid Bits per Entry.		



Valid Bit Vector 0 for MFX SL1

MFXTLB_VLD_SL1_0 - Valid Bit Vector 0 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BC0h

This register contains the valid bits for entries 0-31 of MFX SL1 TLB.

DWord	Bit	Description		
0	31:0	Valid Bit Vector 0 for MFX SL1		
		Default Value: 000000000		0000000h
		Access: RO		RO
		Valid Bits per Entry.		



Valid Bit Vector 0 for MTTLB

MTTLB_VLD0 - Valid Bit Vector 0 for MTTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04780h-04783h

This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).

This register contains the valid bits for entires of 51 of Witted (Texture and constant cache TEB).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



Valid Bit Vector 0 for MTVICTLB

VICTLB_VLD0 - Valid Bit Vector 0 for MTVICTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04788h-0478Bh

This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for RCC

RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DA0h

This register contains the valid bits for entries 0-31 of RCCTLB.

DWord	Bit	Description					
0	31:0	Valid Bit Vector 0 for RCC					
		Default Value: 00000000h					
		Access: RO					
		Valid Bits per Entry.					



Valid Bit Vector 0 for RCCTLB

RCCTLB_VLD0 - Valid Bit Vector 0 for RCCTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 04790h-04793h

This register contains the valid bits for entries 0-31 of RCCTLB (Render Cache for Color TLB).

This register contains the valid bits for entires of 51 of Neerleb (Nethaer Edene for Color FED).		
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for RCZTLB

RCZTLB_VLD0 - Valid Bit Vector 0 for RCZTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04798h-0479Bh

This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil

TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for TLBPEND registers

TLBPEND_VLD0 - Valid Bit Vector 0 for TLBPEND registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04700h-04703h

This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).

This register contains the valid bits for entries of 51 of 12bi END structure (cycles perialing 12b translation).		
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 0 for VEBX

VEBXTLB_VLD_0 - Valid Bit Vector 0 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B20h

This register contains the valid bits for entries 0-31 of VEBXTLB.

DWord	Bit	Description	on
0	31:0	Valid Bit Vector 0 for VEBX	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 0 for Z

ZTLB_VLD_0 - Valid Bit Vector 0 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B34h

This register contains the valid bits for entries 0-31 of ZTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 0 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 1 for CVS

CVSTLB_VLD_1 - Valid Bit Vector 1 for CVS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04C04h

This register contains the valid bits for entries 0-31 of CVSTLB.

DWord	Bit	Descripti	ion
0	31:0	Valid Bit Vector 1 for CVS	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 1 for L3

L3TLB_VLD_1 - Valid Bit Vector 1 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D04h

This register contains the valid bits for entries 0-31 of L3TLB.

DWord	Bit	Description	on
0	31:0	Valid Bit Vector 1 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 1 for MFX

MFXTLB_VLD_1 - Valid Bit Vector 1 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BA4h

This register contains the valid bits for entries 0-31 of MFXTLB.

DWord	Bit		Description
0	31:0	Valid Bit Vector 1 for MFX	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 1 for MFX SL1

MFXTLB_VLD_SL1_1 - Valid Bit Vector 1 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BC4h

This register contains the valid bits for entries 0-31 of MFX SL1 TLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 1 for MFX SL1	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	·



Valid Bit Vector 1 for MTTLB

MTTLB_VLD1 - Valid Bit Vector 1 for MTTLB

Register Space: MMIO: 0/2/0

Source: RenderCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04784h-04787h

This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLBVertex Fetch, Instruction Cache, and Command Streamer TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for MTVICTLB

MTVICTLB_VLD1 - Valid Bit Vector 1 for MTVICTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 0478Ch-0478Fh

This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for RCC

RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DA4h

This register contains the valid bits for entries 0-31 of RCCTLB.

DWord	Bit		Description
0	31:0	Valid Bit Vector 1 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 1 for RCCTLB

RCCTLB_VLD1 - Valid Bit Vector 1 for RCCTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04794h-04797h

This register is reserved for future RCC TLB extension.

 DWord
 Bit
 Description

 0
 31:0
 Reserved

 Format:
 MBZ



Valid Bit Vector 1 for RCZTLB

RCZTLB_VLD1 - Valid Bit Vector 1 for RCZTLB

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0479Ch-0479Fh

This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil

TLB).

DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for TLBPEND registers

TLBPEND_VLD1 - Valid Bit Vector 1 for TLBPEND registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 04704h-04707h

This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).

		, , , , , , , , , , , , , , , , , , , ,
DWord	Bit	Description
0	31:0	Valid bits per entry



Valid Bit Vector 1 for VEBX

VEBXTLB_VLD_1 - Valid Bit Vector 1 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B24h

This register contains the valid bits for entries 0-31 of VEBXTLB.

DWord	Bit	Description		
0	31:0	Valid Bit Vector 1 for VEBX		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 1 for Z

ZTLB_VLD_1 - Valid Bit Vector 1 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B38h

This register contains the valid bits for entries 0-31 of ZTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 1 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for CVS

CVSTLB_VLD_2 - Valid Bit Vector 2 for CVS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04C08h

This register contains the valid bits for entries 0-31 of CVSTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for CVS	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for GAB

BWDTLB_VLD_3 - Valid Bit Vector 2 for GAB

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DCCh

This register contains the valid bits for entries 0-31 of BWDTLB.

	3			
DWord	Bit	Description		
0	31:0	Valid Bit Vector 3 for GAB		
		Default Value:	00000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 2 for L3

L3TLB_VLD_2 - Valid Bit Vector 2 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D08h

This register contains the valid bits for entries 0-31 of L3TLB.

This register contains the rainable of animes of a reflection			
DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for MFX

MFXTLB_VLD_2 - Valid Bit Vector 2 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BA8h

This register contains the valid bits for entries 0-31 of MFXTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for MFX	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for MFX SL1

MFXTLB_VLD_SL1_2 - Valid Bit Vector 2 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BC8h

This register contains the valid bits for entries 0-31 of MFX SL1 TLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for MFX SL1	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for RCC

RCCTLB_VLD_2 - Valid Bit Vector 2 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DA8h

This register contains the valid bits for entries 0-31 of RCCTLB.

This register contains the valid bits for entires 0.51 of Reef Eb.			
DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for VEBX

VEBXTLB_VLD_2 - Valid Bit Vector 2 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B28h

This register contains the valid bits for entries 0-31 of VEBXTLB2.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for VEBX	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 2 for Z

ZTLB_VLD_2 - Valid Bit Vector 2 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B3Ch

This register contains the valid bits for entries 0-31 of ZTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 2 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 3 for CVS

CVSTLB_VLD_3 - Valid Bit Vector 3 for CVS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04C0Ch

This register contains the valid bits for entries 0-31 of CVSTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 3 for CVS	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 3 for L3

L3TLB_VLD_3 - Valid Bit Vector 3 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D0Ch

This register contains the valid bits for entries 0-31 of L3TLB.

This register contains the valid bits for entires 0.57 of E5125.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 3 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 3 for MFX

MFXTLB_VLD_3 - Valid Bit Vector 3 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BACh

This register contains the valid bits for entries 0-31 of MFXTLB.

9	3				
DWord	Bit	Description			
0	31:0	Valid Bit Vector 3 for MFX			
		Default Value:	00000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 3 for MFX SL1

MFXTLB_VLD_SL1_3 - Valid Bit Vector 3 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BCCh

This register contains the valid bits for entries 0-31 of MFX SL1 TLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 3 for MFX SL1	
		Default Value: 00000000h Access: RO	
		Valid Bits per Entry.	



Valid Bit Vector 3 for RCC

RCCTLB_VLD_3 - Valid Bit Vector 3 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DACh

This register contains the valid bits for entries 0-31 of RCCTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 3 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 3 for VEBX

VEBXTLB_VLD_3 - Valid Bit Vector 3 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B74h

This register contains the valid bits for entries 0-31 of VEBXTLB2.

This register contains the valid bits for entires of 51 or VEBATEBE.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 3 for VEBX		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 3 for Z

ZTLB_VLD_3 - Valid Bit Vector 3 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B40h

This register contains the valid bits for entries 0-31 of ZTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 3 for Z	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	•



Valid Bit Vector 4 for L3

L3TLB_VLD_4 - Valid Bit Vector 4 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D10h

This register contains the valid bits for entries 0-31 of L3TLB.

This register contains the valid sits for entires 0.5 for ESTES.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 4 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 4 for MFX

MFXTLB_VLD_4 - Valid Bit Vector 4 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BB0h

This register contains the valid bits for entries 0-31 of MFXTLB.

DWord	Bit	Description			
0	31:0	Valid Bit Vector 4 for MFX			
		Default Value:	00000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 4 for MFX SL1

MFXTLB_VLD_SL1_4 - Valid Bit Vector 4 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BD0h

This register contains the valid bits for entries 0-31 of MFX SL1 TLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 4 for MFX SL1	
		Default Value: 00000000h Access: RO	
		Valid Bits per Entry.	



Valid Bit Vector 4 for RCC

RCCTLB_VLD_4 - Valid Bit Vector 4 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DB0h

This register contains the valid bits for entries 0-31 of RCCTLB.

DWord	Bit	Description	
0	31:0	Valid Bit Vector 4 for RCC	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 4 for VEBX

VEBXTLB_VLD_4 - Valid Bit Vector 4 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B78h

This register contains the valid sits for entires 0.5 for VEBATEBE.					
DWord	Bit	Description			
0	31:0	Valid Bit Vector 4 for VEBX			
		Default Value:	00000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 4 for Z

ZTLB_VLD_4 - Valid Bit Vector 4 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B44h

This register contains the valid bits for entiries 0-51 of 21Eb.					
DWord	Bit	Description			
0	31:0	Valid Bit Vector 4 for Z			
		Default Value:	0000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 5 for L3

L3TLB_VLD_5 - Valid Bit Vector 5 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D14h

This register contains the valid bits for charles 0.51 of ESTEB.					
DWord	Bit	Description			
0	31:0	Valid Bit Vector 5 for L3			
		Default Value:	0000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 5 for MFX

MFXTLB_VLD_5 - Valid Bit Vector 5 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BB4h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 5 for MFX	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 5 for MFX SL1

MFXTLB_VLD_SL1_5 - Valid Bit Vector 5 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BD4h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 5 for MFX SL1	
		Default Value: 00000000h	
		Access: RO	
		Valid Bits per Entry.	



Valid Bit Vector 5 for RCC

RCCTLB_VLD_5 - Valid Bit Vector 5 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DB4h

3					
DWord	Bit	Description			
0	31:0	Valid Bit Vector 5 for RCC			
		Default Value:	0000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 5 for VEBX

VEBXTLB_VLD_5 - Valid Bit Vector 5 for VEBX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B7Ch

This register contains the valid bits for criticis of 51 of VEDATEDE.						
DWord	Bit	Description				
0	31:0	Valid Bit Vector 5 for VEBX				
		Default Value:	0000000h			
		Access:	RO			
		Valid Bits per Entry.				



Valid Bit Vector 5 for Z

ZTLB_VLD_5 - Valid Bit Vector 5 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B48h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 5 for Z	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 6 for L3

L3TLB_VLD_6 - Valid Bit Vector 6 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D18h

This register contains the valid sits for charles of 5 for 25 feb.					
DWord	Bit	Description			
0	31:0	Valid Bit Vector 6 for L3			
		Default Value:	0000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 6 for MFX

MFXTLB_VLD_6 - Valid Bit Vector 6 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BB8h

DWord	Bit	Description		
0	31:0	Valid Bit Vector 6 for MFX		
		Default Value:		00000000h
		Access:		RO
		Valid Bits per Entry.		



Valid Bit Vector 6 for MFX SL1

MFXTLB_VLD_SL1_6 - Valid Bit Vector 6 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BD8h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 6 for MFX SL1	
		Default Value:	00000000h
		Access: RO	
		Valid Bits per Entry.	



Valid Bit Vector 6 for RCC

RCCTLB_VLD_6 - Valid Bit Vector 6 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DB8h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 6 for RCC	
		Default Value:	0000000h
		Access: RO	
		Valid Bits per Entry.	



Valid Bit Vector 6 for Z

ZTLB_VLD_6 - Valid Bit Vector 6 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B4Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 6 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 7 for L3

L3TLB_VLD_7 - Valid Bit Vector 7 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D1Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 7 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 7 for MFX

MFXTLB_VLD_7 - Valid Bit Vector 7 for MFX

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BBCh

DWord	Bit	Description		
0	31:0	Valid Bit Vector 7 for MFX		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 7 for MFX SL1

MFXTLB_VLD_SL1_7 - Valid Bit Vector 7 for MFX SL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04BDCh

This register contains the valid bits for entires 0.31 or Mil X 321 125.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 7 for MFX SL1		
		Default Value:	0000000h	
		Access: RO		
		Valid Bits per Entry.		



Valid Bit Vector 7 for RCC

RCCTLB_VLD_7 - Valid Bit Vector 7 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04DBCh

	<u> </u>				
DWord	Bit	Description			
0	31:0	Valid Bit Vector 7 for RCC			
		Default Value:	00000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 7 for Z

ZTLB_VLD_7 - Valid Bit Vector 7 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B50h

This register contains and raina site in citation of the Eriza				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 7 for Z		
		Default Value:	00000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 8 for L3

L3TLB_VLD_8 - Valid Bit Vector 8 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D20h

This register contains the valid site for charles of 5 for 25 feb.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 8 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 8 for RCC

RCCTLB_VLD_8 - Valid Bit Vector 8 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B80h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 8 for RCC	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 8 for Z

ZTLB_VLD_8 - Valid Bit Vector 8 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B54h

This register contains and raile self-change of a continuous conti				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 8 for Z		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 9 for L3

L3TLB_VLD_9 - Valid Bit Vector 9 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D24h

This register contains the valid bits for charles of 5 for 15 f125.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 9 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 9 for RCC

RCCTLB_VLD_9 - Valid Bit Vector 9 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B84h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 9 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 9 for Z

ZTLB_VLD_9 - Valid Bit Vector 9 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B58h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 9 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	·



Valid Bit Vector 10 for L3

L3TLB_VLD_10 - Valid Bit Vector 10 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D28h

This register contains the valid sits for charles of 5 for 25 feb.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 10 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 10 for RCC

RCCTLB_VLD_10 - Valid Bit Vector 10 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B88h

This register contains the valid bits for entries 0-31 of RCCTLB.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 10 for RCC		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 10 for Z

ZTLB_VLD_10 - Valid Bit Vector 10 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B5Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 10 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 11 for L3

L3TLB_VLD_11 - Valid Bit Vector 11 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D2Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 11 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 11 for RCC

RCCTLB_VLD_11 - Valid Bit Vector 11 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B8Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 11 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 11 for Z

ZTLB_VLD_11 - Valid Bit Vector 11 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B60h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 11 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 12 for L3

L3TLB_VLD_12 - Valid Bit Vector 12 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D30h

This register contains the valid bits for charles of 51 of ESTEB.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 12 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 12 for RCC

RCCTLB_VLD_12 - Valid Bit Vector 12 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B90h

This register contains the valid bits for entries 0-31 of RCCTLB.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 12 for RCC		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 12 for Z

ZTLB_VLD_12 - Valid Bit Vector 12 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B64h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 12 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	·



Valid Bit Vector 13 for L3

L3TLB_VLD_13 - Valid Bit Vector 13 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D34h

This register contains and raina site in continue of a resident				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 13 for L3		
		Default Value:	00000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 13 for RCC

RCCTLB_VLD_13 - Valid Bit Vector 13 for RCC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B94h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 13 for RCC	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 13 for Z

ZTLB_VLD_13 - Valid Bit Vector 13 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B68h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 13 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 14 for L3

L3TLB_VLD_14 - Valid Bit Vector 14 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D38h

This register contains	This register contains the valid bits for entries 0-31 of ESTEB.			
DWord	Bit	Description		
0	31:0	Valid Bit Vector 14 for L3		
		Default Value:	00000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 14 for Z

ZTLB_VLD_14 - Valid Bit Vector 14 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B6Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 14 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 15 for L3

L3TLB_VLD_15 - Valid Bit Vector 15 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D3Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 15 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 15 for Z

ZTLB_VLD_15 - Valid Bit Vector 15 for Z

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B70h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 15 for Z	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 16 for L3

L3TLB_VLD_16 - Valid Bit Vector 16 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D40h

This register contains	register contains the valid bits for entires 0.51 or ESTED.				
DWord	Bit	Description			
0	31:0	Valid Bit Vector 16 for L3			
		Default Value:	00000000h		
		Access:	RO		
		Valid Bits per Entry.			



Valid Bit Vector 17 for L3

L3TLB_VLD_17 - Valid Bit Vector 17 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D44h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 17 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 18 for L3

L3TLB_VLD_18 - Valid Bit Vector 18 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D48h

This register contains	intains the valid bits for entires 0-51 or ESTED.			
DWord	Bit	Description		
0	31:0	Valid Bit Vector 18 for L3		
		Default Value:	00000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 19 for L3

L3TLB_VLD_19 - Valid Bit Vector 19 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D4Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 19 for L3	
		Default Value:	00000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 20 for L3

L3TLB_VLD_20 - Valid Bit Vector 20 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D50h

The regional contains				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 20 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 21 for L3

L3TLB_VLD_21 - Valid Bit Vector 21 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D54h

DWord	Bit	Description	
0	31:0	Valid Bit Vector 21 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector 22 for L3

L3TLB_VLD_22 - Valid Bit Vector 22 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D58h

This register contains the valid bits for entires 0-31 of ESTED.				
DWord	Bit	Description		
0	31:0	Valid Bit Vector 22 for L3		
		Default Value:	0000000h	
		Access:	RO	
		Valid Bits per Entry.		



Valid Bit Vector 23 for L3

L3TLB_VLD_23 - Valid Bit Vector 23 for L3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04D5Ch

DWord	Bit	Description	
0	31:0	Valid Bit Vector 23 for L3	
		Default Value:	0000000h
		Access:	RO
		Valid Bits per Entry.	



Valid Bit Vector for VLF

VLFTLB_VLD - Valid Bit Vector for VLF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B30h

DWord	Bit	Description				
0	31:0	Valid Bit Vector for VLF				
		Default Value:	00000000h			
		Access:	RO			
		Valid Bits per Entry.				



Valid Bit Vector for VLFSL1

VLFSL1TLB_VLD - Valid Bit Vector for VLFSL1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 04B2Ch

DWord	Bit	Description			
0	31:0	Valid Bit Vector for VLFSL1			
		Default Value:	0000000h		
		Access:	RO		
		Valid Bits per Entry.			



VCS2 CSB Fifo Status Register

VCS2_CSB_FSR - VCS2 CSB Fifo Status Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 0C5D0h

Name: VCS2 CSB Fifo Status Register

ShortName: VCS2_CSB_FSR

This RO register holds status of the CSB fifo.

This NO register holds status of the CSD file.						
DWord	Bit	Description				
0	31	Not Empty				
		Access:	RO			
	30:13	Reserved				
	12:8	FIFO Maximum Occupancy Count				
	7:5	Reserved				
	4:0	FIFO Occupancy Count				
		Access:	RO			



VCW Clock Count

		VCW_CLOCK_CNT - VCW Clock	Count			
Register Spa	ice:	MMIO: 0/2/0				
Source:		VideoEnhancementCS				
Default Valu	ie:	0x00000000				
Access:		RO				
Size (in bits)	:	32				
Trusted Type	e:	1				
Address:	08820h					
ShortName:		VCW0_CLOCK_CNT				
Address:		08920h				
ShortName:		VCW1_CLOCK_CNT				
DWord	Bit	Description				
0	31:24	Reserved				
		Format:	MBZ			
	23:0	Max clock count				
		Default Value:	0h			
		Maximum number of clocks taken by VCW to process	a column			



VCW Internal Latency

VCW_INTERNAL_LAT - VCW Internal Latency

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 08824h

ShortName: VCW0_INTERNAL_LAT

Address: 08924h

ShortName: VCW1_INTERNAL_LAT

 DWord
 Bit
 Description

 0
 31:24
 Reserved

 Format:
 MBZ

 23:0
 VCW internal data latency count

 Default Value:
 0h



VCW Min Max Latency

	VCW	MINMAX_LAT - VCW Min Ma	x Latency			
Register Space:	MMIC	D: 0/2/0				
Source:	Video	EnhancementCS				
Default Value:	0x000	00000				
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	08828	Bh				
ShortName:	VCW	_MINMAX_LAT				
Address:	08928	Bh				
ShortName:	VCW?	_MINMAX_LAT				
DWord	Bit	Description				
0	31:16	Current request count				
		Default Value:	0h			
	15:8	Max latency				
		Default Value:	0h			
	Maximum number of clocks taken for tag 200h					
	7:0	Min latency				
		Default Value:	0h			
		Minimum number of clocks taken for tag 200h				



VCW Total Latency

VCW_TOTAL_LAT - VCW Total Latency

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0882Ch

ShortName: VCW0_TOTAL_LAT

Address: 0892Ch

ShortName: VCW1_TOTAL_LAT

DWord Bit Description

31:0 Total latency
Default Value: 0h
Accumumation of latency per frame for tag 200h



VCW XY position

VCW_XY_POS - VCW XY position						
Register Space:	MMIO: 0/2/0					
Source:	VideoEnhan	cementCS				
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	08830h					
ShortName:	VCW0_XY_P	OS				
Address:	08930h					
ShortName:	VCW1_XY_P	os				
DWord	Bit	Description				
0	31:16	Current Y value				
		Default Value:	0h			
	Current Y position of VCW walker					
	15:0 Current X value					
		Default Value:	0h			
		Current X position of VCW walker				



		VEBOX_MOCS_0 - V	EBOX MOCS Regis	ter()
Register	Space:	MMIO: 0/2/0			
Source:	ource: BSpec				
Default \	Default Value: 0x00000030				
Size (in b	oits):	32			
Address:		0CB00h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	<u> </u>		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\l+\	
		001-111: Reserved	e nom context descriptor (dere	iuit)	
	10:8	Skip Caching control	ı		1
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0"			
		Bit[9]=1: address bit[10] needs to be "(
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
7 Enable Skip Caching					
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism		1	
		0: Not enabled			
		1: Enabled for LLC			



6	VEBOX_MOCS_0 - VEBOX MOCS Regis Dont allocate on miss	
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)



		VEBOX_MOCS_1 - V	EBOX MOCS Regis	ter'	1	
Register	Space:					
Source:		BSpec				
Default \		0x00000034				
Size (in b	oits):	32				
Address:		0CB04h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory	interface block for	
		the given request coming from this sur		1.3		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)		
		oor Tri. Reserved				
•	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin		cachin	g for the surface.	
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'	3			
		Bit[10]=1: address bit[10] fleeds to be	5			
	Dit[10]= 1. dadress bit[11] needs to be 0 to eache in target					
	7 Enable Skip Caching					
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



	VEBOX_MOCS_1 - VEBOX MOCS Regis	ster1		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
age allocations - 2, 1 or 0. This option is given to driver to be able to decide which su more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cold): Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nerent cycle)		



		VEBOX_MOCS_2 - V	EBOX MOCS Regis	ter	2		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000038					
Size (in b	oits):	32					
Address:		0CB08h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting m		emory	interface block for		
		the given request coming from this sur		10			
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iuit)			
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin		cachin	g for the surface.		
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0'					
		Bit[9]=1: address bit[10] needs to be "0"	9				
		Bit[10]=1: address bit[11] needs to be	3				
7 Enable Skip Caching							
		Default Value:		0b			
		Access:		R/W	I		
		Enable for the Skip cache mechanism					
		0: Not enabled 1: Enabled for LLC					
		1. LITADIEU TOI LLC					



	VEBOX_MOCS_2 - VEBOX MOCS Regis	ster2		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfamore likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coh 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nerent cycle)		



		VEBOX_MOCS_3 - V	EBOX MOCS Regis	ster3
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000031		
Size (in b	oits):	32		
Address:		0CB0Ch		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
-	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this sur		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)
		001-111. Reserved		
•	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	_	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] needs to be	5	
			o to cacino in tanget	
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled		
		1: Enabled for LLC		



6	VEBOX_MOCS_3 - VEBOX MOCS F Dont allocate on miss	10910010	
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_4 - V	EBOX MOCS Regis	ster4
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000032		
Size (in b	oits):	32		
Address:		0CB10h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
-	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this sur		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)
		001-111. Reserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	_	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] needs to be		
		, .,, ,, ,		
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled		
		1: Enabled for LLC		



	VEBOX_MOCS_4 - VEBOX MOCS Regi	ster4	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



	VEBOX_MOCS_5 - VEBOX MOCS Register5					
Register	Register Space: MMIO: 0/2/0					
Source: BSpec						
Default \	Default Value: 0x00000036					
Size (in b	oits):	32				
Address:		0CB14h				
MOCS r	MOCS register					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1			1	
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory	interface block for	
		the given request coming from this su 000: Use the global page faulting mod		\I+\		
		001-111: Reserved	e nom context descriptor (dera	iuit)		
	10:8	Skip Caching control			1	
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin	g for the surface.			
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0'				
		Bit[9]=1: address bit[10] needs to be "0"	_			
		Bit[10]=1: address bit[11] needs to be	_			
7 Enable Skip Caching						
		Default Value:		0b	,	
		Access:		R/W	l	
		Enable for the Skip cache mechanism 0: Not enabled				
1: Enabled for LLC						



6	VEBOX_MOCS_5 - VEBOX MOCS F Dont allocate on miss	tegisters	
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_6 - V	EBOX MOCS Regis	ter6	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CB18h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1		_	
		Default Value:		0b	
		Access:		RO	
-	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting m		emory interfa	ce block for
		the given request coming from this sur			
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)	
		001-111. Reserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for th	ie surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be	3		
			o to cashe in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	VEBOX_MOCS_6 - VEBOX MOCS Regis Dont allocate on miss	
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)



		VEBOX_MOCS_7 - V	EBOX MOCS Regis	ter	7	
Register	Register Space: MMIO: 0/2/0					
Source: BSpec						
Default Value: 0x00000033						
Size (in b	oits):	32				
Address:		0CB1Ch				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory	interface block for	
		the given request coming from this sur		1		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)		
		oo i iii. Keserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.				
		If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target				
		Bit[9]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0"	9			
		Bit[10]=1: address bit[10] needs to be	3			
	7	Enable Skip Caching		ı		
		Default Value:		0b		
		Access:		R/W	I	
Enable for the Skip cache mechanism						
0: Not enabled						
		1: Enabled for LLC				



	VEBOX_MOCS_7 - VEBOX MOCS Regis	ster7	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_8 - V	EBOX MOCS Regis	ter	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CB20h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	<u> </u>		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			1
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting m		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\l+\	
		001-111: Reserved	e nom context descriptor (dera	iuit)	
	10:8	Skip Caching control	1		1
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	g for the surface.		
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0'			
		Bit[9]=1: address bit[10] needs to be "0			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skin Cashing			
	′	Enable Skip Caching Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism		11/ //	
		0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_8 - VEBOX MOCS Regis	tero			
6	Dont allocate on miss	OL			
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache is a line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be able to comore likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)			



		VEBOX_MOCS_9 - V	EBOX MOCS Regis	ster!	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0CB24h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	<u> </u>		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su 000: Use the global page faulting mod		ault)	
		001-111: Reserved	e nom context descriptor (dere	<i>idit)</i>	
	10.0	Chia Cashina assuma			
	10:8	Skip Caching control Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	og Outcome overrides the LLC	-	a for the surface
		If "0" - than corresponding address bit	2	caciiii	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0"	_		
		Bit[9]=1: address bit[10] needs to be "(2		
		Bit[10]=1: address bit[11] needs to be	To cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		I. EHADIEU IOI LLC			



	VEBOX_MOCS_9 - VEBOX MOCS Regi	ster9		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often i 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cold): Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nerent cycle)		



		VEBOX_MOCS_10 - V	EBOX MOCS Regis	ster	10
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032			
Size (in b	oits):	32			
Address:		0CB28h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		(عار ، ،	
		000: Use the global page faulting mod 001-111: Reserved	ie irom context descriptor (dei	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching		I	
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
					•



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_11 - V	EBOX MOCS Regis	ster	11
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036			
Size (in b	oits):	32			
Address:		0CB2Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su 000: Use the global page faulting mod		l+\	
		001-111: Reserved	le from context descriptor (dera	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_11 - VEBOX MOCS Regi	ister11		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_12 - V	EBOX MOCS Regis	ster12
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x0000003A		
Size (in b	oits):	32		
Address:		0CB30h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this sur 000: Use the global page faulting mod		oult)
		001-111: Reserved	e ironi context descriptor (dera	iuit)
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0'		
		Bit[9]=1: address bit[10] needs to be "0"		
		Bit[10]=1: address bit[11] needs to be		
	_			
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism 0: Not enabled		
		1: Enabled for LLC		



	VEBOX_MOCS_12 - VEBOX MOCS Regi	ister12		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_13 - V	EBOX MOCS Regis	ster13
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000033		
Size (in b	oits):	32		
Address:		0CB34h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		Lo.
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	g. Outcome overrides the LLC	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[10] fleeds to be		
			<u> </u>	
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. EHADIEU IOI LLC		



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_14 - V	EBOX MOCS Regis	ter	14	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CB38h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n		emory	interface block for	
		the given request coming from this su 000: Use the global page faulting mod		+ \		
		001-111: Reserved	e from context descriptor (dera	iuit)		
	10:8	Skip Caching control			1	
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.				
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target				
		Bit[10]=1: address bit[11] needs to be				
	7	Enable Skip Caching		OI-		
		Default Value:		0b	,	
		Access:		R/W	l	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_15 - V	EBOX MOCS Regis	ster'	15
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003B			
Size (in b	oits):	32			
Address:		0CB3Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\l+\	
		001-111: Reserved	le from context descriptor (dere	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.			
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "b			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism		•	
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_16 - V	EBOX MOCS Regis	ster'	16
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030			
Size (in b	oits):	32			
Address:		0CB40h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		l+\	
		001-111: Reserved	le from context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_17 - V	EBOX MOCS Regis	ster17
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000034		
Size (in b	oits):	32		
Address:		0CB44h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this su		1.2
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[11] needs to be		
	7	Enable Skip Caching		1
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. Enabled for ELC		



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_18 - V	EBOX MOCS Regis	ster	18
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000038			
Size (in b	oits):	32			
Address:		0CB48h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		14 \	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching		I	
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_18 - VEBOX MOCS Regi	ister18		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache in line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_19 - V	EBOX MOCS Regis	ster	19
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031			
Size (in b	oits):	32			
Address:		0CB4Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		l+\	
		001-111: Reserved	e nom context descriptor (dera	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_20 - V	EBOX MOCS Regis	ster	20
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032			
Size (in b	oits):	32			
Address:		0CB50h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod) 	
		001-111: Reserved	le Irom context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit		cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_21 - V	EBOX MOCS Regis	ster	21
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0CB54h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su			
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	ault)	
		001-111. Reserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "	•		
		Bit[10]=1: address bit[11] needs to be			
		, .,			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_22 - V	EBOX MOCS Regis	ster22		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003A				
Size (in b	oits):	32				
Address:		0CB58h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved	,			
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory interface block for		
		the given request coming from this su		10)		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	auit)		
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin	-	caching for the surface.		
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'				
		Bit[10]=1: address bit[11] needs to be				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled 1: Enabled for LLC				
		1. Enabled for ELC				



	VEBOX_MOCS_22 - VEBOX MOCS Regi	ister22		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_23 - V	EBOX MOCS Regis	ster	23
Register	Space:	MMIO: 0/2/0			
Source:	irce: BSpec				
Default \	Value:	0x00000033			
Size (in b	oits):	32			
Address:		0CB5Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_23 - VEBOX MOCS Reg	gister23			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		VEBOX_MOCS_24 - V	EBOX MOCS Regis	ster24		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CB60h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory interface block for		
		the given request coming from this sur		Lo.		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iuit)		
		oo i iii. Keserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin	=	caching for the surface.		
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'				
		Bit[10]=1: address bit[10] needs to be				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled 1: Enabled for LLC				
		1. EHADIEU IOI LLC				



6	Dont allocate on miss	OF
	Default Value: Access:	0b R/W
	Controls defined for RO surfaces in mind, where if the targer line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fen 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		VEBOX_MOCS_25 - V	EBOX MOCS Regis	ster2	25	
Register	Space:	MMIO: 0/2/0				
Source:						
Default \	/alue:	0x0000003B				
Size (in b	oits):	32				
Address:		0CB64h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	VEBOX_MOCS_25 - VEBOX MOCS Reg	ister25			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		VEBOX_MOCS_26 - V	EBOX MOCS Regis	ster26	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CB68h			
MOCS re	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
=	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this sur			
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		001-111. Reserved			
-	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be	3		
		2.()	o to cashe in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	_	
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_27 - V	EBOX MOCS Regis	ster27	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036			
Size (in b	oits):	32			
Address:		0CB6Ch			
MOCS r	egister				
DWord	Bit		Description		
0	0 31:15 Reserved				
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
-	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this sur			
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)	
		001-111. Reserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	g. Outcome overrides the LLC	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0"			
		Bit[9]=1: address bit[10] needs to be "(Bit[10]=1: address bit[11] needs to be	3		
		Entirely in address shift if needs to be	o to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_28 - V	EBOX MOCS Regis	ster	28		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x0000003A					
Size (in b	oits):	32					
Address:		0CB70h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)					
		001-111: Reserved	ie from context descriptor (dera	auit)			
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachir		cachin	g for the surface.		
		. ,	If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target				
		Bit[9]=1: address bit[10] needs to be "					
		Bit[10]=1: address bit[11] needs to be					
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	V		
		Enable for the Skip cache mechanism 0: Not enabled					
		1: Enabled for LLC					



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_29 - V	EBOX MOCS Regis	ster29	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0CB74h			
MOCS r	egister				
DWord	Bit		Description		
0	0 31:15 Reserved				
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		1.3	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[11] needs to be	2		
	7	Enable Skip Caching		1	
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIECTION LLC			



	VEBOX_MOCS_29 - VEBOX MOCS Re	egister 29		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cac	he is missed - don't bring the		
	line (applicable to LLC/eDRAM).			
	0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
	1. Do NOT allocate of Wilss			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	This field allows the selection of AGE parameter for a given surfa			
	allocation is done at youngest age 3 it tends to stay longer in the	•		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are			
	more likely to generate HITs, hence need to be replaced least of	ten in caches.		
	11: Good chance of generating hits.			
	10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT			
	00: Reserved			
	os. Neserved			
3:2	Target Cache			
	Default Value:	00Ь		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching			
	00: eLLC Only			
	01: LLC Only			
	10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
	11. LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM.			
	00: Use Cacheability Controls from page table / UC with Fence (if	f coherent cycle)		
	01: Uncacheable (UC) - non-cacheable			
	10: Writethrough (WT)			
	11: Writeback (WB)			



		VEBOX_MOCS_30 - V	EBOX MOCS Regis	ster30	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CB78h			
MOCS r	egister				
DWord	Bit		Description		
0	0 31:15 Reserved				
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1		Į.	
		Default Value:		0b)
		Access:		RC)
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this sur		Lix	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching fo	or the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIEU TOT LLC			



	VEBOX_MOCS_30 - VEBOX MOCS Reg	ister30		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_31 - V	EBOX MOCS Regis	ster	31	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x0000003B				
Size (in b	oits):	32				
Address:		0CB7Ch				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved	,			
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for				
		the given request coming from this su 000: Use the global page faulting mod		ault)		
		001-111: Reserved	ie nom context descriptor (dere	aurej		
	10:8	Skip Caching control				
	10.0	Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachir	ng. Outcome overrides the LLC	-	g for the surface.	
		If "0" - than corresponding address bit value is don't care				
		Bit[8]=1: address bit[9] needs to be "0	9			
		Bit[9]=1: address bit[10] needs to be " Bit[10]=1: address bit[11] needs to be				
		Entire] dudiness Entire] meeds to be	o to eache in target			
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/V	V	
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



	VEBOX_MOCS_31 - VEBOX MOCS Regi	ster31		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_32 - V	EBOX MOCS Regis	ster	32
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030			
Size (in b	oits):	32			
Address:		0CB80h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\ +\	
		001-111: Reserved	le Irom context descriptor (dere	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit	_	cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)		



		VEBOX_MOCS_33 - V	EBOX MOCS Regis	ter:	33
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034			
Size (in b	oits):	32			
Address:		0CB84h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod) 	
		001-111: Reserved	e nom context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	<u> </u>	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_33 - VEBOX MOCS Regi	ster33		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control	,		
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if col 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_34 - V	EBOX MOCS Regis	ster	34
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000038			
Size (in b	oits):	32			
Address		0CB88h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		1.5	
		000: Use the global page faulting mod 001-111: Reserved	le from context descriptor (defa	ault)	
		oor Tri. Neserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Litabled for LLC			
	l				



	VEBOX_MOCS_34 - VEBOX MOCS Regis	ster34		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coh 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nerent cycle)		



		VEBOX_MOCS_35 - V	EBOX MOCS Regis	ster35			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000031					
Size (in b	oits):	32					
Address:		0CB8Ch					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved	,				
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:		0b			
		Access:		RO			
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)					
		001-111: Reserved	e from context descriptor (defa	auit)			
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin		caching for the surf	ace.		
		If "0" - than corresponding address bit					
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'					
		Bit[10]=1: address bit[11] needs to be	3				
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W			
		Enable for the Skip cache mechanism					
		0: Not enabled 1: Enabled for LLC					
		. Enabled for ELC					



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_36 - V	EBOX MOCS Regis	ster36			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000032					
Size (in b	oits):	32					
Address:		0CB90h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:		0b			
		Access:		RO			
-	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)					
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)			
		oo i iii keserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin	-	caching for the surface.			
		If "0" - than corresponding address bit					
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'					
		Bit[10]=1: address bit[10] needs to be					
-							
	7	Enable Skip Caching		,			
		Default Value:		0b			
		Access:		R/W			
		Enable for the Skip cache mechanism					
		0: Not enabled 1: Enabled for LLC					
		1. LITADIEU TOT LLC					



	VEBOX_MOCS_36 - VEBOX MOCS Regi	ister36		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_37 - V	EBOX MOCS Regis	ster37	7		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x00000036					
Size (in b	oits):	32					
Address:		0CB94h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:		0	b		
		Access:		R	0		
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)					
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	auit)			
		oo i iii keserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin		caching f	for the surface.		
		If "0" - than corresponding address bit					
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'					
		Bit[10]=1: address bit[10] needs to be					
-							
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W			
		Enable for the Skip cache mechanism					
		0: Not enabled 1: Enabled for LLC					
		1. LITADIEU TOT LLC					



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_38 - V	EBOX MOCS Regis	ster38
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x0000003A		
Size (in b	oits):	32		
Address:		0CB98h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
•	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting m		emory interface block for
		the given request coming from this sur		1.2
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)
		oo i iii keserved		
•	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin	-	caching for the surface.
		If "0" - than corresponding address bit		
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'		
		Bit[10]=1: address bit[11] needs to be	3	
	7	Enable Skip Caching		1
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. LITADIEU TOT LLC		



	VEBOX_MOCS_38 - VEBOX MOCS Regi	ster38		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control	,		
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if col 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_39 - V	EBOX MOCS Regis	ster	39
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000033			
Size (in b	oits):	32			
Address:		0CB9Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for EEC			



	VEBOX_MOCS_39 - VEBOX MOCS Regi	ster39	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache i line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if colon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)	



	VEBOX_MOCS_40 - VEBOX MOCS Register40					
Register	Space:	MMIO: 0/2/0				
Source:	Source: BSpec					
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CBA0h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved	<u> </u>			
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n		emory	interface block for	
		the given request coming from this su 000: Use the global page faulting mod		\l+\		
		001-111: Reserved	e nom context descriptor (dere	iuit)		
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin	2	cachin	g for the surface.	
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0"				
		Bit[9]=1: address bit[10] needs to be "0				
	Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7 Enable Skip Caching					
	-	Default Value:		0b		
		Access:		R/W	J	
		Enable for the Skip cache mechanism		1		
		0: Not enabled				
		1: Enabled for LLC				



	VEBOX_MOCS_40 - VEBOX MOCS Regi	ster40		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if col 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_41 - V	EBOX MOCS Regis	ster4	41
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003B			
Size (in b	oits):	32			
Address:		0CBA4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir		cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		1. Enabled for ELC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		VEBOX_MOCS_42 - V	EBOX MOCS Regis	ster	42
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032			
Size (in b	oits):	32			
Address:		0CBA8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		(عار ، ،	
		000: Use the global page faulting mod 001-111: Reserved	ie irom context descriptor (dei	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism		I	
		0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_42 - VEBOX MOCS Regi	ster42	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache i line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if colon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)	



		VEBOX_MOCS_43 - V	EBOX MOCS Regis	ster	43
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036			
Size (in b	oits):	32			
Address:		0CBACh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_43 - VEBOX MOCS Regi	ister43		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_44 - V	EBOX MOCS Regis	ster	14	
Register	Space:	MMIO: 0/2/0				
Source:	Source: BSpec					
Default \	vefault Value: 0x0000003A					
Size (in b	oits):	32				
Address:		0CBB0h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
This fields controls the page faulting mode that will be used in the memory interfact the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	VEBOX_MOCS_44 - VEBOX MOCS Regis	ster44		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_45 - V	EBOX MOCS Regis	ster4	15	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000033					
Size (in b	oits):	32				
Address:		0CBB4h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_46 - V	EBOX MOCS Regis	ster46		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037				
Size (in b	oits):	32				
Address:		0CBB8h				
MOCS re	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
=	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory interface block for		
		the given request coming from this sur				
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)		
		001-111. Reserved				
=	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin	g. Outcome overrides the LLC	caching for the surface.		
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0"				
		Bit[9]=1: address bit[10] needs to be "(Bit[10]=1: address bit[11] needs to be				
		Sitting 1: address sitting needs to be	o to cache in target			
=	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		VEBOX_MOCS_47 - V	EBOX MOCS Regis	ster47		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003B				
Size (in b	oits):	32				
Address:		0CBBCh				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
-	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory interface block for		
		the given request coming from this sur				
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	iult)		
		oo i- i i i. Neserved				
•	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin		caching for the surface.		
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'				
		Bit[10]=1: address bit[10] needs to be	9			
			o to cacino in tanget			
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



	VEBOX_MOCS_47 - VEBOX MOCS Regist	ter47			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache is r line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	nissed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. If a particular allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if cohe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	rent cycle)			



		VEBOX_MOCS_48 - V	EBOX MOCS Regis	ster4	48
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030			
Size (in b	oits):	32			
Address:		0CBC0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		o (+)	
		001-111: Reserved	le Irom context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit	_	cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	VEBOX_MOCS_48 - VEBOX MOCS Register48 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_49 - V	EBOX MOCS Regis	ster49		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000034				
Size (in b	oits):	32				
Address:		0CBC4h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved	,			
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting m		emory interface block for		
		the given request coming from this sur		1.3		
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)		
		oo i iii keserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin		caching for the surface.		
		If "0" - than corresponding address bit				
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'				
		Bit[10]=1: address bit[11] needs to be	3			
	7	Enable Skip Caching		1		
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled 1: Enabled for LLC				
		1. LITADIEU TOT LLC				



	VEBOX_MOCS_49 - VEBOX MOCS Regi	ster49		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache i line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_50 - V	EBOX MOCS Regis	ster!	50
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000038			
Size (in b	oits):	32			
Address:		0CBC8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	VEBOX_MOCS_50 - VEBOX MOCS Regi	ister50		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache i line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_51 - V	EBOX MOCS Regis	ster	51
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031			
Size (in b	oits):	32			
Address:		0CBCCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		4\	
		000: Use the global page faulting mod 001-111: Reserved	ie irom context descriptor (der	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_51 - VEBOX MOCS Regi	ster51		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	01b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if col 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	herent cycle)		



		VEBOX_MOCS_52 - V	EBOX MOCS Regis	ster!	52
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032			
Size (in b	oits):	32			
Address:		0CBD0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		\l+\	
		001-111: Reserved	le Ironi context descriptor (dere	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit		cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



	VEBOX_MOCS_52 - VEBOX MOCS Reg	gister52		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able more likely to generate HITs, hence need to be replaced least ofte 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_53 - V	EBOX MOCS Regis	ster!	53
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036			
Size (in b	oits):	32			
Address:		0CBD4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		l+\	
		001-111: Reserved	le Ironi context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit		cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	VEBOX_MOCS_53 - VEBOX MOCS Register53 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_54 - V	EBOX MOCS Regis	ster5	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CBD8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting m		emory	interface block for
		the given request coming from this su		1.5	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i iii keserved			
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin		caching	for the surface.
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[10] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. LITADIEU TOT LLC			



	VEBOX_MOCS_54 - VEBOX MOCS Regi	ster54		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache i line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_55 - V	EBOX MOCS Regis	ster	55
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000033			
Size (in b	oits):	32			
Address:		0CBDCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (deta	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir	_	cachin	g for the surface.
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/V	V
		Enable for the Skip cache mechanism 0: Not enabled			
		1: Enabled for LLC			
		2.135164 101 226			



	VEBOX_MOCS_55 - VEBOX MOCS Regi	ister55		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_56 - V	EBOX MOCS Regis	ster!	56
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037			
Size (in b	oits):	32			
Address:		0CBE0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs bit[1	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_57 - V	EBOX MOCS Regis	ster!	57
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B			
Size (in b	oits):	32			
Address:		0CBE4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching		-	
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



		VEBOX_MOCS_58 - V	EBOX MOCS Regis	ster58	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032			
Size (in b	oits):	32			
Address:		0CBE8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
-	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this sur			
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	ault)	
		oo i- i i i. Neserved			
•	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0"			
		Bit[9]=1: address bit[10] needs to be "(Bit[10]=1: address bit[11] needs to be			
			o to cashe in tanget		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	VEBOX_MOCS_58 - VEBOX MOCS Register58 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_59 - V	EBOX MOCS Regis	ster	59	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x00000036				
Size (in b	oits):	32				
Address:		0CBECh				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for				
		the given request coming from this su		10		
		000: Use the global page faulting mod 001-111: Reserved	ie from context descriptor (defa	auit)		
	10:8	Skip Caching control			4	
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachir	_	cachin	g for the surface.	
		If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0				
		Bit[9]=1: address bit[10] needs to be "				
		Bit[10]=1: address bit[11] needs to be				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/V	V	
		Enable for the Skip cache mechanism 0: Not enabled				
		1: Enabled for LLC				
		2.135164 101 226				



6	VEBOX_MOCS_59 - VEBOX MOCS Register59 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_60 - V	EBOX MOCS Regis	ster60	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0CBF0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting mode that will be used in the memory interface block for			
		the given request coming from this su		10	
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	auit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin	-	caching for the surface.	
		If "0" - than corresponding address bit			
		Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0'			
		Bit[10]=1: address bit[11] needs to be			
	7	Enable Skip Caching			_
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		1. Enabled for ELC			
					_



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		VEBOX_MOCS_61 - V	EBOX MOCS Regis	ster	61
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033			
Size (in b	oits):	32			
Address:		0CBF4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	,		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n		emory	interface block for
		the given request coming from this su 000: Use the global page faulting mod		ol+\	
		001-111: Reserved	le Irom context descriptor (dere	iuit)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit		cachin	g for the surface.
		Bit[8]=1: address bit[9] needs to be "0			
		Bit[9]=1: address bit[10] needs to be "			
		Bit[10]=1: address bit[11] needs to be	"0" to cache in target		
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



VEBOX MOCS Register62

		VEBOX_MOCS_62 - V	EBOX MOCS Regis	ster	62		
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x00000037					
Size (in bits): 32							
Address:		0CBF8h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:	000b)00b			
		Access:	R/W				
		This fields controls the page faulting mode that will be used in the memory interface block for					
		the given request coming from this surface:					
		000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
		eer rinkeserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.					
		If "0" - than corresponding address bit value is don't care					
		Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target					
		Bit[10]=1: address bit[11] needs to be "0" to cache in target					
7		Enable Skip Caching					
		Default Value:		0b			
		Access:		R/V	V		
		Enable for the Skip cache mechanism 0: Not enabled					
		1: Enabled for LLC					
		2.135164 101 226					



	VEBOX_MOCS_62 - VEBOX MOCS Re	gister62			
6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



VEBOX MOCS Register63

		VEBOX_MOCS_63 - V	EBOX MOCS Regis	ster	63			
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default \	Value:	0x0000003B						
Size (in bits): 32								
Address:		0CBFCh						
MOCS r	egister							
DWord	Bit		Description					
0	31:15	Reserved						
		Default Value:	0000000000000000b					
		Access:	RO					
	14	Reserved1						
		Default Value:			0b			
		Access:		RO				
	13:11	Page Faulting Mode						
		Default Value:		000b				
		Access:		R/W				
		This fields controls the page faulting mode that will be used in the memory interface block for						
		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default)						
		001-111: Reserved						
	10:8	Skip Caching control						
		Default Value:	000b					
		Access:		R/W				
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.						
		If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target						
		Bit[9]=1: address bit[10] needs to be "0" to cache in target						
		Bit[10]=1: address bit[11] needs to be "0" to cache in target						
	7	Enable Skip Caching						
		Default Value:		0b				
		Access:		R/W	V			
		Enable for the Skip cache mechanism						
		0: Not enabled						
		1: Enabled for LLC						



6	Dont allocate on miss						
	Default Value:	0b					
	Access: R/W						
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the					
5:4	LRU management						
	Default Value:	11b					
	Access:	R/W					
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved						
3:2	Target Cache						
	Default Value:	10b					
	Access:	R/W					
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed						
1:0	LLC/eDRAM cacheability control						
	Default Value:	11b					
	Access:	R/W					
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)					



VEBOX TLB Control Register

		VTCR - '	VEBOX TLB Conti	rol Registe	r
Register	Space	e: MMIO: 0/2/0			
Default Value: 0x00000000					
Size (in bits): 32					
Address:		04270h			
DWord	Bit		Description	on	
0	31:1	Reserved			
		Default Value:	000000000000000000000000000000000000000	d000000000b	
		Access:	RO		
	0	Invalidate TLBs on the	corresponding Engine		
		Default Value:			0b
		Access:			R/W
		invalidation is complete. corresponding engine's I	the TLBs for the associated e To ensure proper invalidation HW pipeline is flushed and cluarantee the proper invalidation	n of the TLBs, SW I eared from all its r	nas to ensure the



VEBX Context Element Descriptor (High Part)

VEBX_CTX_EDR_H - VEBX Context Element Descriptor (High Part)						
Register Space: MMIO: 0/2/0						
Default Value:	0x0	0000000				
Size (in bits):						
Address:	044	C4h				
DWord	DWord Bit Description					
0	0 31:0 VEBX Context Element Descriptor (High Part)					
		Default Value:	0000000h			
		Access:	R/W			



VEBX Context Element Descriptor (Low Part)

VEBX_C	TX_ED	R_L - VEBX Context Element	Descriptor (Low Part)			
Register Space:	Register Space: MMIO: 0/2/0					
Default Value:	0x0	0000009				
Size (in bits):	32					
Address:	044	C0h				
DWord	Bit	Description	on			
0	31:0	VEBX Context Element Descriptor (Low Part)				
		Default Value:	0000009h			
		Access:	R/W			



VEBX Context Element Descriptor (Low Part)

VEBX_CTX	CEDR_L	- VEBX Conte	ext Element Descriptor (Low Part)
Register Space:	MMIO: 0/	/2/0	
Source:	BSpec		
Default Value:	0x000000	09	
Size (in bits):	32		
Address:	044C0h		
DWord	Bit		Description
0	31:0	VEBX Context Eleme	nt Descriptor
		Default Value:	0000009h
		Access:	R/W



VEBX Fault Counter

		VEBX_FAULT_CNTR	- VEBX Fault Counter			
Register Space: MMIO: 0/2/0						
Default V	alue:	0x00000000				
Size (in bi	ts):	32				
Address: 045C0h						
DWord	Bit		Description			
0	31:0	VEBX Fault Counter				
		Default Value:	0000000h			
Acc		Access:	RO			
		This counter only applies to advance context when fault and stream mode is selected.				



VEBX Fixed Counter

		VEBX_FIXED_CNT	R - VEBX Fixed Counter	
Register Space: MMIO: 0/2/0				
Default V	alue:	0x00000000		
Size (in bi	ts):	32		
Address: 045C4h				
DWord	Bit		Description	
0	31:0	VEBX Fixed Counter		
		Default Value:	0000000h	
Acc		Access:	RO	
This counter only applies to advance context when fault and stream mode is selected.				



VEBX LRA 0

		VEBX_LRA_0 - \	/EBX LRA 0			
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x6F201	F00				
Size (in bits):	32					
Address:	04A80h					
DWord	Bit		Description			
0	31:24	VEBX LRA1 Max				
		Default Value:	01101111b			
		Access:	R/W			
		Maximum value of programmable LRA1.				
	23:16	VEBX LRA1 Min				
		Default Value:	00100000Ь			
		Access:	R/W			
		Minimum value of programmable LRA1.				
	15:8	VEBX LRA0 Max				
		Default Value:	00011111b			
		Access:	R/W			
		Maximum value of programi	mable LRA0.			
	7:0	VEBXLRA0 Min				
		Default Value:	00000000ь			
		Access:	R/W			
		Minimum value of programm	nable LRA0.			



VEBX LRA 1

		VEBX_LRA_1 - V	/EBX LRA 1			
Register Space:	MMIO: ()/2/0				
Source:	BSpec					
Default Value:	0x0600E	F70				
Size (in bits):	32					
Address:	04A84h					
DWord	Bit		Description			
0	31:30	Reserved				
		Default Value:		00b		
		Access:		RO		
	29:28	VECS				
		Default Value:		00b		
		Access:		R/W		
		Which LRA should VECS use.				
	27:26	VFW				
		Default Value:		01b		
		Access:		R/W		
		Which LRA should VFW use.				
	25:24	VEO				
		Default Value:		10b		
		Access:		R/W		
		Which LRA should VEO use.				
-	15:8	VEBXLRA2 Max				
		Default Value:	10111111b			
		Access:	R/W			
		Minimum value of programmable LRA2.				
_	7:0	VEBXLRA2 Min				
		Default Value:	01110000b			
		Access:	R/W			
		Minimum value of programm	nable LRA2.			



VEBX PDP0/PML4/PASID Descriptor (High Part)

VEBX_C	TX_PI	DPO_H - VEBX PDP0/PML4/P	ASID Descriptor (High
		Part)	
Register Space:	: MI	MIO: 0/2/0	
Default Value:	0x	0000000	
Size (in bits):	32		
Address:	04	4CCh	
DWord	Bit	Description	on
0	31:0	VEBX PDP0/PML4/PASID Descriptor (High Pa	rt)
		Default Value:	0000000h
		Access:	R/W



VEBX PDP0/PML4/PASID Descriptor (Low Part)

VEBX_CTX_PDP0_L - VEBX PDP0/PML4/PASID Descriptor (Low				
		Part)		
Register Space:	M	MIO: 0/2/0		
Default Value:	e: 0x00000000			
Size (in bits):	32			
Address:	04	4C8h		
DWord	Bit	Descriptio	n	
0	31:0	VEBX PDP0/PML4/PASID Descriptor (Low Part)		
		Default Value:	00000000h	
		Access:	R/W	



VEBX PDP1 Descriptor Register (High Part)

VEBX_C1	TX_PD	P1_H - VEBX PC	DP1 Descripto	r Register (High Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044[D4h		
DWord	Bit		Descriptio	n
0	31:0	VEBX PDP1 Descriptor	Register (High Part)	
		Default Value:		0000000h
		Access:		R/W



VEBX PDP1 Descriptor Register (Low Part)

VEBX_C	TX_PD	P1_L - VEBX PDP1	Descripto	r Register (Low Part)
Register Space:	MMI	O: 0/2/0		
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	0440	00h		
DWord	Bit		Descriptio	n
0	31:0	VEBX PDP1 Descriptor Regis	ter (Low Part)	
		Default Value:		0000000h
		Access:		R/W



VEBX PDP2 Descriptor Register (High Part)

VEBX_C1	TX_PD	P2_H - VEBX	PDP2 Descripto	r Register (High Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044[DCh		
DWord	Bit		Description	n
0	31:0	VEBX PDP2 Descript	tor Register (High Part)	
		Default Value:		0000000h
		Access:		R/W



VEBX PDP2 Descriptor Register (Low Part)

VEBX_C	TX_PD	P2_L - VEBX PDP2	Descripto	r Register (Low Part)
Register Space:	MMI	O: 0/2/0		
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	0440	08h		
DWord	Bit		Descriptio	n
0	31:0	VEBX PDP2 Descriptor Regis	ter (Low Part)	
		Default Value:		0000000h
		Access:		R/W



VEBX PDP3 Descriptor Register (High Part)

VEBX_CT	X_PD	P3_H - VEBX PDF	P3 Descripto	r Register (High Part)
Register Space:	MM	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	044	E4h		
DWord	Bit		Descriptio	n
0	31:0	VEBX PDP3 Descriptor Re	gister (High Part)	
		Default Value:		0000000h
		Access:		R/W



VEBX PDP3 Descriptor Register (Low Part)

VEBX_C	TX_PD	P3_L - VEBX PDP3	Descripto	r Register (Low Part)
Register Space:	MMI	O: 0/2/0		
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	044E	0h		
DWord	Bit		Descriptio	n
0	31:0	VEBX PDP3 Descriptor Regi	ister (Low Part)	
		Default Value:		0000000h
		Access:		R/W



VECS CSB Fifo Status Register

VECS_CSB_FSR - VECS CSB Fifo Status Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 0C5D4h

Name: VECS CSB Fifo Status Register

ShortName: VECS_CSB_FSR

This RO register holds status of the CSB fifo.

This NO register holds status of the CSB ino.				
DWord	Bit	Description		
0	31	Not Empty		
		Access:	RO	
	30:13	Reserved		
	12:8	FIFO Maximum Occupancy Count		
	7:5	Reserved		
	4:0	FIFO Occupancy Count		
		Access:	RO	



Vendor Identification

	VID	2_0_2_0_PCI - \	Vendo	r Identification
Register Space:	PCI: 0/2,	′0		
Source:	BSpec			
Default Value:	80000x0	086		
Size (in bits):	16			
Address:	00000h			
This register com	bined with tl	ne Device Identification	register un	iquely identifies any PCI device.
DWord	Bit			Description
0	15:0	Vendor Identification	Number	
		Default Value:		100000010000110b
		Access:		RO
		PCI standard identifica	ation for Int	tel.



VEO Current Pipe 0 XY Register

VEO_CURRENTO_XY - VEO Current Pipe 0 XY Register

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 08854h

ShortName: VEO0_CURRENT0_XY

Address: 08954h

ShortName: VEO1_CURRENT0_XY

		<u> </u>		
DWord	Bit	Description		
0	31:30	Reserved		
	29:16	Current Input Pipe 0 X		
		Default Value:	0h	
	15	Reserved		
	14:0	Current Input Pipe 0 Y		
		Default Value:	0h	



VEO DN Pipe 0 XY Register

VEO_DN0_XY - VEO DN Pipe 0 XY Register

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 0884Ch

ShortName: VEO0_DN0_XY

Address: 0894Ch

ShortName: VEO1 DN0 XY

DWord	Bit	Description	l e e e e e e e e e e e e e e e e e e e
0	31:30	Reserved	
	29:16	DN Pipe 0 X	
		Default Value:	0h
		dn_input_x[13:0]	
	15	Reserved	
	14:0	DN Pipe 0 Y	
		Default Value:	0h
		dn_input_y[14:0]	<u>.</u>



VEO DN Pipe 1 XY Register

VEO_DN1_XY - VEO DN Pipe 1 XY Register

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 08850h

ShortName: VEO0_DN1_XY

Address: 08950h

ShortName: VEO1 DN1 XY

DWord	Bit	Descri	Description	
0	31:30	Reserved		
	29:16	DN Pipe 1 X		
		Default Value:	0h	
	15	Reserved		
	14:0	DN Pipe 1 Y		
		Default Value:	0h	



VEO DV Count Register

VEO_DV_COUNT - VEO DV Count Register						
Register Space:	MMIC	0: 0/2/0				
Source:	Video	EnhancementCS				
Default Value:	0x000	00000				
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	08844	lh				
ShortName:	VEO0	_DV_COUNT				
Address:	08944	lh				
ShortName:	VEO1	_DV_COUNT				
DWord	Bit	Description				
0	31:24	Pipe1 Motion History DV/Hold Maxcount				
		Default Value:	0h			
	23:16	Pipe1 Pixel History DV/Hold Maxcount				
		Default Value: 0h				
	15:8	15:8 Pipe0 Motion History DV/Hold Maxcount				
		Default Value: 0h				
	7:0	Pipe0 Pixel History DV/Hold Maxcount				
		Default Value:	0h			



VEO DV Hold Register

	VEO	_DVHOLD - VEO DV Hold Register	•			
Register Space:	MMIO: 0,					
Source:		nancementCS				
Default Value:	0x000000	000				
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	0885Ch					
ShortName:	VEO0_DV	/HOLD				
Address:	0895Ch					
ShortName:	VEO1_DV	/HOLD				
Datavalid/Hold signa						
DWord	Bit	Description				
0	31	vdn_p0_veo_pixel_dv				
		Default Value:	0h			
	30	veo_vdn_p0_pixel_hold				
		Default Value:	0h			
	29	vdn_p0_veo_mh_dv				
		Default Value:	0h			
	28	veo_vdn_p0_mh_hold				
		Default Value:	0h			
	27	vdn_p0_veo_bne_luma_dv				
		Default Value:	0h			
	26	veo_vdn_p0_bne_luma_hold				
		Default Value:	0h			
	25	vdn_p0_veo_bne_chroma_dv				
		Default Value:	0h			
	24 veo_vdn_p0_bne_chroma_hold					
	Default Value: 0h					
	23 vdi_p0_veo_pixel_dv					
		Default Value:	0h			
	22	veo_vdi_p0_pixel_hold				
		Default Value:	0h			
	21	vdi_p0_veo_stmm_dv				



VFO	DVHOLD - VEO DV Hold Register	what's inside
120	Default Value:	0h
20	veo_vdi_p0_stmm_hold	
20	Default Value:	0h
19	vdi_p0_veo_fmd_dv	<u></u>
	Default Value:	0h
18	veo_vdi_p0_fmd_hold	
	Default Value:	0h
17	iecp_p0_veo_dv	
	Default Value:	0h
16	veo_iecp_p0_hold	
	Default Value:	0h
15	vdn_p1_veo_pixel_dv	
	Default Value:	0h
14	veo_vdn_p1_pixel_hold	
	Default Value:	0h
13	vdn_p1_veo_mh_dv	
	Default Value:	0h
12	veo_vdn_p1_mh_hold	
	Default Value:	0h
11	vdn_p1_veo_bne_luma_dv	
	Default Value:	0h
10	veo_vdn_p1_bne_luma_hold	
	Default Value:	0h
9	vdn_p1_veo_bne_chroma_dv	
	Default Value:	0h
8	veo_vdn_p1_bne_chroma_hold	
	Default Value:	0h
7	vdi_p1_veo_pixel_dv	
	Default Value:	0h
6	veo_vdi_p1_pixel_hold	
	Default Value:	0h
5	vdi_p1_veo_stmm_dv	
	Default Value:	0h
4	veo_vdi_p1_stmm_hold	
	Default Value:	0h



VEO_DVHOLD - VEO DV Hold Register					
	3	vdi_p1_veo_fmd_dv			
		Default Value:	0h		
	2 veo_vdi_p1_fmd_hold				
		Default Value:	0h		
	1 iecp_p1_veo_dv				
		Default Value:	0h		
	0	veo_iecp_p1_hold			
		Default Value:	0h		



0h

VEO IECP DV Count Register

7:0

VEC	_IECP_DV_C	OUNT - VEO IECP DV Count	Register			
Register Space:	MMIO: 0/2/0					
Source:	VideoEnhanceme	ntCS				
Default Value:	0x00000000					
Access:	RO					
Size (in bits):	32					
Trusted Type:	1					
Address:	08848h	08848h				
ShortName:	VEO0_IECP_DV_C	DUNT				
Address:	08948h					
ShortName:	VEO1_IECP_DV_C	DUNT				
DWord	Bit	Description				
0	31:24	IECP DV/Hold Maxcount				
		Default Value:	0h			
	23:16	DI/FMD DV/Hold Maxcount				
		Default Value:	0h			
	15:8	DI/STMM DV/Hold Maxcount				
		Default Value:	0h			

DI Pixel DV/Hold Maxcount

Default Value:



VEO Previous Pipe 0 XY Register

VEO_PREVIOUS0_XY - VEO Previous Pipe 0 XY Register

Register Space: MMIO: 0/2/0

Source: VideoEnhancementCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 08858h

ShortName: VEO0_PREVIOUS0_XY

Address: 08958h

ShortName: VEO1 PREVIOUS0 XY

3110	rtivarrie. v	LOT_FREVIOU3U_XT			
	DWord	Bit	Description		
	0	31:30	Reserved		
		29:16	Previous Input Pipe 0 X		
			Default Value:	0h	
		15	Reserved		
		14:0	Previous Input Pipe 0 Y		
			Default Value:	0h	



VEO State Register

		VEO_STATE - VEO State Register				
Register Spa	ice:	MMIO: 0/2/0				
Source:		VideoEnhancementCS				
Default Valu	e:	0x00048000				
Access:		RO				
Size (in bits):	•	32				
Trusted Type	e:	1				
Address:		08840h				
ShortName:		VEO0_STATE				
Address:		08940h				
ShortName:		VEO1_STATE				
Data valids	and holds	for the statistics interface				
DWord	Bit	Description				
0	31	iecp_p0_veo_his_dv				
		Default Value:	0h			
	30	iecp_p0_veo_skin_dv				
		Default Value:	0h			
	29	iecp_p0_veo_rgb_his_dv				
		Default Value:	0h			
	28	iecp_p0_veo_out_dist_dv				
		Default Value:	0h			
	27	iecp_p1_veo_his_dv				
		Default Value:	0h			
	26	iecp_p1_veo_skin_dv				
		Default Value:	0h			
	25	iecp_p1_veo_out_dist_dv				
		Default Value:	0h			
24		veo_iecp_p0_rgb_his_hold				
		Default Value:	0h			
		Reserved				
	22:19	VSC_FSM_State				
		Default Value:	0h			
		State of the VEO_VSC_CNTRL state machine				



VEO_STATE - VEO State Register					
18:16	GAV Command Credit Count				
	Value		Name		
	4h [Default]				
15:12	GAV Data Credit Count				
	Value Name				
	8h [Default]				
11:8	Reserved				
	Format:		MBZ		
7:0	GAV Stall Clk Cnt Max				
	Default Value: 0h				
	The longest stall from GAV since the beginning of the frame.				



Vertex Fetch Context Offset

VF_CXT_OFFSET - Vertex Fetch Context Offset						
Register	Space	e: MMIO: 0/2/0	: MMIO: 0/2/0			
Source:		RenderCS				
Default \	/alue:	0x00001EC0				
Access:		R/W				
Size (in b	oits):	32				
Address:		021BCh				
DWord	Bit		Description			
0	31:6	VF Offset				
		Format:		U26		
		This field indicates the offset (64bytes granular) in to the logical rendering context to which Vertex Fetch unit context is save/restored. This field register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle) and RC6 is disabled. One way to program this register is via Load Register Immediate command in the ring buffer as part of initialization sequence.				
		Value	Name	Description		
		7Bh	7Bh [Default]			
	5:0	Reserved				
		Format:		MBZ		



VE SFC Forced Lock Acknowledgement Register

			LOCK_ACK - VE SFC Forced Lock owledgement Register
Register	Space	e: MMIO: 0/2/0	
Source:		VideoEnhancementCS	S
Default \	Value:	0x00000000	
Access:		RO	
Size (in l	oits):	32	
Address	:	08818h	
DWord	Bit		Description
0	31:1	Reserved	<u>-</u>
		Format:	MBZ
	0	VE_SFC_FORCED_LOCK_ACK	(
		Format:	U1
		be polled by driver. This bit in it has sent that signal to SFC. changed anymore. Driver wil	ardware and it has to be clear by hardware as well. This bit is going to ndicates that VE has received MFX_SFC_Forced_Lock from driver and . Once this bit is set, it indicates SFC status (lock or unlock) will not be I be safe to start the reset process after this bit is set. Hardware has to de-assert VE_SFC_Forced_Lock as well.



VE SFC Forced Lock Register

	V	E_SFC_FORCED_LOCK - VE SFC Force	ed Lock Register		
Register	er Space: MMIO: 0/2/0				
Source:		VideoEnhancementCS			
Default \	/alue:	0x00000000			
Access:		WO			
Size (in b	oits):	32			
Address:		0881Ch			
DWord	Bit	Description			
0	31:1	Reserved			
		Format:	MBZ		
	0	VE_SFC_FORCED_LOCK			
		Format:	U1		
		This bit can only be set by driver and it has to be clear by d before issuing the software (watchdog timer) reset. It tells V happen. VE then issues a forced lock to SFC. If SFC is curren itself from VE. If SFC is NOT currently locked to VE, SFC show VE. Driver needs to clear this bit after the software reset sequence.	EBox that a software reset is going to tly locked to VE, SFC should not unlock ald not accept the lock request from		

Command Reference: Registers



VE VFW SFC Usage Register

		VE_SFC_USAGE - VE VF	W SFC Usage F	Register
Register Space: MMIO: 0/2/0				
Source:		VideoEnhancementCS		
Default \	/alue:	0x00000000		
Access:		RO		
Size (in b	oits):	32		
Address: 08814h				
DWord	Bit		Description	
0	31:1	Reserved		
		Format:	MBZ	
	0	VE_SFC_USAGE		
		Format:		U1
This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicate SFC is currently locked to VE. This bit should be set after SFC accepts the lock request from VE. This bit should be clear once SFC finishes the workload and unlocked from VEBox. In case a res happens on MFX, this bit must be reset once a new workload is received				ts the lock request from VE. ed from VEBox. In case a reset



VF Scratch Pad

			VF	SKPD - VF Scratch Pad
Register	Space:	N	1MIO: 0/2/0	
Source:			enderCS	
Default \	/alue:	0	x00000000	
Access:		R	/W	
Size (in b	oits):	3	2	
Address:		0	2470h	
Address:		0	83A8h-083ABh	
DWord	Bit			Description
0	31:16	Mask B	its	
		Format	::	Mask[15:0]
		Must b	e set to modify o	corresponding bit in Bits 15:0. (All bits implemented)
	15	Reserve	ed	
		Format	: :	PBC
	14:13	Reserve	ed	
		Format	t:	PBC
	12	Reserve	ed	
		Format	t:	PBC
	11	Reserve	ed	
		Format	t:	PBC
•	10	Reserve	ed	
		Format	t:	PBC
	9	Reserve	ed	<u> </u>
		Format	:	PBC
•	8	Reserve	ed	
		Format	t:	PBC
	7	Reserve	ed	
		Format	t:	PBC
	6	Autosti	rip Disable	
		Format		U1
		Value	Name	Description
		0h	Enable	The VF can generate "autostrip" primitives from TRILIST inputs (if/when
		011	[Default]	possible).
		1h	Disable	VF will not generate "autostrip" primitives.



			VFSKPD - VF Scratch F	Pad	
5	TLB Prefectch Enable				
	Format: U1				
			_		
	Value	Name		scription	
	0h	Disable [Default]	data and four or fewer vertex buff	LB when it is fetching sequential vertex ers are valid.	
	1h	Enable	VF will disable prefetch of TLB ent	ries.	
4	Reserve	ed			
	Format	t:		PBC	
3	Reserve	ed			
	Format	t:		PBC	
2	Vertex	Cache Imp	icit Disable Inhibit		
	Format	t:		U1	
	Value	Name	Desc	ription	
	0h	reame		tial index or Prim ID is a valid Element.	
		[Default]	, mon tr to albasis too mion bequei		
	1h		VF never implicitly disables the vertex Cache when required.	cache. Software must disable the VS0	
1	Disable				
	Value	Name	Desc	cription	
	0h	[Default]	Cache will check for data in cache be	efore making a request to memory	
	1h		Always re-fetch new data from mem	ory.	
	Programming Notes				
	Note that the Disable Multiple Miss Read squash bit must be cleared for Disable Over Fetch Cache to be set.				
0	Disable	Multiple N	liss Read squash		
	Format	t:	Disable		
	Value	Nama	Dana		
	Value 0h	Name		ription	
	Un	[Default]	Allow VF to squash reads that are to t requests.	ne same cacheline for vertex buπer	
	1h		Disallow VF from squashing reads tha buffer requests.	t are to the same cacheline for vertex	



VFW Credit Count Register

		VFW_CREDIT_CNT - VFW Credit Count Register			
Register Space: MMIO: 0/2/0					
Source:		VideoEnhancementCS			
Default \	Value:	: 0x00000004			
Access:		RO			
Size (in b	oits):	32			
Trusted	Type:	1			
Address: 08810h					
ShortName: VFW0_CREI		VFW0_CREDIT_CNT			
Address		08910h			
ShortNa	me:	VFW1_CREDIT_CNT			
DWord	Bit	Description			
0	31:8	Reserved			
	7:0	Credit Count			
		The number of outstanding credits between VFW and GAV. If zero VEBOX cannot proceed du			
		GAV not releasing credits.			
		Value Name			
		4h [Default]			



VGA_CONTROL

VGA_CONTROL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x80000000

Access: R/W Size (in bits): 32

Address: 41000h-41003h
Name: VGA Control
ShortName: VGA_CONTROL

Valid Projects:

Power: PG0 Reset: global

Restriction

VGA requires panel fitting to be enabled. VGA is always connected to pipe A. VGA display should only be enabled if all display planes other than VGA are disabled.

DWord	Bit	Description				
0	31	VGA Display Disable This bit will disable the VGA compatible display mode. It has no effect on VGA register or A0000-BFFFF memory aperture accesses which are controlled by the PCI configuration and VGA I/O register settings.				
		Value		N	ame	
		0b	Enable			
		1b	Disable [Default	:]		
			R	Restriction		
		The VGA SR01 screen off bit must be programmed when enabling and disabling VGA. See the VGA Registers document.				
	30:27	Reserved				
		Format:			PBC	
	26	VGA Border Enable This bit determines if the VGA border areas are included in the active display area. The border will be scaled along with the pixel data.				
		Value			Name	
0b Disab			Disable			
1b Enable						
	25	Reserved				
		Format:			PBC	



VGA_CONTROL 24 **Pipe CSC Enable Description** This bit enables pipe color space conversion for the VGA pixel data. **Value Name** 0b Disable 1b Enable 23:21 Reserved Format: **PBC** 20 Legacy 8Bit Palette En This bit affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the 8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. This provides backward compatibility for original VGA programs as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register MMIO path. **Value Name** 0b 6 bit DAC 1b 8 bit DAC Reserved 19 Reserved 18 17:16 Reserved PBC Format: 15:12 **Reserved** 11:8 Reserved 7:6 **Blink Duty Cycle** Controls the VGA text mode blink duty cycle relative to the VGA cursor blink duty cycle. **Value** Name **Description** 00b 100% 100% Duty Cycle, Full Cursor Rate 25% 01b 25% Duty Cycle, 1/2 Cursor Rate 10b 50% 50% Duty Cycle, 1/2 Cursor Rate 75% 11b 75% Duty Cycle, 1/2 Cursor Rate 5:0 **VSYNC Blink Rate** Controls the VGA blink rate in terms of the number of VSYNCs per on/off cycle. **Programming Notes** Program with (VSYNCs/cycle)/2-1

Command Reference: Registers



VIC Virtual page Address Registers

VICTLB_VA - VIC Virtual page Address Registers

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 04900h-04903h

These registers are directly mapped to the current Virtual Addresses in the VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB.)

DWord	Bit	Description		
0	31:12	Address		
		Format:	GraphicsAddress[31:12]	
Page virtual address.			SS.	
	11:0	Reserved		
		Format:		MBZ



VIDEO_DIP_CTL

VIDEO_DIP_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60200h-60203h

Name: Transcoder A Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61200h-61203h

Name: Transcoder B Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62200h-62203h

Name: Transcoder C Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_C

Valid Projects:

Power: PG2 Reset: soft

Address: 6F200h-6F203h

Name: Transcoder EDP Video Data Island Packet Control

ShortName: VIDEO_DIP_CTL_EDP

Valid Projects:

Power: PG1 Reset: soft

Each type of Video DIP will be sent once each frame while it is enabled.

Restriction

Transcoder EDP going to DDI A supports only VSC DIP.

 DWord
 Bit
 Description

 0
 31:29
 Reserved



VIDEO_DIP_CTL					
28	Reserved				
27	Reserved				
26:25	6:25 Reserved				
24	Reserved				
23:21	Reserved				
20	VDIP Enable VSC				
	Value	of the Video Stream Configuration DIP. Name			
	0b	Disable VSC DIP			
	1b	Enable VSC DIP			
	ID .	LIIADIE VSC DIF			
		Restriction			
		th DisplayPort. VSC should be enabled prior to enabling PSR or d to transmit stereo 3D related information.			
19:17	Reserved				
	DIPs in that much of the pay VIDEO_DIP_GCP register inst	of the General Control Packet (GCP) DIP. GCP is different from other load is automatically reflected in the packet, and therefore there is a ead of DIP data buffers for GCP.			
	Value	Name			
	0b	Disable GCP DIP			
	1b	Enable GCP DIP			
		Restriction			
	11	HDMI when the bits per color is not equal to 8. GCP must be RANS_DDI_FUNC_CTL for HDMI with bits per color not equal to 8 TRANS_DDI_FUNC_CTL			
15:13	Reserved				
12	VDIP Enable AVI This bit enables the output of	of the Auxiliary Video Information DIP.			
	Value	Name			
	0b	Disable AVI DIP			
	1b	Enable AVI DIP			
		Restriction			
	Only enable with HDMI.	RESULCTION			
11:9	Reserved				
11.3	INCIGE VEW				



			What's inside		
		1	VIDEO_DIP_CTL		
	8	VDIP Enable VS			
		·	of the Vendor Specific (VS) DIP.		
		Value	Name		
		0b	Disable VS DIP		
		1b	Enable VS DIP		
			Restriction		
-		Only enable with HDMI.			
_	7:5	Reserved			
	4	VDIP Enable GMP This bit enables the output of	of the Gamut Metadata Packet (GMP) DIP. GMP can be enabled with		
		either DisplayPort or HDMI.			
		Value	Name		
		0b	Disable GMP DIP		
		1b	Enable GMP DIP		
			Restriction		
-			anscoder EDP going to DDI A.		
-	3:1	Reserved			
	0	VDIP Enable SPD			
		· ·	of the Source Product Description (SPD) DIP.		
		Value	Name		
		0b	Disable SPD DIP		
		1b	Enable SPD DIP		
			Restriction		
		Only enable with HDMI.	TCS (TCC)		
		Uniy enable with huivil.			



VIDEO DIP DATA

VIDEO_DIP_DATA

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60220h-6023Fh

Name: Transcoder A Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 60260h-6027Fh

Name: Transcoder A Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 602A0h-602BFh

Name: Transcoder A Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 602E0h-602FFh

Name: Transcoder A Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 60320h-60343h

Name: Transcoder A Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_A_*

Valid Projects:

Power: PG2 Reset: soft



VIDEO DIP DATA

Address: 61220h-6123Fh

Name: Transcoder B Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 61260h-6127Fh

Name: Transcoder B Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 612A0h-612BFh

Name: Transcoder B Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 612E0h-612FFh

Name: Transcoder B Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 61320h-61343h

Name: Transcoder B Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62220h-6223Fh

Name: Transcoder C Video Data Island Packet AVI Data

ShortName: VIDEO_DIP_AVI_DATA_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62260h-6227Fh



VIDEO DIP DATA

Name: Transcoder C Video Data Island Packet VS Data

ShortName: VIDEO_DIP_VS_DATA_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 622A0h-622BFh

Name: Transcoder C Video Data Island Packet SPD Data

ShortName: VIDEO_DIP_SPD_DATA_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 622E0h-622FFh

Name: Transcoder C Video Data Island Packet GMP Data

ShortName: VIDEO_DIP_GMP_DATA_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62320h-62343h

Name: Transcoder C Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 6F320h-6F343h

Name: Transcoder EDP Video Data Island Packet VSC Data

ShortName: VIDEO_DIP_VSC_DATA_EDP_*

Valid Projects:

Power: PG1 Reset: soft

There are multiple instances of this register format per DIP type and per transcoder.

DWord	Bit	Description			
0	31:0	Video DIP DATA			
		This field contains the video DIP data to be transmitted.			
		Restriction			
		Data should be loaded before enabling the transmission through the DIP type enable bit.			



VIDEO DIP ECC

VIDEO_DIP_ECC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 60240h-60247h

Name: Transcoder A Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 60280h-60287h

Name: Transcoder A Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 602C0h-602C7h

Name: Transcoder A Video Data Island Packet SPD ECC

ShortName: VIDEO_DIP_SPD_ECC_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 60300h-60313h

Name: Transcoder A Video Data Island Packet GMP ECC

ShortName: VIDEO_DIP_GMP_ECC_A_*

Valid Projects:

Power: PG2 Reset: soft

Address: 60344h-6034Fh

Name: Transcoder A Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_A_*

Valid Projects:

Power: PG2 Reset: soft



VIDEO DIP ECC

Address: 61240h-61247h

Name: Transcoder B Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 61280h-61287h

Name: Transcoder B Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 612C0h-612C7h

Name: Transcoder B Video Data Island Packet SPD ECC

ShortName: VIDEO_DIP_SPD_ECC_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 61300h-61313h

Name: Transcoder B Video Data Island Packet GMP ECC

ShortName: VIDEO_DIP_GMP_ECC_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 61344h-6134Fh

Name: Transcoder B Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_B_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62240h-62247h

Name: Transcoder C Video Data Island Packet AVI ECC

ShortName: VIDEO_DIP_AVI_ECC_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62280h-62287h



VIDEO DIP ECC

Name: Transcoder C Video Data Island Packet VS ECC

ShortName: VIDEO_DIP_VS_ECC_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 622C0h-622C7h

Name: Transcoder C Video Data Island Packet SPD ECC

ShortName: VIDEO_DIP_SPD_ECC_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62300h-62313h

Name: Transcoder C Video Data Island Packet GMP ECC

ShortName: VIDEO_DIP_GMP_ECC_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 62344h-6234Fh

Name: Transcoder C Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_C_*

Valid Projects:

Power: PG2 Reset: soft

Address: 6F344h-6F34Fh

Name: Transcoder EDP Video Data Island Packet VSC ECC

ShortName: VIDEO_DIP_VSC_ECC_EDP_*

Valid Projects:

Power: PG1 Reset: soft

There are multiple instances of this register format per DIP type and per transcoder.

DWord	Bit	Description
0	31:0	Video DIP ECC
		This field contains the video DIP ECC value for read back.



VIDEO_DIP_GCP

VIDEO_DIP_GCP

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 60210h-60213h

Name: Transcoder A Video Data Island Packet GCP

ShortName: VIDEO_DIP_GCP_A

Valid Projects:

Power: PG2 Reset: soft

Address: 61210h-61213h

Name: Transcoder B Video Data Island Packet GCP

ShortName: VIDEO_DIP_GCP_B

Valid Projects:

Power: PG2 Reset: soft

Address: 62210h-62213h

Name: Transcoder C Video Data Island Packet GCP

ShortName: VIDEO_DIP_GCP_C

Valid Projects:

Power: PG2 Reset: soft

DWord	Bit		Description				
0	31:3	Reserve	Reserved				
		Forma	Format: MBZ				
	2	GCP co	GCP color indication				
		Value	Name	Descr	ription		
		0b	Don't Indicate	Don't indicate color depth. CD and PP	bits in GCP set to zero.		
		1b	Indicate	Indicate color depth using CD bits in C from the TRANS_DDI_FUNC_CTL regis	•		
				Restriction			
		This bi	t must be se	t when in HDMI deep color (>8 BPC) mo	ode.		



VIDEO_DIP_GCP

GCP default phase enable

GCP default phase indicates that video timings meet alignment requirements such that the following conditions are met:

- 1. Htotal is an even number
- 2. Hactive is an even number
- 3. Front and back porches for Hsync are even numbers
- 4. Vsync always starts on an even-numbered pixel within a line in interlaced modes (starting counting with 0)

Value	Name	Description
0b	Clear	Default phase bit in GCP is cleared.
1b	Set	Default phase bit in GCP is set.

	Restriction
	Do not set this bit if these requirements are not met.
Ī	Decembed



Video BIOS ROM Base Address

R	OMAD	R_0_2_0_PCI - Video B	OS ROM	1 Base Ad	dress
Register Space	e: PCI:	: 0/2/0			
Source:	BSp	ec			
Default Value:	0x0	000000			
Size (in bits):	32				
Address:	000	30h			
The IGD does	not use a s	eparate BIOS ROM, therefore this reg	ster is hardwi	red to 0s.	
DWord	Bit		Description		
0	31:18	ROM Base Address			
		Default Value:	0000000000	00000b	
		Access:	RO		
		Hardwired to 0's.			
	17:11	Address Mask			
		Default Value:		0000000b	
		Access:		RO	
		Hardwired to 0s to indicate 256 KB	address range	•	
	10:1	Reserved			
		Format:		MBZ	
	0	ROM BIOS Enable			_
		Default Value:			0b
		Access:			RO
		Hardwired to 0 to indicate ROM not	accessible.		



VS Invocation Counter

VS_INVOCATION_COUNT - VS Invocation Counter

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x0000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02320h

Valid Projects:

This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	VS Invocation Count Report UDW
		Number of vertices that are dispatched as threads by the VS stage. Updated only when
		Statistics Enable is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)
	31:0	VS Invocation Count Report LDW
		Number of vertices that are dispatched as threads by the VS stage. Updated only when
		Statistics Enable is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)



VTd Status

VTD_STATUS_0_2_0_PCI - VTd Status Register Space: PCI: 0/2/0 Source: BSpec Default Value: 0x00000000 Size (in bits): Address: 00063h This register contains indicator bits for Graphics VTd mode. **DWord** Bit **Description** 0 **GFX VTd Active** Default Value: Access: **RO Variant Firmware Only** Reflects GFX VTd Mode is active. 1 - if active, 0 if inactive.



Wait For Event and Display Flip Flags Register

SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 022D0h-022D3h

Name: Wait For Event and Display Flip Flags Register

ShortName: SYNC_FLIP_STATUS_RCSUNIT

Valid Projects:

Address: 122D0h-122D3h

Name: Wait For Event and Display Flip Flags Register

ShortName: SYNC_FLIP_STATUS_VCSUNIT0

Valid Projects:

Address: 1A2D0h-1A2D3h

Name: Wait For Event and Display Flip Flags Register

ShortName: SYNC_FLIP_STATUS_VECSUNIT

Valid Projects:

Address: 1C2D0h-1C2D3h

Name: Wait For Event and Display Flip Flags Register

ShortName: SYNC_FLIP_STATUS_VCSUNIT1

Valid Projects:

Address: 222D0h-222D3h

Name: Wait For Event and Display Flip Flags Register

ShortName: SYNC_FLIP_STATUS_BCSUNIT

Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.

Programming Notes	Source
Programming Restriction: This register should NEVER be programmed by SW,	
this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not	VideoCS, VideoCS2,
supported and must not be exercised for reads or writes.	VideoEnhancementCS

DWord Bit Description



SYNC FLIP STATUS - Wait For Event and Display Flip Flags

		Register		
31	Reserved			
	Format:	MBZ		
30	Display Plane 1 Asyncrono	ous Display Flip Pending		
	Format:	Enable		
	This field enables a wait for the duration of a Display Plane 1 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.			
29	Display Plane 1 Syncronou	s Flip Display Pending		
	Format:	Enable		
	request is pending, the pars- buffer address has now been	the duration of a Display Plane 1 "Flip Pending" condition. If a flip er will wait until the flip operation has completed (i.e., the new front n loaded into the active front buffer registers). See Display Flip Pendin ogramming Interface chapter of MI Functions.		
28	Display Plane 4 Syncronou	s Flip Display Pending		
	Format:	Enable		
	request is pending, the pars- buffer address has now been	the duration of a Display Plane 4 "Flip Pending" condition. If a flip er will wait until the flip operation has completed (i.e., the new front n loaded into the active front buffer registers). See Display Flip Pendin gramming Interface chapter of MI Functions.		
27	Reserved			
	Format:	MBZ		
26	Display Plane 2 Asyncrono	ous Display Flip Pending		
	Format:	Enable		
	request is pending, the pars- buffer address has now been	the duration of a Display Plane 2 "Flip Pending" condition. If a flip er will wait until the flip operation has completed (i.e., the new front n loaded into the active front buffer registers). See Display Flip Pendin ogramming Interface chapter of MI Functions.		
25	Display Plane 2 Syncronou	ıs Flip Display Pending		
	Format:	Enable		
	request is pending, the pars- buffer address has now been	the duration of a Display Plane 2 Flip Pending condition. If a flip er will wait until the flip operation has completed (i.e., the new front n loaded into the active front buffer registers). See Display Flip Pendir ogramming Interface chapter of MI Functions.		



SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register

24 Display Plane 5 Syncronous Flip Display Pending

Format: Enable

This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.

23 Reserved

Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
Format:	MBZ

23 Display Plane 1 Asyncronous Performance Flip Pending Wait Enable

	RenderCS
	Enable

This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

22 Display Plane 1 Asyncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

21 Display Plane 1 Syncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

20 Display Plane 4 Syncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.

Command Reference: Registers



SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register

19	Reserved	<u> </u>			
	Format:				MBZ
18	Display Pipe A Scan Line Wait Enable				
	Format:			Enable	e
This field enables a wait while a Display Pipe A Scan Line condition exists. This coas the the start of the scan line specified in the Pipe A Display Scan Line Count Ra Register. See Scan Line Event in the Device Programming Interface chapter of MI					
17	Display Pipe A Vertical Blank Wait Enable				
	Format:			Enable	e
	defined as the		A vertica	l blank	cal Blank event occurs. This event is a period. Note that this can cause a See Programming Interface).
16	Reserved				
	Format:				MBZ
15	Reserved				
	Source:	BlitterCS, VideoCS, VideoCS2	2, VideoEr	hance	mentCS
	Format:	MBZ			
15	Display Plane	e 2 Asyncronous Performano	e Flip Pe	nding	Wait Enable
	Source:		Render	CS	
	Format:		Enable		
	request is pen buffer address	ding, the parser will wait until	I the flip one active f	peration	2 Flip Pending condition. If a flip on has completed (i.e., the new fror uffer registers). See Display Flip Pen MI Functions.
14	Display Plane	2 Asyncronous Flip Pendin	g Wait Er	nable	
	Format:			Enable	e
	request is pen buffer address	ding, the parser will wait until	I the flip one active f	peration	2 Flip Pending condition. If a flip on has completed (i.e., the new fror uffer registers). See Display Flip Pen MI Functions.
13	Display Plane	2 Syncronous Flip Pending	Wait Ena	ble	
	Format:			Enable	9
	request is pen buffer address	ding, the parser will wait until	I the flip one active for	peration	2 Flip Pending condition. If a flip on has completed (i.e., the new from uffer registers). See Display Flip Per MI Functions



SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags

		Register	
12	Display Plane 5 Syncronous F	Flip Pending Wait Enable	
	Format:	Enable	9
	request is pending, the parser	will wait until the flip operation of the contraction wait until the active front but	5 Flip Pending condition. If a flip on has completed (i.e., the new front affer registers). See Display Flip Pending MI Functions.
11	Reserved		
	Format:		MBZ
10	Display Pipe B Scan Line Wai	t Enable	
	Format:	Enable	e
	as the the start of the scan line	specified in the Pipe B Displa	ondition exists. This condition is defined ay Scan Line Count Range Compare terface chapter of MI Functions.
9	Display Pipe B Vertical Blank	Wait Enable	
	Format:	Enable	2
		Display Pipe B vertical blank	al Blank event occurs. This event is period. Note that this can cause a wait See Programming Interface).
8:0	Reserved		
	Format:		MBZ



Wait For Event and Display Flip Flags Register 1

SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 022D4h-022D7h

Name: Wait For Event and Display Flip Flags Register 1

ShortName: SYNC_FLIP_STATUS_1_RCSUNIT

Valid Projects:

Address: 122D4h-122D7h

Name: Wait For Event and Display Flip Flags Register 1

ShortName: SYNC_FLIP_STATUS_1_VCSUNIT0

Valid Projects:

Address: 1A2D4h-1A2D7h

Name: Wait For Event and Display Flip Flags Register 1

ShortName: SYNC_FLIP_STATUS_1_VECSUNIT

Valid Projects:

Address: 1C2D4h-1C2D7h

Name: Wait For Event and Display Flip Flags Register 1

ShortName: SYNC_FLIP_STATUS_1_VCSUNIT1

Valid Projects:

Address: 222D4h-222D7h

Name: Wait For Event and Display Flip Flags Register 1

ShortName: SYNC_FLIP_STATUS_1_BCSUNIT

Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.

Programming Notes	Source
Programming Restriction: This register should NEVER be programmed by SW,	
this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not	VideoCS, VideoCS2,
supported and must not be exercised for reads or writes.	VideoEnhancementCS

DWord Bit Description



SYNC FLIP STATUS 1 - Wait For Event and Display Flip Flags Register 1 0 31:21 Reserved MBZ Format: 20 **Display Plane 9 Synchronous Flip Pending Wait Enable** This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions. 19 **Display Plane 9 Synchronous Flip Display Pending** Format: Enable This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions. 18 **Display Plane 8 Synchronous Flip Pending Wait Enable** Format: Enable This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions. 17 **Display Plane 8 Synchronous Flip Display Pending** Format: Enable This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions. **Display Plane 7 Synchronous Flip Pending Wait Enable** 16 Format: Enable This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.



SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1

	Register	
15	Display Plane 7 Synchronous Flip Display Pe	nding
	Format:	Enable
	This field enables a wait for the duration of a E request is pending, the parser will wait until the buffer address has now been loaded into the a Pending Condition in the Device Programming	e flip operation has completed (i.e., the new front ctive front buffer registers). See Display Flip
14	Display Pipe C Scan Line Event Pending	
	Format:	Enable
	•	pending from Display Pipe C. This field gets set arsed for Display Plane-C and gets reset on scan
13	Display Pipe B Scan Line Event Pending	
	Format:	Enable
	•	pending from Display Pipe B. This field gets set arsed for Display Plane-B and gets reset on scan
12	Display Pipe A Scan Line Event Pending	
	Format:	Enable
		s pending from Display Pipe A. This field gets set arsed for Display Plane-A and gets reset on scan
11	Reserved	
	Format:	MBZ
10	Display Plane 3 Asyncronous Display Flip Pe	nding
	Format:	Enable
	This field enables a wait for the duration of a Direction request is pending, the parser will wait until the buffer address has now been loaded into the a Pending Condition (in the Device Programming)	e flip operation has completed (i.e., the new front ctive front buffer registers). See Display Flip
9	Display Plane 3 Syncronous Flip Display Pen	ding
	Format:	Enable
	This field enables a wait for the duration of a Direction request is pending, the parser will wait until the buffer address has now been loaded into the a Pending Condition (in the Device Programming	e flip operation has completed (i.e., the new front ctive front buffer registers). See Display Flip



SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1

8	Display Pla	ne 6 Syncronous Flip Display Pending
	Format:	Enable
	request is p buffer addre	nables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new fro ess has now been loaded into the active front buffer registers). See Display Flip ndition in the Device Programming Interface chapter of MI Functions.
7	Reserved	
•	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
	Format:	MBZ
7	Display Pla	ne 3 Asyncronous Performance Flip Pending Wait Enable
•	Source:	RenderCS
	Format:	Enable
	Pending Co	ndition (in the Device Programming Interface chapter of MI Functions.
6	Display Pla	ne 3 Asyncronous Flip Pending Wait Enable
6	Format:	Enable
6	Format: This field e request is p buffer addresses	
5	Format: This field e request is p buffer addre Pending Co	Enable nables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new froess has now been loaded into the active front buffer registers). See Display Flip
	Format: This field e request is p buffer addre Pending Co	Enable nables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new fro ess has now been loaded into the active front buffer registers). See Display Flip ndition (in the Device Programming Interface chapter of MI Functions.
	Format: This field e request is p buffer addre Pending Co Display Pla Format: This field e request is p buffer addre	Enable nables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new fro ess has now been loaded into the active front buffer registers). See Display Flip ndition (in the Device Programming Interface chapter of MI Functions. Intel 3 Syncronous Flip Pending Wait Enable
	Format: This field e request is p buffer addre Pending Co Display Pla Format: This field e request is p buffer addre Pending Co	Enable nables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new froses has now been loaded into the active front buffer registers). See Display Flip ndition (in the Device Programming Interface chapter of MI Functions. The 3 Syncronous Flip Pending Wait Enable Enable nables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new froses has now been loaded into the active front buffer registers). See Display Flip
5	Format: This field e request is p buffer addre Pending Co Display Pla Format: This field e request is p buffer addre Pending Co	Enable nables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new froses has now been loaded into the active front buffer registers). See Display Flip Indition (in the Device Programming Interface chapter of MI Functions. Interface Syncronous Flip Pending Wait Enable Enable Inables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip ending, the parser will wait until the flip operation has completed (i.e., the new froses has now been loaded into the active front buffer registers). See Display Flip Indition (in the Device Programming Interface chapter of MI Functions.



SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1

		Register 1				
	3	Reserved				
		Format:		MBZ		
	2	Display Pipe C Scan Line Wait Enable				
		Format:	Enable			
		This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.				
	1	Display Pipe C Vertical Blank Wait Enable				
		Format:	Enable	e		
		This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is defined as the start of the next Display Pipe C vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).				
	0	Reserved				
		Format:		MBZ		



Wait For Event and Display Flip Flags Register 2

SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 022ECh-022EFh

Name: Wait For Event and Display Flip Flags Register 2

ShortName: SYNC_FLIP_STATUS_2_RCSUNIT

Valid Projects:

Address: 122ECh-122EFh

Name: Wait For Event and Display Flip Flags Register 2

ShortName: SYNC_FLIP_STATUS_2_VCSUNIT0

Valid Projects:

Address: 1A2ECh-1A2EFh

Name: Wait For Event and Display Flip Flags Register 2

ShortName: SYNC_FLIP_STATUS_2_VECSUNIT

Valid Projects:

Address: 1C2ECh-1C2EFh

Name: Wait For Event and Display Flip Flags Register 2

ShortName: SYNC_FLIP_STATUS_2_VCSUNIT1

Valid Projects:

Address: 222ECh-222EFh

Name: Wait For Event and Display Flip Flags Register 2

ShortName: SYNC_FLIP_STATUS_2_BCSUNIT

Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and restore for RC6 feature.

Programming Notes	Source			
Programming Restriction: This register should NEVER be programmed by SW,				
this is for HW internal use only.				
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not VideoCS, VideoCS2,				
supported and must not be exercised for reads or writes.	VideoEnhancementCS			
Distance Description				

DWord Bit Description



SYNC FLIP STATUS 2 - Wait For Event and Display Flip Flags Register 2 0 31:27 Reserved MBZ Format: 26 Display Plane 12 Asyncronous Performance Flip Pending Wait Enable Enable This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions. 25 **Display Plane 12 Asyncronous Flip Pending Wait Enable** Format: Enable This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions. 24 **Display Plane 12 Asyncronous Display Flip Pending** Format: Enable This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions. 23 Display Plane 11 Asyncronous Performance Flip Pending Wait Enable Format: Enable This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip

request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip

Enable

Pending Condition (in the Device Programming Interface chapter of MI Functions.

Display Plane 11 Asyncronous Flip Pending Wait Enable

22

Format:



SYNC FLIP STATUS 2 - Wait For Event and Display Flip Flags

21	Display Plane 11 Asyncronous Display Flip Pending			
	Format: Enable	P. B. P.		
	This field enables a wait for the duration of a Display Plane 11 Fl			
	request is pending, the parser will wait until the flip operation has completed (i.e., the new from buffer address has now been loaded into the active front buffer registers). See Display Flip			
	Pending Condition (in the Device Programming Interface chapte	. , .		
20	Display Plane 10 Asyncronous Performance Flip Pending Wait Enable			
	Format: Enable			
	This field enables a wait for the duration of a Display Plane 10 Fl request is pending, the parser will wait until the flip operation ha			
	buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.			
19	Display Plane 10 Asyncronous Flip Pending Wait Enable			
13	Format: Enable			
	This field enables a wait for the duration of a Display Plane 10 Fl	lin Pending condition. If a flir		
	request is pending, the parser will wait until the flip operation has completed (i.e., the new from			
	buffer address has now been loaded into the active front buffer registers). See Display Flip			
	Pending Condition (in the Device Programming Interface chapte			
18	Display Plane 10 Asyncronous Display Flip Pending			
	Format: Enable			
	This field enables a wait for the duration of a Display Plane 10 Fl			
	request is pending, the parser will wait until the flip operation has completed (i.e., the new fro			
	buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.			
	rending Condition (in the Device Programming Interface chapter of Mil Functions.			
17	Display Plane 9 Asyncronous Performance Flip Pending Wait	t Enable		
	Format: Enable			
	This field enables a wait for the duration of a Display Plane 9 Flip			
	request is pending, the parser will wait until the flip operation ha	•		
	buffer address has now been loaded into the active front buffer registers). See Display Flip			
	Pending Condition (in the Device Programming Interface chapte	r ot MI Functions.		
16	Display Plane 9 Asyncronous Flip Pending Wait Enable			
	Format: Enable			
	This field enables a wait for the duration of a Display Plane 9 Flip			
	request is pending, the parser will wait until the flip operation has completed (i.e., the new from			
	buffer address has now been loaded into the active front buffer Pending Condition (in the Device Programming Interface chapte			



SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags

Register 2

15 **Display Plane 9 Asyncronous Display Flip Pending**

Enable Format:

This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

Display Plane 8 Asyncronous Performance Flip Pending Wait Enable

Enable

This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

Display Plane 8 Asyncronous Flip Pending Wait Enable 13

Format: Enable

This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

12 **Display Plane 8 Asyncronous Display Flip Pending**

Format: Enable

This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

11 **Display Plane 7 Asyncronous Performance Flip Pending Wait Enable**

Format: Enable

This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

10 **Display Plane 7 Asyncronous Flip Pending Wait Enable**

Format: Enable

This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.



SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2

9 Display Plane 7 Asyncronous Display Flip Pending

Format: Enable

This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

8 Display Plane 6 Asyncronous Performance Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

7 Display Plane 6 Asyncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

6 Display Plane 6 Asyncronous Display Flip Pending

Format: Enable

This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

5 Display Plane 5 Asyncronous Performance Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

4 Display Plane 5 Asyncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.



SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2

3 Display Plane 5 Asyncronous Display Flip Pending

Format: Enable

This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

2 Display Plane 4 Asyncronous Performance Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

1 Display Plane 4 Asyncronous Flip Pending Wait Enable

Format: Enable

This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.

0 Display Plane 4 Asyncronous Display Flip Pending

Format: Enable

This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.



Walkers Fault Register

	WF_REG - Walkers Fault Register					
Register Space: MMIO: 0/2/0		e: MMIO: 0/2/0				
Default Value: 0x0		0x0000000				
Size (in l	oits):	32				
Address		04098h				
DWord	Bit		Description			
0	31:1	Walkers Fault Register				
		Default Value:	000000000000000000000000000000000000			
		Access:	R/W			
		All bits are only valid wi	th bit[0]=1.			
	0	Valid Bit				
			Default Value:	0b		
		Access:	R/W			
		This bit indicates that the SW, which also clears the	ne first fault for this engine has been recorded. It can only be cone other fields.	leared by		



Watchdog Counter

	PR_CTR - Watchdog Counter				
Register S	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default V	alue:	0x00000000			
Access:		RO			
Size (in bi	its):	32			
Address:		02190h-02193h			
Name:		Watchdog Counter			
ShortNan	ne:	PR_CTR_RCSUNIT			
Address:		12190h-12193h			
Name:		Watchdog Counter			
ShortNan	ne:	PR_CTR_VCSUNIT0			
Address:		1A190h-1A193h			
Name:		Watchdog Counter			
ShortNan	ne:	PR_CTR_VECSUNIT			
Address:		1C190h-1C193h			
Name:		Watchdog Counter			
ShortNan	ne:	PR_CTR_VCSUNIT1			
Address:		22190h-22193h			
Name:		Watchdog Counter			
ShortNan	ne:	PR_CTR_BCSUNIT			
DWord	Bit	Description Description			
0	31:0	Counter Value			
		Format:	U32		
		This register reflects the rend	er watchdog counter value itself. It cannot be written to.		



Watchdog Counter Control

	PR_CTR_CTL - Watchdog Counter Control
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000001
Access:	R/W
Size (in bits):	32
Address:	02178h-0217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_RCSUNIT
Address:	12178h-1217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT0
Address:	1A178h-1A17Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT
Address:	1C178h-1C17Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT1
Address:	22178h-2217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_BCSUNIT

Programming Notes

Ring Buffer Mode of scheduling SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. Watch Dog counter once enabled doesn't stop unless it is explicitly disabled. SW must explicitly reset the watch dog counter by disabling it before enabling the watch dog counter for a new command sequence. Preemption could happen in a command sequence prior to watch dog counter getting disabled resulting in watch dog counter enabled following preemption. SW must explicitly take care of disabling the watch dog counter as part of the preemption sequence. Execution List Mode of Scheduling: SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. On a context switch "Watch Dog Counter Control" and "Watch dog Threshold" are context save restored, whereas watch dog counter gets reset to 0x0 and remains disabled until it gets enabled by another context during context restore or due to explicit programming. Watch dog counter value doesn't get accumulated across multiple submissions of a given context.

DWord Bit Description



		Р	R_CTR_	CTL - Watchdog Counter Control	
0	30:0	Count Select			
		Forma	t:	U1	
		Value	Name	Description	
		0h	[Default]	Use eight times the time stamp base unit to increment the count. The granularity of the time stamp base unit is defined in t Bases" subsection in Power Management chapter.	J
		1h		Use the fixed function clock (csclk) to increment the watch	ndog count
		Counte	r Logic Op	L	
		Default Value: 1h		1h	
		This field specifies the action to be taken by the clock counter to generate interrupts. Writing a Zero value to this register starts the counting. Writing a Value of 0000_0001 to this counter stops the counter.			



Watchdog Counter Threshold

		PR_CTR_THRSH - Watch	dog Counter Threshold		
Register	Space	: MMIO: 0/2/0			
Source:		BSpec			
Default Value:		0x00145855			
Access:		R/W			
Size (in bits):		32			
Address:		0217Ch-0217Fh			
Name:		Watchdog Counter Threshold	Watchdog Counter Threshold		
ShortNa	me:	PR_CTR_THRSH_RCSUNIT			
Address:		1217Ch-1217Fh			
Name:		Watchdog Counter Threshold			
ShortNa	me:	PR_CTR_THRSH_VCSUNIT0	PR_CTR_THRSH_VCSUNIT0		
Address:		1A17Ch-1A17Fh			
Name:		Watchdog Counter Threshold	Watchdog Counter Threshold		
ShortNa	me:	PR_CTR_THRSH_VECSUNIT	PR_CTR_THRSH_VECSUNIT		
Address:		1C17Ch-1C17Fh	1C17Ch-1C17Fh		
Name:		Watchdog Counter Threshold	Watchdog Counter Threshold		
ShortNa	me:	PR_CTR_THRSH_VCSUNIT1			
Address:		2217Ch-2217Fh			
Name:		Watchdog Counter Threshold	Watchdog Counter Threshold		
ShortNa	me:	PR_CTR_THRSH_BCSUNIT			
DWord	Bit		Description		
0	31:0	Counter Logic Threshold			
		Default Value:	00145855h		
		Format:	U32		
	This field specifies the threshold that the hardware checks against for the value of the clock counter before generating an interrupt. The counter in hardware generates an when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates and when the threshold is reached, rolls over and starts counting again. The interrupt generates are started in the start of the country of the started in th		pt. The counter in hardware generates an interrupt nd starts counting again. The interrupt generated is the		

Command Reference: Registers



Window Hardware Generated Clear Value

WMHWCLRVAL - Window Hardware Generated Clear Value

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 05524h

Valid Projects:

This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	WM HW Generated Clear Value	
		Format:	MBZ
		This register stores HW generated Z clear value.	



WM_LINETIME

		WM_LINETIME
Register	Space:	MMIO: 0/2/0
Source:		BSpec
Default V	'alue:	0x0000000
Access:		R/W
Size (in b	its):	32
Address:		45270h-45273h
Name:		Pipe Watermark Line Time
ShortNar	ne:	WM_LINETIME_A
Power:		PG1
Reset:		soft
Address:		45274h-45277h
Name:		Pipe Watermark Line Time
ShortNar	ne:	WM_LINETIME_B
Power:		PG2
Reset:		soft
Address:		45278h-4527Bh
Name:		Pipe Watermark Line Time
ShortNar	ne:	WM_LINETIME_C
Power:		PG2
Reset:		soft
There is	one in	stance of this register format per each pipe A, B, C.
DWord	Bit	Description
0	31:25	Reserved
	24:16	Reserved
	15:9	Reserved
8:0 Line Time		
·		This field specifies the line time for the current screen resolution in units of 0.125us.
		Programming Notes
· · · · · · · · · · · · · · · · · · ·		Line time in microseconds = Pipe horizontal total number of pixels / pixel rate in MHz. Multiply by 8 to get units of 0.125us and round to nearest integer. Program the smallest line time when using multiple refresh rates.
Donatulation:		Restriction
		The line time value must be programmed before enabling any display low power watermark.
		Maximum supported line time is 63.875us (111111111b).



WM MISC

WM_MISC

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 45260h-45263h

Name: Watermark Miscellaneous

ShortName: WM_MISC

Valid Projects:

Power: PG0 Reset: soft

Description

Writes to this register will trigger a DEpoke to the power controller.

DWord	Bit	Desc	ription
0	31	Reserved	
		Format:	PBC
	30:28	Reserved	
	27	Reserved	
		Format:	PBC
	26:20	Reserved	
		Format:	PBC
	19:0	Reserved	



WRID_VALID_REG0

		WRID_VALID_REG	60 - WRID_VALID_REG0		
Register Space:		e: MMIO: 0/2/0			
Default \	/alue:	0x0000000	0x0000000		
Size (in b	oits):	32			
Address:		04070h			
DWord	Bit		Description		
0	31:0	WRID_VALID_REG0			
		Default Value:	00000000h		
		Access:	RO		
		This register is for WRID Comparison usage. RO register with IA Access Type on DEV reset. wrdp_wrid_valid_vector[31:0] There are 96 write buffer. Each bit indicate the buffer is valid if set. Divide into 3 registers to accommodate all 96 deep			

Command Reference: Registers



WRID_VALID_REG1

		WRID_VALID_RE	WRID_VALID_REG1 - WRID_VALID_REG1		
Register Space:		e: MMIO: 0/2/0			
Default \	/alue:	0x00000000			
Size (in b	oits):	32			
Address:		04074h			
DWord	Bit		Description		
0	31:0	WRID_VALID_REG1			
		Default Value:	0000000h		
		Access:	RO		
		This register is for WRID Comparison usage. RO register with IA Access Type on DEV reset. wrdp_wrid_valid_vector[63:32] There are 96 write buffer. Each bit indicate the buffer is valid if Divide into 3 registers to accommodate all 96 deep.			



WRID_VALID_REG2

		WRID_VALID_RE	WRID_VALID_REG2 - WRID_VALID_REG2		
Register Space:		e: MMIO: 0/2/0			
Default \	√alue:	0x00000000	0x0000000		
Size (in b	oits):	32			
Address:		04078h			
DWord	Bit		Description		
0	31:0	1:0 WRID_VALID_REG2			
		Default Value:	00000000h		
		Access:	RO		
	This register is for WRID Comparison usage. RO register with IA Access Type on DEV rese wrdp_wrid_valid_vector[95:64] There are 96 write buffer. Each bit indicate the buffer is val Divide into 3 registers to accommodate all 96 deep.		are 96 write buffer. Each bit indicate the buffer is valid if set.		



Write Watermark

		WR_WATERMARK - V	Write V	Vatermar	rk	
Register	Space:	MMIO: 0/2/0				
Default Value: 0x000FFEA4						
Size (in b	oits):	32				
Address:		04028h				
DWord	Bit	D	escription			
0	31:20	Extra Bits				
		Default Value:	0000000	00000b		
		Access:	R/W			
	19	Watermark Timeout Enable				
		Default Value:			1b	
		Access:			R/W	
	18:8	Watermark Timeout				
		Default Value:	111111	11110b		
		Access:	R/W			
		Number of clocks that the write pipe queue is allowed to keep a ready write cycle, without reads or writes to the queue. Once this value is met, and if the feature is enabled, the watermark is considered reached, and all pending write requests are issued.				
	7	Watermark Enable				
		Default Value:			1b	
		Access:			R/W	
		Enable Write Request Grouping				
	6:0	High Watermark				
		Default Value:		0100100b		
		Access:		R/W		
		This is the number of write requests to be collected before initiating a write burst. Once a burst is initiated, it continues until all the available writes are requested.				



WRPLL_CTL

WRPLL_CTL					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Address:	46040h-46043h				
Name:	WRPLL 1 Control				
ShortName:	WRPLL_CTL1				
Power:	PG0				
Reset:	soft				
Address:	46060h-46063h				
Name:	WRPLL 2 Control				
ShortName:	WRPLL_CTL2				
Power:	PG0				
Reset:	soft				
	Doscription				

Description

The register is used to enable DPLL2 (WRPLL 1) and DPLL3 (WRPLL 2).

DPLL frequency, SSC, and port mapping programming is done through the DPLL_CTRL* and DPLL*_CFGCR* registers.

There are two instances of this register format to support DPLL2 (WRPLL 1) and DPLL3 (WRPLL 2).

DWord	Bit	Description				
0	31	PLL Enable This bit will enable or disable the PLL.				
		Value Name				
		0b Disable				
		1b Enable				
		This field must not be changed while any	g this PLL.			
		Configure DPLL frequency and SSC prior	to enabling.			
	30	Reserved		,		
	MBZ					
	29:28	28 Reserved				
	27:24	Reserved				
		Format: MBZ				



WRPLL_CTL						
	23:16	Reserved				
	15:14 Reserved					
		Format: MBZ				
	13:8	Reserved				
	7:0	Reserved				



ZTLB LRA 0

		ZTLB_LRA_0 -	ZTLB LRA 0			
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x0200	FE00				
Size (in bits):	32					
Address:	04A30ł	1				
DWord	Bit		Description			
0	31	Reserved				
	30:29	Reserved				
		Default Value:		00b		
		Access:		RO		
	28:27	STC LRA				
		Default Value:	00b			
		Access:		R/W		
		Which LRA should STC use.				
	26:18	ZTLB LRA1 Min				
		Default Value:	010000000b			
		Access:	R/W			
		Minimum value of programmable LRA1.				
	17:9	ZTLB LRA0 Max				
		Default Value:	001111111b			
		Access:	R/W			
		Maximum value of programmable LRA0.				
	8:0	ZTLB LRA0 Min				
		Default Value:	00000000b			
		Access:	R/W			
		Minimum value of program	nmable LRA0.			



ZTLB LRA 1

		ZTLB_LR	A_1 - ZTLB LRA 1				
Register Space:		MMIO: 0/2/0					
Source:		BSpec	BSpec				
Default Value:		0x36BE813F [SKL:GT1, SKI SKL:GT3, SKL:GT4]	0x36BE813F [SKL:GT1, SKL:GT1.5, SKL:GT2:C, SKL:GT2:D, SKL:GT2:F, SKL:GT2:G, SKL:GT3, SKL:GT4]				
Size (in l	oits):	32					
Address	•	04A34h					
DWord Bit			Description				
0	31	Reserved			,		
		Default Value:			0b		
		Access:			RO		
	30:29	HIZ LRA					
		Default Value:	01b)			
		Access:	Access:				
		Which LRA should HIZ use.					
	28:27	RCZ LRA					
		Default Value:)		
		Access:	cess:				
		Which LRA should RCZ use.					
	26:18	ZTLB LRA2 Max					
		Default Value:	1101011111)			
		Access:	R/W				
		Maximum value of programmable LRA2. If ZTLBLRA3Min == ZTLBLRA3Max , GATR LRA is disabled, GATR cycles are mapped to ZTLBLRA0 If ZTLBLRA3Min == ZTLBLRA3Max , GATR LRA is disabled, ZTLBLRA2Max will default to ZTLBLRA3Max to reuse GATR entries					
	17:9	ZTLB LRA2 Min					
		Default Value:	101000000b)			
		Access:	R/W				
		Minimum value of programmabl	e LRA2.				



ZTLB_LRA_1 - ZTLB LRA 1					
	8:0	ZTLB LRA1 Max			
		Default Value:	100111111b		
		Access:	R/W		
		Maximum value of programmable LRA1.			



ZTLB LRA 2

		ZTLB_LRA_2 - ZTLB	LRA	2		
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x000F7FB0 [SKL:GT1, SKL:GT1.5, SKL:GT2:C, SKL:GT2:D, SKL:GT2:F, SKL:GT2:G, SKL:GT3, SKL:GT4]					
Size (in bits):	32					
Address:	04A38h					
DWord	Bit	De	escripti	on		
0	31:20	Reserved				
		Default Value:	0000	0000000b		
		Access:	RO			
	19:18	GATR LRA				
		Default Value:			11b	
		Access: R/W			R/W	
		Which LRA should GATR use.				
	17:9	ZTLB LRA3 Max				
		Access:		R/W		
		Maximum value of programmable LRA3.				
		Value			Name	
		110111111b		[Default]		
	8:0	ZTLB LRA3 Min				
		Access:		R/W		
		Minimum value of programmable LRA3.				
		Value	Value Name		Name	
		110110000b		[Default]		