



## **Intel® UHD Graphics Open Source**

### **Programmer's Reference Manual**

#### **For the 2020 Intel Core™ Processors with Intel Hybrid Technology based on the "Lakefield" Platform**

Volume 2c: Command Reference: Registers  
Part 2 – Registers M through Z

October 2020, Revision 1.0



## Creative Commons License

**You are free to Share** - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- **No Derivative Works.** You may not alter, transform, or build upon this work.

## Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

**Copyright © 2020, Intel Corporation. All rights reserved.**



## Table of Contents

MAILBOX0 .....	1
MAILBOX1 .....	2
MAILBOX2 .....	3
MAILBOX3 .....	4
Master Latency Timer .....	5
Maximum Latency.....	6
MBC Control Register .....	7
MBUS_ABOX_CTL .....	9
MBUS_BBOX_CTL.....	11
MBUS_DBOX_CTL .....	13
MBUS_UBOX_CTL .....	16
MCR Packet Control.....	18
MDRB Context Base 1.....	19
MDRB Context Base 2.....	20
Media 0 MOCS LECC 00 TC 00 Register.....	21
Media 0 MOCS LECC 00 TC 01 Register.....	25
Media0 MOCS LECC 00 TC 10 Register.....	29
Media0 MOCS LECC 01 TC 00 Register.....	33
Media0 MOCS LECC 10 TC 00 Register.....	37
Media0 MOCS LECC 10 TC 01 Register.....	41
Media 0 MOCS LECC 10 TC 10 Register.....	45
Media 0 MOCS LECC 11 TC 00 Register.....	49
Media 0 MOCS LECC 11 TC 01 Register.....	53
Media 0 MOCS LECC 11 TC 10 Register.....	57
Media 1 MOCS LECC 00 TC 00 Register.....	61
Media 1 MOCS LECC 00 TC 01 Register.....	65
Media1 MOCS LECC 00 TC 10 Register.....	69
Media1 MOCS LECC 01 TC 00 Register.....	73
Media1 MOCS LECC 10 TC 00 Register.....	77
Media1 MOCS LECC 10 TC 01 Register.....	81
Media 1 MOCS LECC 10 TC 10 Register.....	85



Media 1 MOCS LECC 11 TC 00 Register.....	89
Media 1 MOCS LECC 11 TC 01 Register.....	93
Media 1 MOCS LECC 11 TC 10 Register.....	97
Media2 MOCS Register.....	101
Media3 MOCS Register.....	110
Media4 MOCS Register.....	119
Media5 MOCS Register.....	128
Media6 MOCS Register.....	137
Media7 MOCS Register.....	146
MEDIA Clock Gating Messages .....	155
Media Control Surface Cache Invalidate.....	157
Media Die Recovery .....	160
Media FIFO Messaging Register for Shadow Register Unit.....	161
Media unit Level Clock Gating override during rstflow 94B0 .....	164
MEMRR_BASE_LSB .....	165
MEMRR_BASE_MSB.....	166
MEMRR_MASK_LSB.....	167
MEMRR_MASK_MSB .....	168
Message Address.....	169
Message Control .....	170
Message Data .....	172
Message Signaled Interrupts Capability ID.....	173
Messaging Register for GPMunit.....	174
Messaging Register for MDRBunit .....	177
Messaging Register for MGSRunit .....	179
Messaging Register for SPCunit .....	180
MFC_AVC_CABAC_INSERTION_COUNT .....	181
MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter .....	182
MFC Image Status Control .....	183
MFC Image Status Mask .....	184
MFC QP Status Count.....	185
MFD Error Status .....	186
MFD Picture Parameter .....	188



<b>MFX_Memory_Latency_Count1 .....</b>	<b>189</b>
<b>MFX0 Fault Counter .....</b>	<b>191</b>
<b>MFX0 Fixed Counter .....</b>	<b>192</b>
<b>MFX1 Fault Counter .....</b>	<b>193</b>
<b>MFX1 Fixed Counter .....</b>	<b>194</b>
<b>MFX Frame BitStream SE/BIN Count.....</b>	<b>195</b>
<b>MFX Frame Macroblock Count .....</b>	<b>196</b>
<b>MFX Frame Row-Stored/BitStream Read Count .....</b>	<b>198</b>
<b>MFX PAK MPEG TS STATUS .....</b>	<b>199</b>
<b>MFX Pipeline Status Flags .....</b>	<b>200</b>
<b>MFX SFC LOCK Request .....</b>	<b>202</b>
<b>MFX SFC LOCK Status .....</b>	<b>203</b>
<b>MFX Slice Performance Count .....</b>	<b>204</b>
<b>MFXVDENC BONUS1 Reg .....</b>	<b>205</b>
<b>MFXVDENC BONUS2 Reg .....</b>	<b>207</b>
<b>MFXVDENC PGFET control register with lock .....</b>	<b>209</b>
<b>MFXVDENC Power Context Save request .....</b>	<b>211</b>
<b>MFXVDENC Power Down FSM control register with lock .....</b>	<b>212</b>
<b>MFXVDENC Power Gate Control Request .....</b>	<b>214</b>
<b>MFXVDENC Power on FSM control register with lock.....</b>	<b>215</b>
<b>MGCMD.....</b>	<b>216</b>
<b>MGSR GTI PD Control .....</b>	<b>217</b>
<b>MGSR Media PD Control .....</b>	<b>218</b>
<b>MGSR Programmable Shadow 0.....</b>	<b>219</b>
<b>MGSR Programmable Shadow 1.....</b>	<b>220</b>
<b>Minimum Grant.....</b>	<b>221</b>
<b>Mirror of Base Data of Stolen Memory.....</b>	<b>222</b>
<b>Mirror of Device Enable.....</b>	<b>223</b>
<b>Mirror of DPRB.....</b>	<b>225</b>
<b>Mirror of DSMBASE .....</b>	<b>226</b>
<b>Mirror of EMRR Base LSB .....</b>	<b>227</b>
<b>Mirror of EMRR Base MSB.....</b>	<b>228</b>
<b>Mirror of EU Disable Fuses - Register0.....</b>	<b>229</b>



Mirror of FUSE1 Control DW .....	230
Mirror of Fuse 3 control DW .....	232
Mirror of Global Command Register .....	233
Mirror of GMCH Graphics Control Register .....	237
Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0) .....	239
Mirror of Graphics Translation Table and Memory Mapped Range Address UDW .....	241
Mirror of GSMBASE .....	242
Mirror of GT Slice Enable Fuses .....	243
Mirror of GT Sub Slice Disable Fuses.....	244
Mirror of GT VEBOX and VDBOX Disable .....	245
Mirror of PCICMD MAE/BME .....	246
Mirror of PMR HIGH LIMIT (31-0).....	248
Mirror of PMR HIGH LIMIT 63-32 .....	249
Mirror of Protected Memory Enable Register .....	250
Misc Clocking Reset Control Registers.....	252
MMIO_INDEX.....	255
Mode Register for GAB.....	256
Mode Register for GAC.....	257
Mode Register for GAFS .....	259
Mode Register for Software Interface.....	261
MSI Mask Bits .....	267
MSI Pending Bits .....	268
Multi Size Aperture Control .....	269
NDE_RSTWRN_OPT .....	271
NOP Identification Register .....	272
Null Range 0 Base Register .....	274
Null Range 1 Base Register .....	275
Number Of VFs.....	276
OAG Interrupt Mask Register.....	277
OA Interrupt Mask Register .....	278
Observation Architecture Buffer .....	279
Observation Architecture Control .....	281
Observation Architecture Control Context ID .....	283



Observation Architecture Control per Context .....	284
Observation Architecture Head Pointer .....	286
Observation Architecture Report Trigger 2 .....	287
Observation Architecture Report Trigger 6 .....	291
Observation Architecture Report Trigger Counter .....	294
Observation Architecture Start Trigger 5 .....	295
Observation Architecture Start Trigger Counter .....	296
Observation Architecture Status Register.....	297
Observation Architecture Tail Pointer.....	300
OUTPUT_CSC_COEFF .....	301
OUTPUT_CSC_POSTOFF .....	303
OUTPUT_CSC_PREOFF.....	305
Outstanding Page Request Allocation .....	307
Outstanding Page Request Capacity .....	308
PAGE_FAULT_MODE.....	309
Page Directory Pointer Descriptor - PDP0/PML4/PASID .....	310
Page Directory Pointer Descriptor - PDP1 .....	313
Page Directory Pointer Descriptor - PDP2 .....	315
Page Directory Pointer Descriptor - PDP3 .....	317
Page Req Queue Tail Shadow Register DW0 .....	319
Page Req Queue Tail Shadow Register DW1 .....	320
Page Request Control .....	321
Page Request Extended Capability Header .....	322
Page Request Status .....	323
PAK_NUM_OF_SLICES .....	325
PAK_Stream-Out Report (Errors) .....	326
PAK_Stream-Out Report (Warnings) .....	327
PAK Report Running Status .....	328
PAL_EXT_GC_MAX .....	329
PAL_EXT2_GC_MAX .....	331
PAL_GC_MAX .....	333
PAL_LGC .....	335
PAL_PREC_DATA.....	482



<b>PAL_PREC_INDEX.....</b>	<b>484</b>
<b>PAL_PREC_MULTI_SEG_DATA.....</b>	<b>486</b>
<b>PAL_PREC_MULTI_SEG_INDEX.....</b>	<b>488</b>
<b>PASID Capability .....</b>	<b>490</b>
<b>PASID Control.....</b>	<b>492</b>
<b>PASID Extended Capability Header .....</b>	<b>494</b>
<b>PAT Index.....</b>	<b>495</b>
<b>PCI Command.....</b>	<b>498</b>
<b>PCI Express Capability .....</b>	<b>501</b>
<b>PCI Express Capability Header .....</b>	<b>502</b>
<b>PCI Express Capability Structure.....</b>	<b>503</b>
<b>PCI Express Device Control .....</b>	<b>505</b>
<b>PCI Mirror of GMCH Graphics Control .....</b>	<b>507</b>
<b>PCI Status.....</b>	<b>510</b>
<b>PCU Interrupt Definition .....</b>	<b>513</b>
<b>Performance Counter 1 LSB .....</b>	<b>515</b>
<b>Performance Counter 1 MSB.....</b>	<b>516</b>
<b>Performance Counter 2 LSB .....</b>	<b>518</b>
<b>Performance Counter 2 MSB.....</b>	<b>519</b>
<b>Performance Counter 3 LSB .....</b>	<b>521</b>
<b>Performance Counter 3 MSB.....</b>	<b>522</b>
<b>Performance Counter 4 LSB .....</b>	<b>524</b>
<b>Performance Counter 4 MSB.....</b>	<b>525</b>
<b>PHY_MISC .....</b>	<b>527</b>
<b>PIPE_ARB_CTL.....</b>	<b>528</b>
<b>PIPE_BOTTOM_COLOR.....</b>	<b>530</b>
<b>PIPE_DMCSANLINECOMP .....</b>	<b>532</b>
<b>PIPE_DSS_CTL1 .....</b>	<b>534</b>
<b>PIPE_DSS_CTL2 .....</b>	<b>537</b>
<b>PIPE_FLIPCNT.....</b>	<b>539</b>
<b>PIPE_FLIPDONETMSTMP .....</b>	<b>540</b>
<b>PIPE_FLIPTMSTMP .....</b>	<b>541</b>
<b>PIPE_FRMCNT .....</b>	<b>542</b>





PIPE_FRMTMSTMP .....	543
PIPE_MISC .....	544
PIPE_MISC2 .....	550
PIPE_SCANLINE .....	552
PIPE_SCANLINECOMP .....	554
PIPE_SEAM_EXCESS .....	557
PIPE_SRC SZ .....	559
PIPE_STATUS .....	561
PLANE_AUX_DIST .....	565
PLANE_BUF_CFG .....	570
PLANE_CC_VAL .....	576
PLANE_COLOR_CTL .....	581
PLANE_CSC_COEFF .....	589
PLANE_CSC_POSTOFF .....	592
PLANE_CSC_PREOFF .....	595
PLANE_CTL .....	598
PLANE_CUS_CTL .....	608
PLANE_INPUT_CSC_COEFF .....	613
PLANE_INPUT_CSC_POSTOFF .....	616
PLANE_INPUT_CSC_PREOFF .....	619
PLANE_KEYMAX .....	622
PLANE_KEYMSK .....	627
PLANE_KEYVAL .....	633
PLANE_LEFT_SURF .....	638
PLANE_OFFSET .....	643
PLANE_PIXEL_NORMALIZE .....	648
PLANE_POS .....	651
PLANE_POST_CSC_GAMC_DATA_ENH .....	656
PLANE_POST_CSC_GAMC_DATA .....	659
PLANE_POST_CSC_GAMC_INDEX_ENH .....	663
PLANE_POST_CSC_GAMC_INDEX .....	666
PLANE_PRE_CSC_GAMC_DATA_ENH .....	670
PLANE_PRE_CSC_GAMC_DATA .....	673



PLANE_PRE_CSC_GAMC_INDEX_ENH.....	677
PLANE_PRE_CSC_GAMC_INDEX.....	680
PLANE_SIZE.....	684
PLANE_STRIDE.....	690
PLANE_SURF .....	696
PLANE_SURFLIVE.....	702
PLANE_WM .....	711
POISON DATA HANDLING ENABLE.....	760
POISON DATA STATUS.....	761
PORT_TX_DFLEXDPCSSS .....	762
PORT_TX_DFLEXDPMLE1 .....	764
PORT_TX_DFLEXDPPMS.....	767
PORT_TX_DFLEXDPSP .....	769
PORT_TX_DFLEXNPCPMS .....	774
PORT_TX_DFLEXOLEN1 .....	776
PORT_TX_DFLEXORMP .....	778
PORT_TX_DFLEXPA1 .....	780
PORT_TX_DFLEXPA2 .....	782
PORT_TX_DFLEXPCPMS1 .....	784
PORT_TX_DFLEXPCPROE1 .....	786
PORT_TX_DFLEXPCPROIP1 .....	789
PORT_TX_DFLEXPLL1S .....	792
PORT_TX_DFLEXPLL2S .....	794
PORT_TX_DFLEXUSSRTOE .....	796
PORT_TX_FC2.....	799
POSH LRCA .....	801
Power Clock State Register .....	804
Power Management Capabilities.....	806
Power Management Capabilities ID .....	808
Power Management Control and Status .....	809
PPPR.....	811
PPRO .....	812
PRE_CSC_GAMC_DATA.....	813



PRE_CSC_GAMC_INDEX.....	815
Predicate Rendering Data Result.....	817
Predicate Rendering Data Result 1.....	818
Predicate Rendering Data Result 2.....	820
Predicate Rendering Data Storage.....	823
Predicate Rendering Temporary Register0.....	824
Predicate Rendering Temporary Register1.....	825
Preemption Hint.....	826
Preemption Hint Upper DWord.....	830
Primitives Generated By VF.....	832
PRMRR_BASE_LSB.....	833
PRMRR_BASE_MSB.....	834
PRMRR_MASK_LSB.....	835
PRMRR_MASK_MSB.....	836
PS_ADAPTIVE_CTRL.....	837
PS_COEF_DATA.....	841
PS_COEF_INDEX.....	845
PS_CTRL.....	849
PS_ECC_STAT.....	855
PS_HPHASE.....	857
PS_HSCALE.....	860
PS_PWR_GATE.....	862
PS_VPHASE.....	864
PS_VSCALE.....	868
PS_WIN_POS.....	870
PS_WIN_SZ.....	873
PS Depth Count.....	876
PS Depth Count for Slice0.....	877
PS Depth Count for Slice1.....	878
PS Depth Count for Slice2.....	879
PS Depth Count for Slice3.....	880
PS Depth Count for Slice4.....	881
PS Depth Count for Slice5.....	882



PS Depth Count for Slice6 .....	883
PS Depth Count for Slice7 .....	884
PS Invocation Count .....	885
PS Invocation Count for Slice0 .....	886
PS Invocation Count for Slice1 .....	887
PS Invocation Count for Slice2 .....	888
PS Invocation Count for Slice3 .....	889
PS Invocation Count for Slice4 .....	890
PS Invocation Count for Slice5 .....	891
PS Invocation Count for Slice6 .....	892
PS Invocation Count for Slice7 .....	893
PSR_EVENT.....	894
PSR_IIR .....	898
PSR_IMR.....	900
PSR_MASK .....	902
PSR2_CTL.....	905
PSR2_MAN_TRK_CTL.....	909
PSR2_STATUS .....	910
PSR2_SU_ECC_STAT .....	913
PSR2_SU_STATUS .....	914
PTBR Number Of Pages Recorded.....	915
PTBR Page Pool Size Register .....	916
PTE SW Fault Repair High .....	917
PTE SW Fault Repair Low.....	918
PWR_WELL_CTL_AUX .....	919
PWR_WELL_CTL_DDI .....	926
PWR_WELL_CTL .....	930
PWRCTXSAVE Message Register for Boot Controller Unit.....	933
RAC_GT_CRREG_LSB.....	934
RAC_GT_CRREG_MSB .....	935
RAC_GT_OS_LSB.....	936
RAC_GT_OS_MSB .....	937
RAC_GT_TRUSTED_LSB.....	938



RAC_GT_TRUSTED_MSB.....	939
RAC_GT_VTDREG_LSB .....	940
RAC_GT_VTDREG_MSB.....	941
RC6 Context Base .....	942
RC6 LOCATION .....	943
Reported BitRateControl Convergence Status .....	944
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01 .....	946
Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23 .....	948
Reported BitRateControl CumulativeDeltaQindex and Qindex 01 .....	950
Reported BitRateControl CumulativeDeltaQindex and Qindex 23 .....	951
Reported BitRateControl DeltaLoopFilter.....	953
Reported BitRateControl DeltaQindex.....	955
Reported BitRateControl parameter Mask .....	956
Reported BitRateControl parameter Status.....	958
Reported Bitstream Output Bit Count for Syntax Elements Only.....	960
Reported Bitstream Output Bit Count for Syntax Elements Only Register.....	961
Reported Bitstream Output Byte Count per Frame Register .....	962
Reported Bitstream Output Byte Count per Tile.....	963
Reported Bitstream Output CABAC Bin Count Register.....	964
Reported Bitstream Output CABAC Insertion Count .....	965
Reported Final Bitstream Byte Count.....	966
Reported Frame Zero Padding Byte Count.....	967
Reported Timestamp Count.....	968
Reset Control Register .....	971
Reset Flow Control Messages 0 .....	974
Reset Flow Control Messages 1 .....	975
Revision Identification and Class Code register .....	979
RING_BUFFER_HEAD_PREEMPT_REG .....	981
Ring Buffer Control.....	984
Ring Buffer Head.....	988
Ring Buffer Start .....	991
Ring Buffer Tail .....	993
Ring Context Address Register 0 for GTI Doorbell Unit .....	996



Ring Context Start Register for GTI Doorbell Unit .....	997
RPM Context Image Interface.....	998
RTADDR_LSB.....	999
RTADDR_MSB.....	1000
Sampler control register.....	1001
Sampler Dummy Register.....	1002
SAMPLER Mode Register.....	1003
SAMPLER READ DATA .....	1007
SCRATCH 1 from LPFCunit .....	1008
Second Level Batch Buffer Head Pointer Preemption Register .....	1009
Second Level Batch Buffer Head Pointer Register .....	1012
Second Level Batch Buffer State Register.....	1015
Second Level Batch Buffer Upper Head Pointer Preemption Register.....	1018
Second Level Batch Buffer Upper Head Pointer Register.....	1020
Semaphore Polling Interval on Wait .....	1022
SF Context Save Register 0.....	1024
SF Context Save Register 1.....	1025
SF Context Save Register 2.....	1026
SF Context Save Register 3.....	1027
SF Context Save Register 4.....	1028
SF Context Save Register 5.....	1029
SF Context Save Register 6.....	1030
SF Context Save Register 7.....	1031
SF Context Save Register 8.....	1032
Slice 0 BONUS1 Reg.....	1033
Slice 0 BONUS2 Reg.....	1035
Slice 0 PGFET control register with lock.....	1037
Slice 0 Power Context Save request .....	1039
Slice 0 Power Down FSM control register with lock .....	1040
Slice 0 Power Gate Control Request .....	1043
Slice 0 Power on FSM control register with lock.....	1044
Slice 0 SubSlice 0 PGFET control register with lock .....	1046
Slice 0 SubSlice 1 PGFET control register with lock .....	1048



<b>Slice 0 SubSlice 2 PGFET control register with lock .....</b>	<b>1050</b>
<b>Slice 1 - 5 BONUS1 Reg .....</b>	<b>1052</b>
<b>Slice 1 - 5 BONUS2 Reg .....</b>	<b>1054</b>
<b>Slice 1 - 5 PGFET control register with lock .....</b>	<b>1056</b>
<b>Slice 1-5 Power Context Save request.....</b>	<b>1058</b>
<b>Slice 1 - 5 Power Down FSM control register with lock.....</b>	<b>1059</b>
<b>Slice 1 - 5 Power Gate Control Request .....</b>	<b>1062</b>
<b>Slice 1 -5 Power on FSM control register with lock .....</b>	<b>1063</b>
<b>Slice Common Power Context Save request.....</b>	<b>1065</b>
<b>Slice unit Level Clock Gating Control 94D0 .....</b>	<b>1066</b>
<b>Slice unit Level Clock Gating Control 94D4 .....</b>	<b>1067</b>
<b>Slice unit Level Clock Gating Control 94D8 .....</b>	<b>1073</b>
<b>Slice unit Level Clock Gating Control 94DC .....</b>	<b>1076</b>
<b>Slice unit Level Clock Gating Control 94E0 .....</b>	<b>1079</b>
<b>Slice unit Level Clock Gating Control 94E4 .....</b>	<b>1082</b>
<b>Slice unit Level Clock Gating override during rstflow 94F0 .....</b>	<b>1088</b>
<b>SLM Bank Hash.....</b>	<b>1089</b>
<b>Snoop control register.....</b>	<b>1091</b>
<b>Software SCI .....</b>	<b>1094</b>
<b>Software SMI .....</b>	<b>1096</b>
<b>SQ Error Status .....</b>	<b>1097</b>
<b>SQ RO Port Decode Error Address LSB.....</b>	<b>1098</b>
<b>SQ RO Port Decode Error Address MSB .....</b>	<b>1099</b>
<b>SQ RW Port Decode Error Address LSB.....</b>	<b>1100</b>
<b>SQ RW Port Decode Error Address MSB .....</b>	<b>1101</b>
<b>SRD_CTL .....</b>	<b>1102</b>
<b>SRD_PERF_CNT .....</b>	<b>1107</b>
<b>SRD_STATUS .....</b>	<b>1108</b>
<b>SRIOV Capabilities.....</b>	<b>1112</b>
<b>SRIOV Control Register .....</b>	<b>1113</b>
<b>SRIOV Extended Capability Header .....</b>	<b>1115</b>
<b>SRIOV Initial VFs.....</b>	<b>1116</b>
<b>SRIOV Status.....</b>	<b>1117</b>



<b>SRIOV Total VFs.....</b>	<b>1118</b>
<b>SSM0 BONUS1 Reg .....</b>	<b>1119</b>
<b>SSM0 BONUS2 Reg .....</b>	<b>1121</b>
<b>SSM1 BONUS1 Reg .....</b>	<b>1123</b>
<b>SSM1 BONUS2 Reg .....</b>	<b>1125</b>
<b>SSM2 BONUS1 Reg .....</b>	<b>1127</b>
<b>SSM2 BONUS2 Reg .....</b>	<b>1129</b>
<b>State Ack Register Slice3 .....</b>	<b>1131</b>
<b>State Ack Register Slice4 .....</b>	<b>1133</b>
<b>State Ack Register Slice5 .....</b>	<b>1135</b>
<b>State Ack Register Slice6 .....</b>	<b>1137</b>
<b>State Ack Register Slice7 .....</b>	<b>1140</b>
<b>Stream Output 0 Num Primitives Written Counter .....</b>	<b>1143</b>
<b>Stream Output 0 Primitive Storage Needed Counter .....</b>	<b>1144</b>
<b>Stream Output 0 Write Offset.....</b>	<b>1146</b>
<b>Stream Output 1 Num Primitives Written Counter .....</b>	<b>1148</b>
<b>Stream Output 1 Primitive Storage Needed Counter .....</b>	<b>1149</b>
<b>Stream Output 1 Write Offset.....</b>	<b>1150</b>
<b>Stream Output 2 Num Primitives Written Counter .....</b>	<b>1152</b>
<b>Stream Output 2 Primitive Storage Needed Counter .....</b>	<b>1153</b>
<b>Stream Output 2 Write Offset.....</b>	<b>1154</b>
<b>Stream Output 3 Num Primitives Written Counter .....</b>	<b>1156</b>
<b>Stream Output 3 Primitive Storage Needed Counter .....</b>	<b>1157</b>
<b>Stream Output 3 Write Offset.....</b>	<b>1158</b>
<b>SubSlice 0 Power Context Save request.....</b>	<b>1160</b>
<b>SubSlice0 Power Down FSM control register with lock.....</b>	<b>1161</b>
<b>SubSlice 0 Power Gate Control Request.....</b>	<b>1164</b>
<b>SubSlice 0 Power on FSM control register with lock .....</b>	<b>1165</b>
<b>SubSlice 1 Power Context Save request.....</b>	<b>1167</b>
<b>SubSlice 1 Power Down FSM control register with lock.....</b>	<b>1168</b>
<b>SubSlice 1 Power Gate Control Request.....</b>	<b>1171</b>
<b>SubSlice 1 Power on FSM control register with lock .....</b>	<b>1172</b>
<b>SubSlice 2 Power Context Save request.....</b>	<b>1174</b>





SubSlice 2 Power Down FSM control register with lock.....	1175
SubSlice 2 Power Gate Control Request.....	1178
SubSlice 2 Power on FSM control register with lock .....	1179
Subsystem Identification.....	1181
Subsystem Vendor Identification .....	1182
Super Queue GFX cycle Options register .....	1183
Super Queue Internal Cnt Register I.....	1185
Super Queue Internal Counters Register II .....	1188
Supported Page Sizes .....	1190
SWF .....	1191
System Page Sizes .....	1192
Thread Dispatched Count Register.....	1193
Thread Faulted Count Register .....	1194
Thread Fault Status Register 0 .....	1195
Thread Fault Status Register 1 .....	1196
Thread Load Status Register 0 .....	1197
Thread Load Status Register 1 .....	1198
Thread Mode Register .....	1199
Thread Restart Control Register .....	1203
Tile Cache Control Register .....	1204
TILECTL.....	1206
TiledResources Invalid Tile Detection Register .....	1207
Tiled Resources Translation Table Control Registers.....	1208
TiledResources VA Detection Registers .....	1209
Tiled Resources VA Translation Table L3 ptr - DW0 .....	1210
Tiled Resources VA Translation Table L3 ptr - DW1 .....	1211
Tiled Resources Wrapper Write Data Port arbitration.....	1212
TIMESTAMP_CTR.....	1214
Top of Low Usable DRAM Register .....	1215
TOUUD_LSB_REG .....	1216
TOUUD_MSB_REG .....	1217
TRANS_CLK_SEL.....	1218
TRANS_CONF.....	1220



TRANS_DDI_FUNC_CTL .....	1223
TRANS_DDI_FUNC_CTL2 .....	1229
TRANS_DSI_FUNC_CONF .....	1232
TRANS_FRM_TIME.....	1238
TRANS_HBLANK.....	1240
TRANS_HSYNC .....	1242
TRANS_HTOTAL .....	1244
TRANS_MSA_MISC.....	1247
TRANS_MULT .....	1249
TRANS_SPACE.....	1250
TRANS_STEREO3D_CTL.....	1252
TRANS_VBLANK .....	1256
TRANS_VRR_FLIPLINE.....	1258
TRANS_VRR_STATUS2 .....	1259
TRANS_VSYNC.....	1260
TRANS_VSYNCSHIFT .....	1262
TRANS_VTOTAL.....	1264
TRANS_WD_FUNC_CTL .....	1266
TRNULLDETCT .....	1269
TSEG Base Memory .....	1270
Ungated Clock Counter for DFR Testability.....	1271
Unit Level Clock Gating Control 10 for GLV .....	1272
Unslice unit Level Clock Gating Control 9440 .....	1279
Unslice unit Level Clock Gating Control 9444 .....	1285
Unslice unit Level Clock Gating Control 9448 .....	1287
Unslice unit Level Clock Gating Control 9450 .....	1290
Unslice unit Level Clock Gating Control 9454 .....	1296
UTIL_PIN_BUF_CTL .....	1301
UTIL_PIN_CTL.....	1302
VCW Clock Count .....	1305
VCW Internal Latency .....	1306
VCW Min Max Latency .....	1307
VCW Total Latency .....	1308



VCW XY position .....	1309
Vdbox Power Context Save request .....	1310
Vdbox unit Level Clock Gating Control 3F0C .....	1312
Vdbox unit Level Clock Gating Control 3F04.....	1319
Vdbox unit Level Clock Gating Control 3F08.....	1326
Vdbox unit Level Clock Gating Control 3F10.....	1333
Vdbox unit Level Clock Gating Control 3F14.....	1336
Vdbox unit Level Clock Gating Control 3F18.....	1343
Vdbox unit Level Clock Gating override during rstflow .....	1350
vdcp Vdbox unit Level Clock Gating override during rstflow.....	1351
VDMBDFBARKVM .....	1352
VEBOX1 MOCS Register.....	1354
VEBOX2 MOCS Register.....	1363
VEBOX3 MOCS Register.....	1372
Vebox MOCS LECC 00 TC 00 Register.....	1381
VEBOX MOCS LECC 00 TC 01 Register.....	1385
VEBOX MOCS LECC 00 TC 10 Register.....	1389
VEBOX MOCS LECC 01 TC 00 Register.....	1393
VEBOX MOCS LECC 10 TC 00 Register.....	1397
VEBOX MOCS LECC 10 TC 01 Register.....	1401
VEBOX MOCS LECC 10 TC 10 Register.....	1405
VEBOX MOCS LECC 11 TC 00 Register.....	1409
VEBOX MOCS LECC 11 TC 01 Register.....	1413
VEBOX MOCS LECC 11 TC 10 Register.....	1417
Vebox Power Context Save request .....	1421
Vebox unit Level Clock Gating Control 3F04.....	1423
Vebox unit Level Clock Gating Control 3F08 .....	1428
Vebox unit Level Clock Gating override during rstflow .....	1431
VEBX Fault Counter .....	1432
VEBX Fixed Counter .....	1433
Vendor Identification.....	1434
VEO Current Pipe 0 XY Register .....	1435
VEO DN Pipe 0 XY Register .....	1436



VEO DN Pipe 1 XY Register .....	1437
VEO DV Count Register .....	1438
VEO DV Hold Register.....	1439
VEO IECP DV Count Register .....	1442
VEO Previous Pipe 0 XY Register .....	1443
VEO State Register .....	1444
VE SFC Forced Lock Acknowledgement Register .....	1446
VE SFC Forced Lock Register .....	1447
VE VFW SFC Usage Register .....	1448
VF_CAPABILITY_REGISTER.....	1449
VF_SW_FLAG .....	1450
VF BAR0 LDW .....	1451
VF BAR0 UDW .....	1453
VF BAR1 LDW .....	1454
VF BAR1 UDW .....	1456
VF BAR2 LDW .....	1457
VF BAR2 UDW .....	1458
VF Device ID.....	1459
VF Migration State Array Offset .....	1460
VF Scratch Pad.....	1461
VF Stride.....	1465
VFW Credit Count Register .....	1466
VGA_CONTROL.....	1467
VIDEO_DIP_CTL.....	1470
VIDEO_DIP_DATA .....	1473
VIDEO_DIP_DRM_DATA .....	1493
VIDEO_DIP_DRM_ECC.....	1497
VIDEO_DIP_ECC.....	1499
VIDEO_DIP_GCP .....	1508
Video BIOS ROM Base Address.....	1510
VS Invocation Counter.....	1511
VSR_PUSH_CONSTANT_BASE.....	1513
VTd Status.....	1514



WAC_GT_CRREG_LSB.....	1515
WAC_GT_CRREG_MSB.....	1516
WAC_GT_OS_LSB.....	1517
WAC_GT_OS_MSB.....	1518
WAC_GT_TRUSTED_LSB.....	1519
WAC_GT_TRUSTED_MSB.....	1520
WAC_GT_VTDREG_LSB.....	1521
WAC_GT_VTDREG_MSB.....	1522
Wait For Event and Display Flip Flags Register.....	1523
Wait For Event and Display Flip Flags Register 1.....	1529
Wait For Event and Display Flip Flags Register 2.....	1536
Wait For Event and Display Flip Flags Register 3.....	1544
Wait For Event and Display Flip Flags Register 4.....	1552
Wait For Event and Display Flip Flags Register 5.....	1560
Wait For Event and Display Flip Flags Register 6.....	1568
Watchdog Counter.....	1573
Watchdog Counter Control.....	1575
Watchdog Counter Threshold.....	1578
WD_27_M.....	1580
WD_27_N.....	1582
WD_FRAME_STATUS.....	1583
WD_IIR.....	1585
WD_IMR.....	1586
WD_PERF_CNT.....	1587
WD_STATUS.....	1588
WD_STRIDE.....	1589
WD_SURF.....	1591
WD_TAIL_CFG.....	1593
WIDI MOCS LECC 00 TC 00 Register.....	1595
WIDI MOCS LECC 00 TC 01 Register.....	1599
WIDI MOCS LECC 00 TC 10 Register.....	1603
WIDI MOCS LECC 01 TC 00 Register.....	1607
WIDI MOCS LECC 10 TC 00 Register.....	1611



<b>WIDI MOCS LECC 10 TC 01 Register .....</b>	<b>1615</b>
<b>WIDI MOCS LECC 10 TC 10 Register .....</b>	<b>1619</b>
<b>WIDI MOCS LECC 11 TC 00 Register .....</b>	<b>1623</b>
<b>WIDI MOCS LECC 11 TC 01 Register .....</b>	<b>1627</b>
<b>WIDI MOCS LECC 11 TC 10 Register .....</b>	<b>1631</b>
<b>WIDI TLB Control Register .....</b>	<b>1635</b>
<b>Window Hardware Generated Clear Value .....</b>	<b>1636</b>
<b>WM_LINETIME.....</b>	<b>1637</b>
<b>WM_MISC .....</b>	<b>1639</b>
<b>Write Watermark .....</b>	<b>1640</b>



## MAILBOX0

MAILBOX0 - MAILBOX0		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	120800h	
This register contains bits 31:0 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
This field contains bits 31:0 of the generic descriptor, fetched from the invalidate queue for GT.		



## MAILBOX1

MAILBOX1 - MAILBOX1		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	120804h	
This register contains bits 63:32 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
This field contains bits 63:32 of the generic descriptor, fetched from the invalidate queue for GT.		





## MAILBOX2

MAILBOX2 - MAILBOX2		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	120808h	
This register contains bits 95:64 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
This field contains bits 95:64 of the generic descriptor, fetched from the invalidate queue for GT.		



## MAILBOX3

MAILBOX3 - MAILBOX3		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	12080Ch	
This register contains bits 127:96 of the generic descriptor, fetched from the invalidate queue for GT.		
DWord	Bit	Description
0	31:0	<b>DATA</b>
		Default Value: 00000000h
		Access: R/W
This field contains bits 127:96 of the generic descriptor, fetched from the invalidate queue for GT.		



## Master Latency Timer

MLT2_0_2_0_PCI - Master Latency Timer		
Register Space:	PCI: 0/2/0	
Source:	BSpec	
Size (in bits):	8	
Address:	0000Dh	
The IGD does not support the programmability of the master latency timer because it does not perform bursts.		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	7:0	<b>Master Latency Timer Count Value</b>
		Default Value: 00000000b
		Access: RO
		Hardwired to 0s.



## Maximum Latency

MAXLAT_0_2_0_PCI - Maximum Latency						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	8					
Address:	0003Fh					
The Integrated Graphics Device has no requirement for the settings of Latency Timers.						
<table border="1"><tr><td><a href="#">_Custom_GTI_CfgLtLock</a></td><td><a href="#">_Custom_SaiPolicy []</a></td></tr><tr><td>N</td><td>Unspecified</td></tr></table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	7:0	<b>Maximum Latency Value</b>				
		<table border="1"><tr><td>Default Value:</td><td>00000000b</td></tr><tr><td>Access:</td><td>RO</td></tr></table>	Default Value:	00000000b	Access:	RO
Default Value:	00000000b					
Access:	RO					
		Hardwired to 0s because the IGD has no specific requirements for how often it needs to access the PCI bus.				



## MBC Control Register

MBCTL - MBC Control Register		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0907Ch	
MBC Control Register		
DWord	Bit	Description
0	31:18	<b>ECORSVD</b> Access: R/W ECO purposes Reserved
	17	<b>U2C Global PMON Enable Override</b> Default Value: 1b Access: R/W U2C Performance Monitor Global Enable Override 0 - U2C Global PMON needs to be enabled for performance monitors to be enabled (default) 1 - Override U2C Global PMON Enable is ignored in baled performance monitor counters
	16	<b>VCR Fuse Writes as Posted</b> Access: R/W BDW - Non-posted fuse fetching is NOT supported starting on BDW project. Only posted is allowed (the default). 0 - MBCunit sends VCR Fuse Writes as Non-posted. 1 - MBCunit sends VCR Fuse Writes as posted.
	15:8	<b>RSVD</b> Access: RO
	7	<b>Disable Wait for SQempty in MAE</b> Access: R/W 0 - Wait for SQempty for MAE update Flow. 1 - MBC MAE update FSM does not wait for the SQempty to complete the FSM.
	6	<b>Reserved</b>
	5	<b>RSVD</b> Access: RO
	4	<b>MBC Driver Boot Enable</b> Access: R/W Config bit for driver managed boot kick off. 1 - Enable Boot Fetch without any PM interaction. 0 - Default (no action). This Bit is cleared by the Hardware once the Boot fetch is complete.



## MBCTL - MBC Control Register

This bit is unsupported and must not be set	
3	<b>Context Fetch Needed</b> Access: R/W Context Fetch Needed for Power Exits. 0 - Context Fetch Not Needed. 1 - Context Fetch Needed for Power Exits ( CPD Entry).
2	<b>BME Update Enable</b> Access: R/W BME update Enable: 0 - Default BME Update is not Enabled. MBC ignores all the BME updates from SA. 1- BME update is Enabled.
1	<b>MAE Update Enable</b> Access: R/W MAE update Enable: 0 - Default MAE Update is not Enabled. MBC ignores all the MAE updates from SA. 1 - MAE update is Enabled. MBC responds to the MAE updates.
0	<b>RSVD</b> Access: RO



## MBUS\_ABOX\_CTL

MBUS_ABOX_CTL			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	45038h-4503Bh		
Name:	Mbus ABox Control		
ShortName:	MBUS_ABOX_CTL		
Power:	Always on		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access:	RO
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
	1b	Enabled	
	30:27	<b>Ring Stop Address</b>	
		Access:	RO
	This field indicates the address of the box in the ring.		
	26:22	<b>B2B Transactions Max</b>	
This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.			
<b>Value</b>		<b>Name</b>	
10		[Default]	
[1-31]			
21:20	<b>BW Credits</b>		
	Default Value:	1h	
BW credits are used by the VGA host controller to write data to Display Buffer.			
19:16	<b>B Credits</b>		
	Default Value:	1h	
B Credits are used by the Arbiter to request data from the Display Buffer for FBC/WiDi write back to memory.			



## MBUS\_ABOX\_CTL

15:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
13	<p><b>Regulate B2B Transactions</b> This field controls the regulation of back to back transactions from this ring stop.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable <b>[Default]</b>
Value	Name						
0b	Disable						
1b	Enable <b>[Default]</b>						
12:8	<p><b>BT Credits Pool2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>10h</td> </tr> </table> <p>BT credits are used by the Arbiter to request trackers from the Display Buffer.</p>	Default Value:	10h				
Default Value:	10h						
7:5	<p><b>B2B Transactions Delay</b> This field indicates the number of wait cycles after the maximum back to back transactions is sent.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #e1eef6;"> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0-7]</td> <td></td> </tr> <tr> <td style="text-align: center;">2</td> <td><b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	[0-7]		2	<b>[Default]</b>
Value	Name						
[0-7]							
2	<b>[Default]</b>						
4:0	<p><b>BT Credits Pool1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>10h</td> </tr> </table> <p>BT credits are used by the Arbiter to request trackers from the Display Buffer.</p>	Default Value:	10h				
Default Value:	10h						





## MBUS\_BBOX\_CTL

<b>MBUS_BBOX_CTL</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	45040h-45043h		
Name:	MBus BBox 1 Control		
ShortName:	MBUS_BBOX_CTL_S1		
Power:	PG0		
Reset:	soft		
Address:	45044h-45047h		
Name:	MBus BBox 2 Control		
ShortName:	MBUS_BBOX_CTL_S2		
Power:	PG0		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access:	RO
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
	1b	Enabled	
	30:27	<b>Ring Stop Address</b>	
		Access:	RO
	This field indicates the address of the box in the ring.		
	26:25	<b>Reserved</b>	
24:20	<b>B2B Transactions Max</b>		
	This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.		
	<b>Value</b>	<b>Name</b>	
	16	[Default]	
[1-31]			
19:17	<b>B2B Transactions Delay</b>		
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.		



## MBUS\_BBOX\_CTL

		Value	Name
		[0-7]	
		1	[Default]
16	<b>Regulate B2B Transactions</b> This field controls the regulation of back to back transactions from this ring stop.		
		Value	Name
		0b	Disable
		1b	Enable [Default]
15:0	<b>Reserved</b>		



## MBUS\_DBOX\_CTL

MBUS_DBOX_CTL										
Register Space:	MMIO: 0/2/0									
Source:	BSpec									
Access:	Double Buffered									
Size (in bits):	32									
Double Buffer Update Point:	Start of vertical blank OR pipe disabled									
Address:	7003Ch-7003Fh									
Name:	Pipe MBus DBox Control									
ShortName:	PIPE_MBUS_DBOX_CTL_A									
Power:	PG1									
Reset:	soft									
Address:	7103Ch-7103Fh									
Name:	Pipe MBus DBox Control									
ShortName:	PIPE_MBUS_DBOX_CTL_B									
Power:	PG2									
Reset:	soft									
Address:	7203Ch-7203Fh									
Name:	Pipe MBus DBox Control									
ShortName:	PIPE_MBUS_DBOX_CTL_C									
Power:	PG2									
Reset:	soft									
Address:	7303Ch-7303Fh									
Name:	Pipe MBus DBox Control									
ShortName:	PIPE_MBUS_DBOX_CTL_D									
Power:	PG2									
Reset:	soft									
<table border="1"> <tr> <td><b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b></td> </tr> <tr> <td>Start of vertical blank OR pipe disabled</td> </tr> </table>		<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>	Start of vertical blank OR pipe disabled							
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>										
Start of vertical blank OR pipe disabled										
DWord	Bit	Description								
0	31	<b>Status</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">This field indicates if the box is enabled.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0b</td> <td>Disabled</td> </tr> </table>	Access:	RO	This field indicates if the box is enabled.		Value	Name	0b	Disabled
Access:	RO									
This field indicates if the box is enabled.										
Value	Name									
0b	Disabled									



## MBUS\_DBOX\_CTL

	1b	Enabled
30:27	<b>Ring Stop Address</b>	
	Access:	RO
	This field indicates the address of the box in the ring.	
26	<b>Reserved</b>	
26	<b>Reserved</b>	
	Format:	MBZ
25	<b>Reserved</b>	
	Format:	MBZ
24:20	<b>B2B Transactions Max</b>	
	This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.	
	<b>Value</b>	<b>Name</b>
	16	[Default]
	[1-31]	
19:17	<b>B2B Transactions Delay</b>	
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.	
	<b>Value</b>	<b>Name</b>
	[0-7]	
	1	[Default]
16	<b>Regulate B2B Transactions</b>	
	This field controls the regulation of back to back transactions from this ring stop.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable [Default]
15:14	<b>BW Credits</b>	
	Default Value:	1h
	BW credits are used by the display pipe to write color clear/WiDi/FBC/data?in to display buffer.	
13	<b>Reserved</b>	
	Format:	MBZ
12:8	<b>B Credits</b>	
	Default Value:	06h
	B credits are used by the display pipe to request data from display buffer.	
7:4	<b>Reserved</b>	
	Format:	MBZ
3:0	<b>A Credits</b>	



## MBUS\_DBOX\_CTL

		Default Value:		2h
		A credits are used by the display pipe to make data/TLB/VTd/MCS requests to Arbiter.		



## MBUS\_UBOX\_CTL

MBUS_UBOX_CTL			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	4503Ch-4503Fh		
Name:	Mbus UBox Control		
ShortName:	MBUS_UBOX_CTL		
Power:	PG0		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Status</b>	
		Access: <span style="float: right;">RO</span>	
		This field indicates if the box is enabled.	
		<b>Value</b>	<b>Name</b>
		0b	Disabled
	1b	Enabled	
	30:27		<b>Ring Stop Address</b>
		Access: <span style="float: right;">RO</span>	
	This field indicates the address of the box in the ring.		
	26		<b>Reserved</b>
	26		<b>Reserved</b>
		Format: <span style="float: right;">MBZ</span>	
	25		<b>Reserved</b>
		Format: <span style="float: right;">MBZ</span>	
24:20		<b>B2B Transactions Max</b>	
	This fields indicates the number of back to back transactions that can be added to either to top or bottom of the ring when 'Regulate Transactions' bit is 1b.		
	<b>Value</b>	<b>Name</b>	
	16	<b>[Default]</b>	
	[1-31]		
19:17		<b>B2B Transactions Delay</b>	
	This field indicates the number of wait cycles after the maximum back to back transactions is sent.		
	<b>Value</b>	<b>Name</b>	
	[0-7]		



## MBUS\_UBOX\_CTL

	1	[Default]
16	<b>Regulate B2B Transactions</b> This field controls the regulation of back to back transactions from this ring stop.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable <b>[Default]</b>
15:7	<b>Reserved</b> Format: _____ MBZ	
6:4	<b>KVM Sprite A Credits</b> Default Value: _____ 1 A Credits used by KVM to make data requests to Arbiter.	
3	<b>Reserved</b> Format: _____ MBZ	
2:0	<b>VGA B Credits</b> Default Value: _____ 4 B credits used by VGA to request data from Display Buffer.	



## MCR Packet Control

MCRPKT_CTRL - MCR Packet Control					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	00FDCh-00FDFh				
_Custom_G TIReset	_Custom_GTIIsc oContextSaved	_Custom_GTIAcces sProtection	_Custom_GT IStorage	_Custom_GTIIsCon textMapped	_Custom_GTIContex tMappedUnit
Unspecified	N	Unspecified	Unspecified	Y	Unspecified
DWord	Bit	Description			
0	31	<b>MULTICAST</b>			
		Default Value:			1b
		Access:			R/W
		Value determines the multicast value driven to MCR. 0 - not multicast 1 - multicast The usage model is that the value is returned to the default (1), after completion of the unicast request.			
30:27	<b>SLICEID</b>	Default Value:			0000b
		Access:			R/W
		Value determines the slice ID driven to MCR.			
26:24	<b>SUBSLICEID</b>	Default Value:			000b
		Access:			R/W
		Value determines the subslice ID (or I3_bank) driven to MCR.			
23:0	<b>Reserved</b>	Access:			RO





## MDRB Context Base 1

MDRB_CTXBASE1 - MDRB Context Base 1				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00DC8h			
RC6 Save Location				
<u>_Custom_GTIIsContextSaved</u>	<u>_Custom_GTIIsContextMapped</u>	<u>_Custom_GTIContextMappedUnit</u>		
N	Y	Unspecified		
DWord	Bit	Description		
0	31:6	<b>MDRB Memory Base Low</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W Lock</td></tr></table> This field is used to set the base of memory where the RC6 power context will be saved This value MUST be above the base and below the top of stolen memory This register is locked (becomes read-only) when RC6MEMLOCK is 1		R/W Lock
		R/W Lock		
	5:1	<b>Reserved</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>RO</td></tr></table>		RO
	RO			
0	<b>Ctx Base is Enabled</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W Lock</td></tr></table> 1'b0 : The MDRB base has not been enabled, so don't do the MDRB context save (This is default value and BIOS has to program it to enable context save) 1'b1 : The MDRB base has been enabled, so go ahead with the context save		R/W Lock	
	R/W Lock			



## MDRB Context Base 2

MDRB_CTXBASE2 - MDRB Context Base 2				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00DCCh			
RC6 Base Location				
<u>_Custom_GTIIsContextMapped</u>		<u>_Custom_GTIContextMappedUnit</u>		
Y		Unspecified		
DWord	Bit	Description		
0	31:0	<b>MDRB Memory Base High</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This field is used to set the base of memory where the RC6 power context will be saved            This value MUST be above the base and below the top of stolen memory            This register is locked (becomes read-only) when RC6MEMLOCK is 1</p>	Access:	R/W Lock
Access:	R/W Lock			



## Media 0 MOCS LECC 00 TC 00 Register

<b>MFX0_MOCS_LECC_00_TC_00 - Media 0 MOCS LECC 00 TC 00 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0C900h		
Name:	Media 0 MOCS 0		
ShortName:	MFX0_MOCS_0		
Address:	0C940h		
Name:	Media 0 MOCS 16		
ShortName:	MFX0_MOCS_16		
Address:	0C980h		
Name:	Media 0 MOCS 32		
ShortName:	MFX0_MOCS_32		
Address:	0C9C0h		
Name:	Media 0 MOCS 48		
ShortName:	MFX0_MOCS_48		
MFX0 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	
		This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the	



## MFX0\_MOCS\_LECC\_00\_TC\_00 - Media 0 MOCS LECC 00 TC 00 Register

	<p>surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>				
14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> </table>	Default Value:	0b		
Default Value:	0b				



## MFX0\_MOCS\_LECC\_00\_TC\_00 - Media 0 MOCS LECC 00 TC 00 Register

		Access:	R/W
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC	
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b
		Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable		



## MFX0\_MOCS\_LECC\_00\_TC\_00 - Media 0 MOCS LECC 00 TC 00 Register

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media 0 MOCS LECC 00 TC 01 Register

<b>MFX0_MOCS_LECC_00_TC_01 - Media 0 MOCS LECC 00 TC 01 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0C904h		
Name:	Media 0 MOCS 1		
ShortName:	MFX0_MOCS_1		
Address:	0C944h		
Name:	Media 0 MOCS 17		
ShortName:	MFX0_MOCS_17		
Address:	0C984h		
Name:	Media 0 MOCS 33		
ShortName:	MFX0_MOCS_33		
Address:	0C9C4h		
Name:	Media 0 MOCS 49		
ShortName:	MFX0_MOCS_49		
MFX0 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	
This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is			



## MFX0\_MOCS\_LECC\_00\_TC\_01 - Media 0 MOCS LECC 00 TC 01 Register

	<p>a project dependent decision and listed in the Bspec.            00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)            01: Class 1            10: Class 2            11: Class 3</p>				
14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA            In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)            LKF:            1: Non-Snooping Write/Read using NS Tunnel.            0: Coherent Access using legacy flows.            Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped            Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				





## MFX0\_MOCS\_LECC\_00\_TC\_01 - Media 0 MOCS LECC 00 TC 01 Register

	<p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT)</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				



**MFX0\_MOCS\_LECC\_00\_TC\_01 - Media 0 MOCS LECC 00 TC 01  
Register**

		<p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>
--	--	--



## Media0 MOCS LECC 00 TC 10 Register

<b>MFX0_MOCS_LECC_00_TC_10 - Media0 MOCS LECC 00 TC 10 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0C908h		
Name:	Media0 MOCS 2		
ShortName:	MFX0_MOCS_2		
Address:	0C948h		
Name:	Media0 MOCS 18		
ShortName:	MFX0_MOCS_18		
Address:	0C988h		
Name:	Media0 MOCS 34		
ShortName:	MFX0_MOCS_34		
Address:	0C9C8h		
Name:	Media0 MOCS 50		
ShortName:	MFX0_MOCS_50		
MFX0 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	



## MFX0\_MOCS\_LECC\_00\_TC\_10 - Media0 MOCS LECC 00 TC 10 Register

		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)          01: Class 1          10: Class 2          11: Class 3</p>					
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA          In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)          LKF:          1: Non-Snooping Write/Read using NS Tunnel.          0: Coherent Access using legacy flows.          Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped          Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:          000: Use the global page faulting mode from context descriptor (default)          001-111: Reserved</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.          If "0" - than corresponding address bit value is do not care          Bit[8]=1: address bit[9] needs to be "0" to cache in target          Bit[9]=1: address bit[10] needs to be "0" to cache in target          Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						



## MFX0\_MOCS\_LECC\_00\_TC\_10 - Media0 MOCS LECC 00 TC 10 Register

7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_00\_TC\_10 - Media0 MOCS LECC 00 TC 10 Register

1:0	<b>LLC/eDRAM cacheability control</b>	
	Default Value:	00b
	Access:	R/W
<p>Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		



## Media0 MOCS LECC 01 TC 00 Register

<b>MFX0_MOCS_LECC_01_TC_00 - Media0 MOCS LECC 01 TC 00 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0C90Ch		
Name:	Media0 MOCS 3		
ShortName:	MFX0_MOCS_3		
Address:	0C94Ch		
Name:	Media0 MOCS 19		
ShortName:	MFX0_MOCS_19		
Address:	0C98Ch		
Name:	Media0 MOCS 35		
ShortName:	MFX0_MOCS_35		
Address:	0C9CCh		
Name:	Media0 MOCS 51		
ShortName:	MFX0_MOCS_51		
MFX0 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	



## MFX0\_MOCS\_LECC\_01\_TC\_00 - Media0 MOCS LECC 01 TC 00 Register

		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)            01: Class 1            10: Class 2            11: Class 3</p>					
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA            In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)            LKF:            1: Non-Snooping Write/Read using NS Tunnel.            0: Coherent Access using legacy flows.            Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped            Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						





## MFX0\_MOCS\_LECC\_01\_TC\_00 - Media0 MOCS LECC 01 TC 00 Register

		Bit[10]=1: address bit[11] needs to be "0" to cache in target	
7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
	Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed		



## MFX0\_MOCS\_LECC\_01\_TC\_00 - Media0 MOCS LECC 01 TC 00 Register

		11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	01b
		Access:	R/W
		<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	



## Media0 MOCS LECC 10 TC 00 Register

<b>MFX0_MOCS_LECC_10_TC_00 - Media0 MOCS LECC 10 TC 00 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C910h	
Name:	Media 0 MOCS 4	
ShortName:	MFX0_MOCS_4	
Address:	0C928h	
Name:	Media 0 MOCS 10	
ShortName:	MFX0_MOCS_10	
Address:	0C950h	
Name:	Media 0 MOCS 20	
ShortName:	MFX0_MOCS_20	
Address:	0C968h	
Name:	Media 0 MOCS 26	
ShortName:	MFX0_MOCS_26	
Address:	0C990h	
Name:	Media 0 MOCS 36	
ShortName:	MFX0_MOCS_36	
Address:	0C9A8h	
Name:	Media 0 MOCS 42	
ShortName:	MFX0_MOCS_42	
Address:	0C9D0h	
Name:	Media 0 MOCS 52	
ShortName:	MFX0_MOCS_52	
Address:	0C9E8h	
Name:	Media 0 MOCS 58	
ShortName:	MFX0_MOCS_58	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_10\_TC\_00 - Media0 MOCS LECC 10 TC 00 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	



## MFX0\_MOCS\_LECC\_10\_TC\_00 - Media0 MOCS LECC 10 TC 00 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_10\_TC\_00 - Media0 MOCS LECC 10 TC 00 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media0 MOCS LECC 10 TC 01 Register

<b>MFX0_MOCS_LECC_10_TC_01 - Media0 MOCS LECC 10 TC 01 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C914h	
Name:	Media 0 MOCS 5	
ShortName:	MFX0_MOCS_5	
Address:	0C92Ch	
Name:	Media 0 MOCS 11	
ShortName:	MFX0_MOCS_11	
Address:	0C954h	
Name:	Media 0 MOCS 21	
ShortName:	MFX0_MOCS_21	
Address:	0C96Ch	
Name:	Media 0 MOCS 27	
ShortName:	MFX0_MOCS_27	
Address:	0C994h	
Name:	Media 0 MOCS 37	
ShortName:	MFX0_MOCS_37	
Address:	0C9ACh	
Name:	Media 0 MOCS 43	
ShortName:	MFX0_MOCS_43	
Address:	0C9D4h	
Name:	Media 0 MOCS 53	
ShortName:	MFX0_MOCS_53	
Address:	0C9ECh	
Name:	Media 0 MOCS 59	
ShortName:	MFX0_MOCS_59	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_10\_TC\_01 - Media0 MOCS LECC 10 TC 01 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	





## MFX0\_MOCS\_LECC\_10\_TC\_01 - Media0 MOCS LECC 10 TC 01 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_10\_TC\_01 - Media0 MOCS LECC 10 TC 01 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	01b	Access:	R/W
Default Value:	01b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type.            Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media 0 MOCS LECC 10 TC 10 Register

<b>MFX0_MOCS_LECC_10_TC_10 - Media 0 MOCS LECC 10 TC 10 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C918h	
Name:	Media 0 MOCS 6	
ShortName:	MFX0_MOCS_6	
Address:	0C930h	
Name:	Media 0 MOCS 12	
ShortName:	MFX0_MOCS_12	
Address:	0C958h	
Name:	Media 0 MOCS 22	
ShortName:	MFX0_MOCS_22	
Address:	0C970h	
Name:	Media 0 MOCS 28	
ShortName:	MFX0_MOCS_28	
Address:	0C998h	
Name:	Media 0 MOCS 38	
ShortName:	MFX0_MOCS_38	
Address:	0C9B0h	
Name:	Media 0 MOCS 44	
ShortName:	MFX0_MOCS_44	
Address:	0C9D8h	
Name:	Media 0 MOCS 54	
ShortName:	MFX0_MOCS_54	
Address:	0C9F0h	
Name:	Media 0 MOCS 60	
ShortName:	MFX0_MOCS_60	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_10\_TC\_10 - Media 0 MOCS LECC 10 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
<b>Description</b>		
Not used in CNL/ICL.		
<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		
13:11	<b>Page Faulting Mode</b>	



## MFX0\_MOCS\_LECC\_10\_TC\_10 - Media 0 MOCS LECC 10 TC 10 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_10\_TC\_10 - Media 0 MOCS LECC 10 TC 10 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media 0 MOCS LECC 11 TC 00 Register

<b>MFX0_MOCS_LECC_11_TC_00 - Media 0 MOCS LECC 11 TC 00 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C91Ch	
Name:	Media 0 MOCS 7	
ShortName:	MFX0_MOCS_7	
Address:	0C934h	
Name:	Media 0 MOCS 13	
ShortName:	MFX0_MOCS_13	
Address:	0C95Ch	
Name:	Media 0 MOCS 23	
ShortName:	MFX0_MOCS_23	
Address:	0C974h	
Name:	Media 0 MOCS 29	
ShortName:	MFX0_MOCS_29	
Address:	0C99Ch	
Name:	Media 0 MOCS 39	
ShortName:	MFX0_MOCS_39	
Address:	0C9B4h	
Name:	Media 0 MOCS 45	
ShortName:	MFX0_MOCS_45	
Address:	0C9DCh	
Name:	Media 0 MOCS 55	
ShortName:	MFX0_MOCS_55	
Address:	0C9F4h	
Name:	Media 0 MOCS 61	
ShortName:	MFX0_MOCS_61	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_11\_TC\_00 - Media 0 MOCS LECC 11 TC 00 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	





## MFX0\_MOCS\_LECC\_11\_TC\_00 - Media 0 MOCS LECC 11 TC 00 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_11\_TC\_00 - Media 0 MOCS LECC 11 TC 00 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						



## Media 0 MOCS LECC 11 TC 01 Register

<b>MFX0_MOCS_LECC_11_TC_01 - Media 0 MOCS LECC 11 TC 01 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C920h	
Name:	Media 0 MOCS 8	
ShortName:	MFX0_MOCS_8	
Address:	0C938h	
Name:	Media 0 MOCS 14	
ShortName:	MFX0_MOCS_14	
Address:	0C960h	
Name:	Media 0 MOCS 24	
ShortName:	MFX0_MOCS_24	
Address:	0C978h	
Name:	Media 0 MOCS 30	
ShortName:	MFX0_MOCS_30	
Address:	0C9A0h	
Name:	Media 0 MOCS 40	
ShortName:	MFX0_MOCS_40	
Address:	0C9B8h	
Name:	Media 0 MOCS 46	
ShortName:	MFX0_MOCS_46	
Address:	0C9E0h	
Name:	Media 0 MOCS 56	
ShortName:	MFX0_MOCS_56	
Address:	0C9F8h	
Name:	Media 0 MOCS 62	
ShortName:	MFX0_MOCS_62	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_11\_TC\_01 - Media 0 MOCS LECC 11 TC 01 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	



## MFX0\_MOCS\_LECC\_11\_TC\_01 - Media 0 MOCS LECC 11 TC 01 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_11\_TC\_01 - Media 0 MOCS LECC 11 TC 01 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	01b	Access:	R/W
Default Value:	01b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						



## Media 0 MOCS LECC 11 TC 10 Register

<b>MFX0_MOCS_LECC_11_TC_10 - Media 0 MOCS LECC 11 TC 10 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0C924h	
Name:	Media 0 MOCS 9	
ShortName:	MFX0_MOCS_9	
Address:	0C93Ch	
Name:	Media 0 MOCS 15	
ShortName:	MFX0_MOCS_15	
Address:	0C964h	
Name:	Media 0 MOCS 25	
ShortName:	MFX0_MOCS_25	
Address:	0C97Ch	
Name:	Media 0 MOCS 31	
ShortName:	MFX0_MOCS_31	
Address:	0C9A4h	
Name:	Media 0 MOCS 41	
ShortName:	MFX0_MOCS_41	
Address:	0C9BCh	
Name:	Media 0 MOCS 47	
ShortName:	MFX0_MOCS_47	
Address:	0C9E4h	
Name:	Media 0 MOCS 57	
ShortName:	MFX0_MOCS_57	
Address:	0C9FCh	
Name:	Media 0 MOCS 63	
ShortName:	MFX0_MOCS_63	
MFX0 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX0\_MOCS\_LECC\_11\_TC\_10 - Media 0 MOCS LECC 11 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	





## MFX0\_MOCS\_LECC\_11\_TC\_10 - Media 0 MOCS LECC 11 TC 10 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX0\_MOCS\_LECC\_11\_TC\_10 - Media 0 MOCS LECC 11 TC 10 Register

	<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					



## Media 1 MOCS LECC 00 TC 00 Register

<b>MFX1_MOCS_LECC_00_TC_00 - Media 1 MOCS LECC 00 TC 00 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0CA00h		
Name:	Media 1 MOCS 0		
ShortName:	MFX1_MOCS_0		
Address:	0CA40h		
Name:	Media 1 MOCS 16		
ShortName:	MFX1_MOCS_16		
Address:	0CA80h		
Name:	Media 1 MOCS 32		
ShortName:	MFX1_MOCS_32		
Address:	0CAC0h		
Name:	Media 1 MOCS 48		
ShortName:	MFX1_MOCS_48		
MFX1 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	
This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the			



## MFX1\_MOCS\_LECC\_00\_TC\_00 - Media 1 MOCS LECC 00 TC 00 Register

		<p>surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>				
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					



## MFX1\_MOCS\_LECC\_00\_TC\_00 - Media 1 MOCS LECC 00 TC 00 Register

7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_00\_TC\_00 - Media 1 MOCS LECC 00 TC 00 Register

1:0	<b>LLC/eDRAM cacheability control</b>	
	Default Value:	00b
	Access:	R/W
<p>Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		



## Media 1 MOCS LECC 00 TC 01 Register

<b>MFX1_MOCS_LECC_00_TC_01 - Media 1 MOCS LECC 00 TC 01 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0CA04h		
Name:	Media 1 MOCS 1		
ShortName:	MFX1_MOCS_1		
Address:	0CA44h		
Name:	Media 1 MOCS 17		
ShortName:	MFX1_MOCS_17		
Address:	0CA84h		
Name:	Media 1 MOCS 33		
ShortName:	MFX1_MOCS_33		
Address:	0CAC4h		
Name:	Media 1 MOCS 49		
ShortName:	MFX1_MOCS_49		
MFX1 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	



## MFX1\_MOCS\_LECC\_00\_TC\_01 - Media 1 MOCS LECC 00 TC 01 Register

		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>					
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						





## MFX1\_MOCS\_LECC\_00\_TC\_01 - Media 1 MOCS LECC 00 TC 01 Register

	Bit[10]=1: address bit[11] needs to be "0" to cache in target				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_00\_TC\_01 - Media 1 MOCS LECC 00 TC 01 Register

		11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	



## Media1 MOCS LECC 00 TC 10 Register

<b>MFX1_MOCS_LECC_00_TC_10 - Media1 MOCS LECC 00 TC 10 Register</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	0CA08h		
Name:	Media1 MOCS 2		
ShortName:	MFX1_MOCS_2		
Address:	0CA48h		
Name:	Media1 MOCS 18		
ShortName:	MFX1_MOCS_18		
Address:	0CA88h		
Name:	Media1 MOCS 34		
ShortName:	MFX1_MOCS_34		
Address:	0CAC8h		
Name:	Media1 MOCS 50		
ShortName:	MFX1_MOCS_50		
MFX1 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	



## MFX1\_MOCS\_LECC\_00\_TC\_10 - Media1 MOCS LECC 00 TC 10 Register

		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)          01: Class 1          10: Class 2          11: Class 3</p>				
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA          In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)          LKF:          1: Non-Snooping Write/Read using NS Tunnel.          0: Coherent Access using legacy flows.          Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped          Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:          000: Use the global page faulting mode from context descriptor (default)          001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.          If "0" - than corresponding address bit value is do not care          Bit[8]=1: address bit[9] needs to be "0" to cache in target          Bit[9]=1: address bit[10] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					



## MFX1\_MOCS\_LECC\_00\_TC\_10 - Media1 MOCS LECC 00 TC 10 Register

	Bit[10]=1: address bit[11] needs to be "0" to cache in target	
7	<b>Enable Reverse Skip Caching</b>	
	Default Value:	0b
	Access:	R/W
<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>		
6	<b>Dont allocate on miss</b>	
	Default Value:	0b
	Access:	R/W
<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>		
5:4	<b>LRU management</b>	
	Default Value:	11b
	Access:	R/W
<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>		
3:2	<b>Target Cache</b>	
	Default Value:	10b
	Access:	R/W
<p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed</p>		



## MFX1\_MOCS\_LECC\_00\_TC\_10 - Media1 MOCS LECC 00 TC 10 Register

		11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	



## Media1 MOCS LECC 01 TC 00 Register

<b>MFX1_MOCS_LECC_01_TC_00 - Media1 MOCS LECC 01 TC 00 Register</b>			
Register Space:	MMIO: 0/2/0		
Size (in bits):	32		
Address:	0CA0Ch		
Name:	Media1 MOCS 3		
ShortName:	MFX1_MOCS_3		
Address:	0CA4Ch		
Name:	Media1 MOCS 19		
ShortName:	MFX1_MOCS_19		
Address:	0CA8Ch		
Name:	Media1 MOCS 35		
ShortName:	MFX1_MOCS_35		
Address:	0CACCh		
Name:	Media1 MOCS 51		
ShortName:	MFX1_MOCS_51		
MFX1 MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
		Default Value:	00b
Access:		R/W	
This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the			



## MFX1\_MOCS\_LECC\_01\_TC\_00 - Media1 MOCS LECC 01 TC 00 Register

		<p>surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>								
14	<b>Snoop Control Field</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>Not used in CNL/ICL.</td> </tr> <tr> <td>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</td> </tr> <tr> <td>LKF: 1: Non-Snooping Write/Read using NS Tunnel. 0: Coherent Access using legacy flows. Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms</td> </tr> </tbody> </table>	Default Value:	0b	Access:	R/W	Description	Not used in CNL/ICL.	Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)	LKF: 1: Non-Snooping Write/Read using NS Tunnel. 0: Coherent Access using legacy flows. Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms
Default Value:	0b									
Access:	R/W									
Description										
Not used in CNL/ICL.										
Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)										
LKF: 1: Non-Snooping Write/Read using NS Tunnel. 0: Coherent Access using legacy flows. Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms										
13:11	<b>Page Faulting Mode</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	Default Value:	000b	Access:	R/W				
Default Value:	000b									
Access:	R/W									
10:8	<b>Skip Caching control</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W				
Default Value:	000b									
Access:	R/W									





## MFx1\_MOCS\_LECC\_01\_TC\_00 - Media1 MOCS LECC 01 TC 00 Register

7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_01\_TC\_00 - Media1 MOCS LECC 01 TC 00 Register

1:0	<b>LLC/eDRAM cacheability control</b>	
	Default Value:	01b
	Access:	R/W
<p>Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		



## Media1 MOCS LECC 10 TC 00 Register

<b>MFX1_MOCS_LECC_10_TC_00 - Media1 MOCS LECC 10 TC 00 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA10h	
Name:	Media 1 MOCS 4	
ShortName:	MFX1_MOCS_4	
Address:	0CA28h	
Name:	Media 1 MOCS 10	
ShortName:	MFX1_MOCS_10	
Address:	0CA50h	
Name:	Media 1 MOCS 20	
ShortName:	MFX1_MOCS_20	
Address:	0CA68h	
Name:	Media 1 MOCS 26	
ShortName:	MFX1_MOCS_26	
Address:	0CA90h	
Name:	Media 1 MOCS 36	
ShortName:	MFX1_MOCS_36	
Address:	0CAA8h	
Name:	Media 1 MOCS 42	
ShortName:	MFX1_MOCS_42	
Address:	0CAD0h	
Name:	Media 1 MOCS 52	
ShortName:	MFX1_MOCS_52	
Address:	0CAE8h	
Name:	Media 1 MOCS 58	
ShortName:	MFX1_MOCS_58	
MFX1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX1\_MOCS\_LECC\_10\_TC\_00 - Media1 MOCS LECC 10 TC 00 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	



## MFX1\_MOCS\_LECC\_10\_TC\_00 - Media1 MOCS LECC 10 TC 00 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_10\_TC\_00 - Media1 MOCS LECC 10 TC 00 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media1 MOCS LECC 10 TC 01 Register

<b>MFY1_MOCS_LECC_10_TC_01 - Media1 MOCS LECC 10 TC 01 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA14h	
Name:	Media 1 MOCS 5	
ShortName:	MFY1_MOCS_5	
Address:	0CA2Ch	
Name:	Media 1 MOCS 11	
ShortName:	MFY1_MOCS_11	
Address:	0CA54h	
Name:	Media 1 MOCS 21	
ShortName:	MFY1_MOCS_21	
Address:	0CA6Ch	
Name:	Media 1 MOCS 27	
ShortName:	MFY1_MOCS_27	
Address:	0CA94h	
Name:	Media 1 MOCS 37	
ShortName:	MFY1_MOCS_37	
Address:	0CAACH	
Name:	Media 1 MOCS 43	
ShortName:	MFY1_MOCS_43	
Address:	0CAD4h	
Name:	Media 1 MOCS 53	
ShortName:	MFY1_MOCS_53	
Address:	0CAECh	
Name:	Media 1 MOCS 59	
ShortName:	MFY1_MOCS_59	
MFY1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX1\_MOCS\_LECC\_10\_TC\_01 - Media1 MOCS LECC 10 TC 01 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b





## MFX1\_MOCS\_LECC\_10\_TC\_01 - Media1 MOCS LECC 10 TC 01 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_10\_TC\_01 - Media1 MOCS LECC 10 TC 01 Register

		<p>11: Assign the age of "3"          10: do not change the age on a hit.          01: Assign the age of "0"          00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching          00: Value from Private PAT registers(40E0/40E4/40E8/40EC)          01: LLC Only          10: LLC/eLLC Allowed          11: LLC/eLLC Allowed</p>		Default Value:	01b	Access:	R/W
Default Value:	01b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.          00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)          01: Uncacheable (UC) - non-cacheable          10: Writethrough (WT)          11: Writeback (WB)          Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used          Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media 1 MOCS LECC 10 TC 10 Register

<b>MFX1_MOCS_LECC_10_TC_10 - Media 1 MOCS LECC 10 TC 10 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA18h	
Name:	Media 1 MOCS 6	
ShortName:	MFX1_MOCS_6	
Address:	0CA30h	
Name:	Media 1 MOCS 12	
ShortName:	MFX1_MOCS_12	
Address:	0CA58h	
Name:	Media 1 MOCS 22	
ShortName:	MFX1_MOCS_22	
Address:	0CA70h	
Name:	Media 1 MOCS 28	
ShortName:	MFX1_MOCS_28	
Address:	0CA98h	
Name:	Media 1 MOCS 38	
ShortName:	MFX1_MOCS_38	
Address:	0CAB0h	
Name:	Media 1 MOCS 44	
ShortName:	MFX1_MOCS_44	
Address:	0CAD8h	
Name:	Media 1 MOCS 54	
ShortName:	MFX1_MOCS_54	
Address:	0CAF0h	
Name:	Media 1 MOCS 60	
ShortName:	MFX1_MOCS_60	
MFX1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX1\_MOCS\_LECC\_10\_TC\_10 - Media 1 MOCS LECC 10 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	



## MFX1\_MOCS\_LECC\_10\_TC\_10 - Media 1 MOCS LECC 10 TC 10 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_10\_TC\_10 - Media 1 MOCS LECC 10 TC 10 Register

		<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## Media 1 MOCS LECC 11 TC 00 Register

<b>MFX1_MOCS_LECC_11_TC_00 - Media 1 MOCS LECC 11 TC 00 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA1Ch	
Name:	Media 1 MOCS 7	
ShortName:	MFX1_MOCS_7	
Address:	0CA34h	
Name:	Media 1 MOCS 13	
ShortName:	MFX1_MOCS_13	
Address:	0CA5Ch	
Name:	Media 1 MOCS 23	
ShortName:	MFX1_MOCS_23	
Address:	0CA74h	
Name:	Media 1 MOCS 29	
ShortName:	MFX1_MOCS_29	
Address:	0CA9Ch	
Name:	Media 1 MOCS 39	
ShortName:	MFX1_MOCS_39	
Address:	0CAB4h	
Name:	Media 1 MOCS 45	
ShortName:	MFX1_MOCS_45	
Address:	0CADCh	
Name:	Media 1 MOCS 55	
ShortName:	MFX1_MOCS_55	
Address:	0CAF4h	
Name:	Media 1 MOCS 61	
ShortName:	MFX1_MOCS_61	
MFX1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO



## MFX1\_MOCS\_LECC\_11\_TC\_00 - Media 1 MOCS LECC 11 TC 00 Register

18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
<b>Description</b>		
<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b
	Access:	R/W
<p>This fields controls the page faulting mode that will be used in the memory interface block for</p>		





## MFX1\_MOCS\_LECC\_11\_TC\_00 - Media 1 MOCS LECC 11 TC 00 Register

		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
3:2	<b>Target Cache</b>					



## MFX1\_MOCS\_LECC\_11\_TC\_00 - Media 1 MOCS LECC 11 TC 00 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## Media 1 MOCS LECC 11 TC 01 Register

<b>MFX1_MOCS_LECC_11_TC_01 - Media 1 MOCS LECC 11 TC 01 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA20h	
Name:	Media 1 MOCS 8	
ShortName:	MFX1_MOCS_8	
Address:	0CA38h	
Name:	Media 1 MOCS 14	
ShortName:	MFX1_MOCS_14	
Address:	0CA60h	
Name:	Media 1 MOCS 24	
ShortName:	MFX1_MOCS_24	
Address:	0CA78h	
Name:	Media 1 MOCS 30	
ShortName:	MFX1_MOCS_30	
Address:	0CAA0h	
Name:	Media 1 MOCS 40	
ShortName:	MFX1_MOCS_40	
Address:	0CAB8h	
Name:	Media 1 MOCS 46	
ShortName:	MFX1_MOCS_46	
Address:	0CAE0h	
Name:	Media 1 MOCS 56	
ShortName:	MFX1_MOCS_56	
Address:	0CAF8h	
Name:	Media 1 MOCS 62	
ShortName:	MFX1_MOCS_62	
MFX1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO



## MFX1\_MOCS\_LECC\_11\_TC\_01 - Media 1 MOCS LECC 11 TC 01 Register

18:17	<b>Self Snoop Enable</b>			
	Default Value:	00b		
	Access:	R/W		
<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>				
16:15	<b>Class of Service</b>			
	Default Value:	00b		
	Access:	R/W		
<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>				
14	<b>Snoop Control Field</b>			
	Default Value:	0b		
	Access:	R/W		
<table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="padding: 5px;">Description</th> </tr> <tr> <td style="padding: 5px;"> <p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p> </td> </tr> </table>			Description	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>
Description				
<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>				
13:11	<b>Page Faulting Mode</b>			
	Default Value:	000b		
	Access:	R/W		
<p>This fields controls the page faulting mode that will be used in the memory interface block for</p>				



## MFX1\_MOCS\_LECC\_11\_TC\_01 - Media 1 MOCS LECC 11 TC 01 Register

		the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
3:2	<b>Target Cache</b>					



## MFX1\_MOCS\_LECC\_11\_TC\_01 - Media 1 MOCS LECC 11 TC 01 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## Media 1 MOCS LECC 11 TC 10 Register

<b>MFX1_MOCS_LECC_11_TC_10 - Media 1 MOCS LECC 11 TC 10 Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0CA24h	
Name:	Media 1 MOCS 9	
ShortName:	MFX1_MOCS_9	
Address:	0CA3Ch	
Name:	Media 1 MOCS 15	
ShortName:	MFX1_MOCS_15	
Address:	0CA64h	
Name:	Media 1 MOCS 25	
ShortName:	MFX1_MOCS_25	
Address:	0CA7Ch	
Name:	Media 1 MOCS 31	
ShortName:	MFX1_MOCS_31	
Address:	0CAA4h	
Name:	Media 1 MOCS 41	
ShortName:	MFX1_MOCS_41	
Address:	0CABCh	
Name:	Media 1 MOCS 47	
ShortName:	MFX1_MOCS_47	
Address:	0CAE4h	
Name:	Media 1 MOCS 57	
ShortName:	MFX1_MOCS_57	
Address:	0CAFCh	
Name:	Media 1 MOCS 63	
ShortName:	MFX1_MOCS_63	
MFX1 MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## MFX1\_MOCS\_LECC\_11\_TC\_10 - Media 1 MOCS LECC 11 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	
	<p>Not used in CNL/ICL.</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	





## MFX1\_MOCS\_LECC\_11\_TC\_10 - Media 1 MOCS LECC 11 TC 10 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## MFX1\_MOCS\_LECC\_11\_TC\_10 - Media 1 MOCS LECC 11 TC 10 Register

	<p>registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>					
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					



## Media2 MOCS Register

<b>MFX2_MOCS - Media2 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10000h
Name:	MFX2 MOCS 0
ShortName:	MFX2_MOCS_0
Address:	10004h
Name:	MFX2 MOCS 1
ShortName:	MFX2_MOCS_1
Address:	10008h
Name:	MFX2 MOCS 2
ShortName:	MFX2_MOCS_2
Address:	1000Ch
Name:	MFX2 MOCS 3
ShortName:	MFX2_MOCS_3
Address:	10010h
Name:	MFX2 MOCS 4
ShortName:	MFX2_MOCS_4
Address:	10014h
Name:	MFX2 MOCS 5
ShortName:	MFX2_MOCS_5
Address:	10018h
Name:	MFX2 MOCS 6
ShortName:	MFX2_MOCS_6
Address:	1001Ch
Name:	MFX2 MOCS 7
ShortName:	MFX2_MOCS_7
Address:	10020h
Name:	MFX2 MOCS 8
ShortName:	MFX2_MOCS_8
Address:	10024h
Name:	MFX2 MOCS 9



## MFX2\_MOCS - Media2 MOCS Register

ShortName:	MFX2_MOCS_9
Address:	10028h
Name:	MFX2 MOCS 10
ShortName:	MFX2_MOCS_10
Address:	1002Ch
Name:	MFX2 MOCS 11
ShortName:	MFX2_MOCS_11
Address:	10030h
Name:	MFX2 MOCS 12
ShortName:	MFX2_MOCS_12
Address:	10034h
Name:	MFX2 MOCS 13
ShortName:	MFX2_MOCS_13
Address:	10038h
Name:	MFX2 MOCS 14
ShortName:	MFX2_MOCS_14
Address:	1003Ch
Name:	MFX2 MOCS 15
ShortName:	MFX2_MOCS_15
Address:	10040h
Name:	MFX2 MOCS 16
ShortName:	MFX2_MOCS_16
Address:	10044h
Name:	MFX2 MOCS 17
ShortName:	MFX2_MOCS_17
Address:	10048h
Name:	MFX2 MOCS 18
ShortName:	MFX2_MOCS_18
Address:	1004Ch
Name:	MFX2 MOCS 19
ShortName:	MFX2_MOCS_19
Address:	10050h
Name:	MFX2 MOCS 20
ShortName:	MFX2_MOCS_20



## MFX2\_MOCS - Media2 MOCS Register

Address:	10054h
Name:	MFX2 MOCS 21
ShortName:	MFX2_MOCS_21
Address:	10058h
Name:	MFX2 MOCS 22
ShortName:	MFX2_MOCS_22
Address:	1005Ch
Name:	MFX2 MOCS 23
ShortName:	MFX2_MOCS_23
Address:	10060h
Name:	MFX2 MOCS 24
ShortName:	MFX2_MOCS_24
Address:	10064h
Name:	MFX2 MOCS 25
ShortName:	MFX2_MOCS_25
Address:	10068h
Name:	MFX2 MOCS 26
ShortName:	MFX2_MOCS_26
Address:	1006Ch
Name:	MFX2 MOCS 27
ShortName:	MFX2_MOCS_27
Address:	10070h
Name:	MFX2 MOCS 28
ShortName:	MFX2_MOCS_28
Address:	10074h
Name:	MFX2 MOCS 29
ShortName:	MFX2_MOCS_29
Address:	10078h
Name:	MFX2 MOCS 30
ShortName:	MFX2_MOCS_30
Address:	1007Ch
Name:	MFX2 MOCS 31
ShortName:	MFX2_MOCS_31
Address:	10080h
Name:	MFX2 MOCS 32



## MFX2\_MOCS - Media2 MOCS Register

ShortName:	MFX2_MOCS_32
Address:	10084h
Name:	MFX2 MOCS 33
ShortName:	MFX2_MOCS_33
Address:	10088h
Name:	MFX2 MOCS 34
ShortName:	MFX2_MOCS_34
Address:	1008Ch
Name:	MFX2 MOCS 35
ShortName:	MFX2_MOCS_35
Address:	10090h
Name:	MFX2 MOCS 36
ShortName:	MFX2_MOCS_36
Address:	10094h
Name:	MFX2 MOCS 37
ShortName:	MFX2_MOCS_37
Address:	10098h
Name:	MFX2 MOCS 38
ShortName:	MFX2_MOCS_38
Address:	1009Ch
Name:	MFX2 MOCS 39
ShortName:	MFX2_MOCS_39
Address:	100A0h
Name:	MFX2 MOCS 40
ShortName:	MFX2_MOCS_40
Address:	100A4h
Name:	MFX2 MOCS 41
ShortName:	MFX2_MOCS_41
Address:	100A8h
Name:	MFX2 MOCS 42
ShortName:	MFX2_MOCS_42
Address:	100ACh
Name:	MFX2 MOCS 43
ShortName:	MFX2_MOCS_43



## MFX2\_MOCS - Media2 MOCS Register

Address:	100B0h
Name:	MFX2 MOCS 44
ShortName:	MFX2_MOCS_44
Address:	100B4h
Name:	MFX2 MOCS 45
ShortName:	MFX2_MOCS_45
Address:	100B8h
Name:	MFX2 MOCS 46
ShortName:	MFX2_MOCS_46
Address:	100BCh
Name:	MFX2 MOCS 47
ShortName:	MFX2_MOCS_47
Address:	100C0h
Name:	MFX2 MOCS 48
ShortName:	MFX2_MOCS_48
Address:	100C4h
Name:	MFX2 MOCS 49
ShortName:	MFX2_MOCS_49
Address:	100C8h
Name:	MFX2 MOCS 50
ShortName:	MFX2_MOCS_50
Address:	100CCh
Name:	MFX2 MOCS 51
ShortName:	MFX2_MOCS_51
Address:	100D0h
Name:	MFX2 MOCS 52
ShortName:	MFX2_MOCS_52
Address:	100D4h
Name:	MFX2 MOCS 53
ShortName:	MFX2_MOCS_53
Address:	100D8h
Name:	MFX2 MOCS 54
ShortName:	MFX2_MOCS_54
Address:	100DCh
Name:	MFX2 MOCS 55



## MFX2\_MOCS - Media2 MOCS Register

ShortName:	MFX2_MOCS_55	
Address:	100E0h	
Name:	MFX2 MOCS 56	
ShortName:	MFX2_MOCS_56	
Address:	100E4h	
Name:	MFX2 MOCS 57	
ShortName:	MFX2_MOCS_57	
Address:	100E8h	
Name:	MFX2 MOCS 58	
ShortName:	MFX2_MOCS_58	
Address:	100ECh	
Name:	MFX2 MOCS 59	
ShortName:	MFX2_MOCS_59	
Address:	100F0h	
Name:	MFX2 MOCS 60	
ShortName:	MFX2_MOCS_60	
Address:	100F4h	
Name:	MFX2 MOCS 61	
ShortName:	MFX2_MOCS_61	
Address:	100F8h	
Name:	MFX2 MOCS 62	
ShortName:	MFX2_MOCS_62	
Address:	100FCh	
Name:	MFX2 MOCS 63	
ShortName:	MFX2_MOCS_63	
MFX2 MOCS register.		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO
	18:17	<b>Self Snoop Enable</b>
		Default Value: 00b
		Access: R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic





## MFX2\_MOCS - Media2 MOCS Register

		<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>					
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> </table>		Default Value:	0b		
Default Value:	0b						



## MFX2\_MOCS - Media2 MOCS Register

		Access:	R/W
		<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	
	6	<b>Dont allocate on miss</b>	
		Default Value:	0b
		Access:	R/W
		<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	
	5:4	<b>LRU management</b>	
		Default Value:	11b
		Access:	R/W
		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	
	3:2	<b>Target Cache</b>	
		Default Value:	00b
		Access:	R/W
		<p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX2\_MOCS - Media2 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media3 MOCS Register

<b>MFX3_MOCS - Media3 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10100h
Name:	MFX3 MOCS 0
ShortName:	MFX3_MOCS_0
Address:	10104h
Name:	MFX3 MOCS 1
ShortName:	MFX3_MOCS_1
Address:	10108h
Name:	MFX3 MOCS 2
ShortName:	MFX3_MOCS_2
Address:	1010Ch
Name:	MFX3 MOCS 3
ShortName:	MFX3_MOCS_3
Address:	10110h
Name:	MFX3 MOCS 4
ShortName:	MFX3_MOCS_4
Address:	10114h
Name:	MFX3 MOCS 5
ShortName:	MFX3_MOCS_5
Address:	10118h
Name:	MFX3 MOCS 6
ShortName:	MFX3_MOCS_6
Address:	1011Ch
Name:	MFX3 MOCS 7
ShortName:	MFX3_MOCS_7
Address:	10120h
Name:	MFX3 MOCS 8
ShortName:	MFX3_MOCS_8
Address:	10124h
Name:	MFX3 MOCS 9



## MFX3\_MOCS - Media3 MOCS Register

ShortName:	MFX3_MOCS_9
Address:	10128h
Name:	MFX3 MOCS 10
ShortName:	MFX3_MOCS_10
Address:	1012Ch
Name:	MFX3 MOCS 11
ShortName:	MFX3_MOCS_11
Address:	10130h
Name:	MFX3 MOCS 12
ShortName:	MFX3_MOCS_12
Address:	10134h
Name:	MFX3 MOCS 13
ShortName:	MFX3_MOCS_13
Address:	10138h
Name:	MFX3 MOCS 14
ShortName:	MFX3_MOCS_14
Address:	1013Ch
Name:	MFX3 MOCS 15
ShortName:	MFX3_MOCS_15
Address:	10140h
Name:	MFX3 MOCS 16
ShortName:	MFX3_MOCS_16
Address:	10144h
Name:	MFX3 MOCS 17
ShortName:	MFX3_MOCS_17
Address:	10148h
Name:	MFX3 MOCS 18
ShortName:	MFX3_MOCS_18
Address:	1014Ch
Name:	MFX3 MOCS 19
ShortName:	MFX3_MOCS_19
Address:	10150h
Name:	MFX3 MOCS 20
ShortName:	MFX3_MOCS_20



## MFX3\_MOCS - Media3 MOCS Register

Address:	10154h
Name:	MFX3 MOCS 21
ShortName:	MFX3_MOCS_21
Address:	10158h
Name:	MFX3 MOCS 22
ShortName:	MFX3_MOCS_22
Address:	1015Ch
Name:	MFX3 MOCS 23
ShortName:	MFX3_MOCS_23
Address:	10160h
Name:	MFX3 MOCS 24
ShortName:	MFX3_MOCS_24
Address:	10164h
Name:	MFX3 MOCS 25
ShortName:	MFX3_MOCS_25
Address:	10168h
Name:	MFX3 MOCS 26
ShortName:	MFX3_MOCS_26
Address:	1016Ch
Name:	MFX3 MOCS 27
ShortName:	MFX3_MOCS_27
Address:	10170h
Name:	MFX3 MOCS 28
ShortName:	MFX3_MOCS_28
Address:	10174h
Name:	MFX3 MOCS 29
ShortName:	MFX3_MOCS_29
Address:	10178h
Name:	MFX3 MOCS 30
ShortName:	MFX3_MOCS_30
Address:	1017Ch
Name:	MFX3 MOCS 31
ShortName:	MFX3_MOCS_31
Address:	10180h
Name:	MFX3 MOCS 32



## MFX3\_MOCS - Media3 MOCS Register

ShortName:	MFX3_MOCS_32
Address:	10184h
Name:	MFX3 MOCS 33
ShortName:	MFX3_MOCS_33
Address:	10188h
Name:	MFX3 MOCS 34
ShortName:	MFX3_MOCS_34
Address:	1018Ch
Name:	MFX3 MOCS 35
ShortName:	MFX3_MOCS_35
Address:	10190h
Name:	MFX3 MOCS 36
ShortName:	MFX3_MOCS_36
Address:	10194h
Name:	MFX3 MOCS 37
ShortName:	MFX3_MOCS_37
Address:	10198h
Name:	MFX3 MOCS 38
ShortName:	MFX3_MOCS_38
Address:	1019Ch
Name:	MFX3 MOCS 39
ShortName:	MFX3_MOCS_39
Address:	101A0h
Name:	MFX3 MOCS 40
ShortName:	MFX3_MOCS_40
Address:	101A4h
Name:	MFX3 MOCS 41
ShortName:	MFX3_MOCS_41
Address:	101A8h
Name:	MFX3 MOCS 42
ShortName:	MFX3_MOCS_42
Address:	101ACh
Name:	MFX3 MOCS 43
ShortName:	MFX3_MOCS_43



## MFX3\_MOCS - Media3 MOCS Register

Address:	101B0h
Name:	MFX3 MOCS 44
ShortName:	MFX3_MOCS_44
Address:	101B4h
Name:	MFX3 MOCS 45
ShortName:	MFX3_MOCS_45
Address:	101B8h
Name:	MFX3 MOCS 46
ShortName:	MFX3_MOCS_46
Address:	101BCh
Name:	MFX3 MOCS 47
ShortName:	MFX3_MOCS_47
Address:	101C0h
Name:	MFX3 MOCS 48
ShortName:	MFX3_MOCS_48
Address:	101C4h
Name:	MFX3 MOCS 49
ShortName:	MFX3_MOCS_49
Address:	101C8h
Name:	MFX3 MOCS 50
ShortName:	MFX3_MOCS_50
Address:	101CCh
Name:	MFX3 MOCS 51
ShortName:	MFX3_MOCS_51
Address:	101D0h
Name:	MFX3 MOCS 52
ShortName:	MFX3_MOCS_52
Address:	101D4h
Name:	MFX3 MOCS 53
ShortName:	MFX3_MOCS_53
Address:	101D8h
Name:	MFX3 MOCS 54
ShortName:	MFX3_MOCS_54
Address:	101DCh
Name:	MFX3 MOCS 55





## MFX3\_MOCS - Media3 MOCS Register

ShortName:	MFX3_MOCS_55
Address:	101E0h
Name:	MFX3 MOCS 56
ShortName:	MFX3_MOCS_56
Address:	101E4h
Name:	MFX3 MOCS 57
ShortName:	MFX3_MOCS_57
Address:	101E8h
Name:	MFX3 MOCS 58
ShortName:	MFX3_MOCS_58
Address:	101ECh
Name:	MFX3 MOCS 59
ShortName:	MFX3_MOCS_59
Address:	101F0h
Name:	MFX3 MOCS 60
ShortName:	MFX3_MOCS_60
Address:	101F4h
Name:	MFX3 MOCS 61
ShortName:	MFX3_MOCS_61
Address:	101F8h
Name:	MFX3 MOCS 62
ShortName:	MFX3_MOCS_62
Address:	101FCh
Name:	MFX3 MOCS 63
ShortName:	MFX3_MOCS_63

MFX3 MOCS register.

DWord	Bit	Description				
0	31:19	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000000000000b	Access:	RO
	Default Value:	0000000000000b				
Access:	RO					
18:17	<p><b>Self Snoop Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p>	Default Value:	00b	Access:	R/W	
Default Value:	00b					
Access:	R/W					



## MFX3\_MOCS - Media3 MOCS Register

		<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>				
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b					
Access:	R/W					
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> </table>	Default Value:	0b		
Default Value:	0b					



## MFX3\_MOCS - Media3 MOCS Register

		Access:	R/W
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC	
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
		Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit	
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
		This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs	
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
		This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX3\_MOCS - Media3 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media4 MOCS Register

<b>MFX4_MOCS - Media4 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10200h
Name:	MFX4 MOCS 0
ShortName:	MFX4_MOCS_0
Address:	10204h
Name:	MFX4 MOCS 1
ShortName:	MFX4_MOCS_1
Address:	10208h
Name:	MFX4 MOCS 2
ShortName:	MFX4_MOCS_2
Address:	1020Ch
Name:	MFX4 MOCS 3
ShortName:	MFX4_MOCS_3
Address:	10210h
Name:	MFX4 MOCS 4
ShortName:	MFX4_MOCS_4
Address:	10214h
Name:	MFX4 MOCS 5
ShortName:	MFX4_MOCS_5
Address:	10218h
Name:	MFX4 MOCS 6
ShortName:	MFX4_MOCS_6
Address:	1021Ch
Name:	MFX4 MOCS 7
ShortName:	MFX4_MOCS_7
Address:	10220h
Name:	MFX4 MOCS 8
ShortName:	MFX4_MOCS_8
Address:	10224h
Name:	MFX4 MOCS 9



## MFX4\_MOCS - Media4 MOCS Register

ShortName:	MFX4_MOCS_9
Address:	10228h
Name:	MFX4 MOCS 10
ShortName:	MFX4_MOCS_10
Address:	1022Ch
Name:	MFX4 MOCS 11
ShortName:	MFX4_MOCS_11
Address:	10230h
Name:	MFX4 MOCS 12
ShortName:	MFX4_MOCS_12
Address:	10234h
Name:	MFX4 MOCS 13
ShortName:	MFX4_MOCS_13
Address:	10238h
Name:	MFX4 MOCS 14
ShortName:	MFX4_MOCS_14
Address:	1023Ch
Name:	MFX4 MOCS 15
ShortName:	MFX4_MOCS_15
Address:	10240h
Name:	MFX4 MOCS 16
ShortName:	MFX4_MOCS_16
Address:	10244h
Name:	MFX4 MOCS 17
ShortName:	MFX4_MOCS_17
Address:	10248h
Name:	MFX4 MOCS 18
ShortName:	MFX4_MOCS_18
Address:	1024Ch
Name:	MFX4 MOCS 19
ShortName:	MFX4_MOCS_19
Address:	10250h
Name:	MFX4 MOCS 20
ShortName:	MFX4_MOCS_20



## MFX4\_MOCS - Media4 MOCS Register

Address:	10254h
Name:	MFX4 MOCS 21
ShortName:	MFX4_MOCS_21
Address:	10258h
Name:	MFX4 MOCS 22
ShortName:	MFX4_MOCS_22
Address:	1025Ch
Name:	MFX4 MOCS 23
ShortName:	MFX4_MOCS_23
Address:	10260h
Name:	MFX4 MOCS 24
ShortName:	MFX4_MOCS_24
Address:	10264h
Name:	MFX4 MOCS 25
ShortName:	MFX4_MOCS_25
Address:	10268h
Name:	MFX4 MOCS 26
ShortName:	MFX4_MOCS_26
Address:	1026Ch
Name:	MFX4 MOCS 27
ShortName:	MFX4_MOCS_27
Address:	10270h
Name:	MFX4 MOCS 28
ShortName:	MFX4_MOCS_28
Address:	10274h
Name:	MFX4 MOCS 29
ShortName:	MFX4_MOCS_29
Address:	10278h
Name:	MFX4 MOCS 30
ShortName:	MFX4_MOCS_30
Address:	1027Ch
Name:	MFX4 MOCS 31
ShortName:	MFX4_MOCS_31
Address:	10280h
Name:	MFX4 MOCS 32



## MFX4\_MOCS - Media4 MOCS Register

ShortName:	MFX4_MOCS_32
Address:	10284h
Name:	MFX4 MOCS 33
ShortName:	MFX4_MOCS_33
Address:	10288h
Name:	MFX4 MOCS 34
ShortName:	MFX4_MOCS_34
Address:	1028Ch
Name:	MFX4 MOCS 35
ShortName:	MFX4_MOCS_35
Address:	10290h
Name:	MFX4 MOCS 36
ShortName:	MFX4_MOCS_36
Address:	10294h
Name:	MFX4 MOCS 37
ShortName:	MFX4_MOCS_37
Address:	10298h
Name:	MFX4 MOCS 38
ShortName:	MFX4_MOCS_38
Address:	1029Ch
Name:	MFX4 MOCS 39
ShortName:	MFX4_MOCS_39
Address:	102A0h
Name:	MFX4 MOCS 40
ShortName:	MFX4_MOCS_40
Address:	102A4h
Name:	MFX4 MOCS 41
ShortName:	MFX4_MOCS_41
Address:	102A8h
Name:	MFX4 MOCS 42
ShortName:	MFX4_MOCS_42
Address:	102ACh
Name:	MFX4 MOCS 43
ShortName:	MFX4_MOCS_43





## MFX4\_MOCS - Media4 MOCS Register

Address:	102B0h
Name:	MFX4 MOCS 44
ShortName:	MFX4_MOCS_44
Address:	102B4h
Name:	MFX4 MOCS 45
ShortName:	MFX4_MOCS_45
Address:	102B8h
Name:	MFX4 MOCS 46
ShortName:	MFX4_MOCS_46
Address:	102BCh
Name:	MFX4 MOCS 47
ShortName:	MFX4_MOCS_47
Address:	102C0h
Name:	MFX4 MOCS 48
ShortName:	MFX4_MOCS_48
Address:	102C4h
Name:	MFX4 MOCS 49
ShortName:	MFX4_MOCS_49
Address:	102C8h
Name:	MFX4 MOCS 50
ShortName:	MFX4_MOCS_50
Address:	102CCh
Name:	MFX4 MOCS 51
ShortName:	MFX4_MOCS_51
Address:	102D0h
Name:	MFX4 MOCS 52
ShortName:	MFX4_MOCS_52
Address:	102D4h
Name:	MFX4 MOCS 53
ShortName:	MFX4_MOCS_53
Address:	102D8h
Name:	MFX4 MOCS 54
ShortName:	MFX4_MOCS_54
Address:	102DCh
Name:	MFX4 MOCS 55



## MFX4\_MOCS - Media4 MOCS Register

ShortName:	MFX4_MOCS_55
Address:	102E0h
Name:	MFX4 MOCS 56
ShortName:	MFX4_MOCS_56
Address:	102E4h
Name:	MFX4 MOCS 57
ShortName:	MFX4_MOCS_57
Address:	102E8h
Name:	MFX4 MOCS 58
ShortName:	MFX4_MOCS_58
Address:	102ECh
Name:	MFX4 MOCS 59
ShortName:	MFX4_MOCS_59
Address:	102F0h
Name:	MFX4 MOCS 60
ShortName:	MFX4_MOCS_60
Address:	102F4h
Name:	MFX4 MOCS 61
ShortName:	MFX4_MOCS_61
Address:	102F8h
Name:	MFX4 MOCS 62
ShortName:	MFX4_MOCS_62
Address:	102FCh
Name:	MFX4 MOCS 63
ShortName:	MFX4_MOCS_63

MFX4 MOCS register.

DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO
	18:17	<b>Self Snoop Enable</b>
		Default Value: 00b
		Access: R/W
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic		



## MFX4\_MOCS - Media4 MOCS Register

	<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>				
16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> </table>	Default Value:	0b		
Default Value:	0b				



## MFX4\_MOCS - Media4 MOCS Register

		Access:	R/W
		<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	
	6	<b>Dont allocate on miss</b>	
		Default Value:	0b
		Access:	R/W
		<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	
	5:4	<b>LRU management</b>	
		Default Value:	11b
		Access:	R/W
		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	
	3:2	<b>Target Cache</b>	
		Default Value:	00b
		Access:	R/W
		<p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX4\_MOCS - Media4 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media5 MOCS Register

<b>MFX5_MOCS - Media5 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10300h
Name:	MFX5 MOCS 0
ShortName:	MFX5_MOCS_0
Address:	10304h
Name:	MFX5 MOCS 1
ShortName:	MFX5_MOCS_1
Address:	10308h
Name:	MFX5 MOCS 2
ShortName:	MFX5_MOCS_2
Address:	1030Ch
Name:	MFX5 MOCS 3
ShortName:	MFX5_MOCS_3
Address:	10310h
Name:	MFX5 MOCS 4
ShortName:	MFX5_MOCS_4
Address:	10314h
Name:	MFX5 MOCS 5
ShortName:	MFX5_MOCS_5
Address:	10318h
Name:	MFX5 MOCS 6
ShortName:	MFX5_MOCS_6
Address:	1031Ch
Name:	MFX5 MOCS 7
ShortName:	MFX5_MOCS_7
Address:	10320h
Name:	MFX5 MOCS 8
ShortName:	MFX5_MOCS_8
Address:	10324h
Name:	MFX5 MOCS 9



## MFX5\_MOCS - Media5 MOCS Register

ShortName:	MFX5_MOCS_9
Address:	10328h
Name:	MFX5 MOCS 10
ShortName:	MFX5_MOCS_10
Address:	1032Ch
Name:	MFX5 MOCS 11
ShortName:	MFX5_MOCS_11
Address:	10330h
Name:	MFX5 MOCS 12
ShortName:	MFX5_MOCS_12
Address:	10334h
Name:	MFX5 MOCS 13
ShortName:	MFX5_MOCS_13
Address:	10338h
Name:	MFX5 MOCS 14
ShortName:	MFX5_MOCS_14
Address:	1033Ch
Name:	MFX5 MOCS 15
ShortName:	MFX5_MOCS_15
Address:	10340h
Name:	MFX5 MOCS 16
ShortName:	MFX5_MOCS_16
Address:	10344h
Name:	MFX5 MOCS 17
ShortName:	MFX5_MOCS_17
Address:	10348h
Name:	MFX5 MOCS 18
ShortName:	MFX5_MOCS_18
Address:	1034Ch
Name:	MFX5 MOCS 19
ShortName:	MFX5_MOCS_19
Address:	10350h
Name:	MFX5 MOCS 20
ShortName:	MFX5_MOCS_20



## MFX5\_MOCS - Media5 MOCS Register

Address: 10354h  
Name: MFX5 MOCS 21  
ShortName: MFX5\_MOCS\_21

Address: 10358h  
Name: MFX5 MOCS 22  
ShortName: MFX5\_MOCS\_22

Address: 1035Ch  
Name: MFX5 MOCS 23  
ShortName: MFX5\_MOCS\_23

Address: 10360h  
Name: MFX5 MOCS 24  
ShortName: MFX5\_MOCS\_24

Address: 10364h  
Name: MFX5 MOCS 25  
ShortName: MFX5\_MOCS\_25

Address: 10368h  
Name: MFX5 MOCS 26  
ShortName: MFX5\_MOCS\_26

Address: 1036Ch  
Name: MFX5 MOCS 27  
ShortName: MFX5\_MOCS\_27

Address: 10370h  
Name: MFX5 MOCS 28  
ShortName: MFX5\_MOCS\_28

Address: 10374h  
Name: MFX5 MOCS 29  
ShortName: MFX5\_MOCS\_29

Address: 10378h  
Name: MFX5 MOCS 30  
ShortName: MFX5\_MOCS\_30

Address: 1037Ch  
Name: MFX5 MOCS 31  
ShortName: MFX5\_MOCS\_31

Address: 10380h  
Name: MFX5 MOCS 32





## MFX5\_MOCS - Media5 MOCS Register

ShortName:	MFX5_MOCS_32
Address:	10384h
Name:	MFX5 MOCS 33
ShortName:	MFX5_MOCS_33
Address:	10388h
Name:	MFX5 MOCS 34
ShortName:	MFX5_MOCS_34
Address:	1038Ch
Name:	MFX5 MOCS 35
ShortName:	MFX5_MOCS_35
Address:	10390h
Name:	MFX5 MOCS 36
ShortName:	MFX5_MOCS_36
Address:	10394h
Name:	MFX5 MOCS 37
ShortName:	MFX5_MOCS_37
Address:	10398h
Name:	MFX5 MOCS 38
ShortName:	MFX5_MOCS_38
Address:	1039Ch
Name:	MFX5 MOCS 39
ShortName:	MFX5_MOCS_39
Address:	103A0h
Name:	MFX5 MOCS 40
ShortName:	MFX5_MOCS_40
Address:	103A4h
Name:	MFX5 MOCS 41
ShortName:	MFX5_MOCS_41
Address:	103A8h
Name:	MFX5 MOCS 42
ShortName:	MFX5_MOCS_42
Address:	103ACh
Name:	MFX5 MOCS 43
ShortName:	MFX5_MOCS_43



## MFX5\_MOCS - Media5 MOCS Register

Address:	103B0h
Name:	MFX5 MOCS 44
ShortName:	MFX5_MOCS_44
Address:	103B4h
Name:	MFX5 MOCS 45
ShortName:	MFX5_MOCS_45
Address:	103B8h
Name:	MFX5 MOCS 46
ShortName:	MFX5_MOCS_46
Address:	103BCh
Name:	MFX5 MOCS 47
ShortName:	MFX5_MOCS_47
Address:	103C0h
Name:	MFX5 MOCS 48
ShortName:	MFX5_MOCS_48
Address:	103C4h
Name:	MFX5 MOCS 49
ShortName:	MFX5_MOCS_49
Address:	103C8h
Name:	MFX5 MOCS 50
ShortName:	MFX5_MOCS_50
Address:	103CCh
Name:	MFX5 MOCS 51
ShortName:	MFX5_MOCS_51
Address:	103D0h
Name:	MFX5 MOCS 52
ShortName:	MFX5_MOCS_52
Address:	103D4h
Name:	MFX5 MOCS 53
ShortName:	MFX5_MOCS_53
Address:	103D8h
Name:	MFX5 MOCS 54
ShortName:	MFX5_MOCS_54
Address:	103DCh
Name:	MFX5 MOCS 55



## MFX5\_MOCS - Media5 MOCS Register

ShortName:	MFX5_MOCS_55	
Address:	103E0h	
Name:	MFX5 MOCS 56	
ShortName:	MFX5_MOCS_56	
Address:	103E4h	
Name:	MFX5 MOCS 57	
ShortName:	MFX5_MOCS_57	
Address:	103E8h	
Name:	MFX5 MOCS 58	
ShortName:	MFX5_MOCS_58	
Address:	103ECh	
Name:	MFX5 MOCS 59	
ShortName:	MFX5_MOCS_59	
Address:	103F0h	
Name:	MFX5 MOCS 60	
ShortName:	MFX5_MOCS_60	
Address:	103F4h	
Name:	MFX5 MOCS 61	
ShortName:	MFX5_MOCS_61	
Address:	103F8h	
Name:	MFX5 MOCS 62	
ShortName:	MFX5_MOCS_62	
Address:	103FCh	
Name:	MFX5 MOCS 63	
ShortName:	MFX5_MOCS_63	
MFX5 MOCS register.		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO
	18:17	<b>Self Snoop Enable</b>
		Default Value: 00b
		Access: R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic



## MFX5\_MOCS - Media5 MOCS Register

		<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>					
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> </table>		Default Value:	0b		
Default Value:	0b						



## MFX5\_MOCS - Media5 MOCS Register

		Access:	R/W
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC	
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
		Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit	
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
		This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs	
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
		This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX5\_MOCS - Media5 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media6 MOCS Register

<b>MFX6_MOCS - Media6 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10400h
Name:	MFX6 MOCS 0
ShortName:	MFX6_MOCS_0
Address:	10404h
Name:	MFX6 MOCS 1
ShortName:	MFX6_MOCS_1
Address:	10408h
Name:	MFX6 MOCS 2
ShortName:	MFX6_MOCS_2
Address:	1040Ch
Name:	MFX6 MOCS 3
ShortName:	MFX6_MOCS_3
Address:	10410h
Name:	MFX6 MOCS 4
ShortName:	MFX6_MOCS_4
Address:	10414h
Name:	MFX6 MOCS 5
ShortName:	MFX6_MOCS_5
Address:	10418h
Name:	MFX6 MOCS 6
ShortName:	MFX6_MOCS_6
Address:	1041Ch
Name:	MFX6 MOCS 7
ShortName:	MFX6_MOCS_7
Address:	10420h
Name:	MFX6 MOCS 8
ShortName:	MFX6_MOCS_8
Address:	10424h
Name:	MFX6 MOCS 9



## MFX6\_MOCS - Media6 MOCS Register

ShortName:	MFX6_MOCS_9
Address:	10428h
Name:	MFX6 MOCS 10
ShortName:	MFX6_MOCS_10
Address:	1042Ch
Name:	MFX6 MOCS 11
ShortName:	MFX6_MOCS_11
Address:	10430h
Name:	MFX6 MOCS 12
ShortName:	MFX6_MOCS_12
Address:	10434h
Name:	MFX6 MOCS 13
ShortName:	MFX6_MOCS_13
Address:	10438h
Name:	MFX6 MOCS 14
ShortName:	MFX6_MOCS_14
Address:	1043Ch
Name:	MFX6 MOCS 15
ShortName:	MFX6_MOCS_15
Address:	10440h
Name:	MFX6 MOCS 16
ShortName:	MFX6_MOCS_16
Address:	10444h
Name:	MFX6 MOCS 17
ShortName:	MFX6_MOCS_17
Address:	10448h
Name:	MFX6 MOCS 18
ShortName:	MFX6_MOCS_18
Address:	1044Ch
Name:	MFX6 MOCS 19
ShortName:	MFX6_MOCS_19
Address:	10450h
Name:	MFX6 MOCS 20
ShortName:	MFX6_MOCS_20





## MFX6\_MOCS - Media6 MOCS Register

Address:	10454h
Name:	MFX6 MOCS 21
ShortName:	MFX6_MOCS_21
Address:	10458h
Name:	MFX6 MOCS 22
ShortName:	MFX6_MOCS_22
Address:	1045Ch
Name:	MFX6 MOCS 23
ShortName:	MFX6_MOCS_23
Address:	10460h
Name:	MFX6 MOCS 24
ShortName:	MFX6_MOCS_24
Address:	10464h
Name:	MFX6 MOCS 25
ShortName:	MFX6_MOCS_25
Address:	10468h
Name:	MFX6 MOCS 26
ShortName:	MFX6_MOCS_26
Address:	1046Ch
Name:	MFX6 MOCS 27
ShortName:	MFX6_MOCS_27
Address:	10470h
Name:	MFX6 MOCS 28
ShortName:	MFX6_MOCS_28
Address:	10474h
Name:	MFX6 MOCS 29
ShortName:	MFX6_MOCS_29
Address:	10478h
Name:	MFX6 MOCS 30
ShortName:	MFX6_MOCS_30
Address:	1047Ch
Name:	MFX6 MOCS 31
ShortName:	MFX6_MOCS_31
Address:	10480h
Name:	MFX6 MOCS 32



## MFX6\_MOCS - Media6 MOCS Register

ShortName:	MFX6_MOCS_32
Address:	10484h
Name:	MFX6 MOCS 33
ShortName:	MFX6_MOCS_33
Address:	10488h
Name:	MFX6 MOCS 34
ShortName:	MFX6_MOCS_34
Address:	1048Ch
Name:	MFX6 MOCS 35
ShortName:	MFX6_MOCS_35
Address:	10490h
Name:	MFX6 MOCS 36
ShortName:	MFX6_MOCS_36
Address:	10494h
Name:	MFX6 MOCS 37
ShortName:	MFX6_MOCS_37
Address:	10498h
Name:	MFX6 MOCS 38
ShortName:	MFX6_MOCS_38
Address:	1049Ch
Name:	MFX6 MOCS 39
ShortName:	MFX6_MOCS_39
Address:	104A0h
Name:	MFX6 MOCS 40
ShortName:	MFX6_MOCS_40
Address:	104A4h
Name:	MFX6 MOCS 41
ShortName:	MFX6_MOCS_41
Address:	104A8h
Name:	MFX6 MOCS 42
ShortName:	MFX6_MOCS_42
Address:	104ACh
Name:	MFX6 MOCS 43
ShortName:	MFX6_MOCS_43



## MFX6\_MOCS - Media6 MOCS Register

Address:	104B0h
Name:	MFX6 MOCS 44
ShortName:	MFX6_MOCS_44
Address:	104B4h
Name:	MFX6 MOCS 45
ShortName:	MFX6_MOCS_45
Address:	104B8h
Name:	MFX6 MOCS 46
ShortName:	MFX6_MOCS_46
Address:	104BCh
Name:	MFX6 MOCS 47
ShortName:	MFX6_MOCS_47
Address:	104C0h
Name:	MFX6 MOCS 48
ShortName:	MFX6_MOCS_48
Address:	104C4h
Name:	MFX6 MOCS 49
ShortName:	MFX6_MOCS_49
Address:	104C8h
Name:	MFX6 MOCS 50
ShortName:	MFX6_MOCS_50
Address:	104CCh
Name:	MFX6 MOCS 51
ShortName:	MFX6_MOCS_51
Address:	104D0h
Name:	MFX6 MOCS 52
ShortName:	MFX6_MOCS_52
Address:	104D4h
Name:	MFX6 MOCS 53
ShortName:	MFX6_MOCS_53
Address:	104D8h
Name:	MFX6 MOCS 54
ShortName:	MFX6_MOCS_54
Address:	104DCh
Name:	MFX6 MOCS 55



## MFX6\_MOCS - Media6 MOCS Register

ShortName:	MFX6_MOCS_55	
Address:	104E0h	
Name:	MFX6 MOCS 56	
ShortName:	MFX6_MOCS_56	
Address:	104E4h	
Name:	MFX6 MOCS 57	
ShortName:	MFX6_MOCS_57	
Address:	104E8h	
Name:	MFX6 MOCS 58	
ShortName:	MFX6_MOCS_58	
Address:	104ECh	
Name:	MFX6 MOCS 59	
ShortName:	MFX6_MOCS_59	
Address:	104F0h	
Name:	MFX6 MOCS 60	
ShortName:	MFX6_MOCS_60	
Address:	104F4h	
Name:	MFX6 MOCS 61	
ShortName:	MFX6_MOCS_61	
Address:	104F8h	
Name:	MFX6 MOCS 62	
ShortName:	MFX6_MOCS_62	
Address:	104FCh	
Name:	MFX6 MOCS 63	
ShortName:	MFX6_MOCS_63	
MFX6 MOCS register.		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
		Access: RO
	18:17	<b>Self Snoop Enable</b>
		Default Value: 00b
		Access: R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic



## MFX6\_MOCS - Media6 MOCS Register

		<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>					
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> </table>		Default Value:	0b		
Default Value:	0b						



## MFX6\_MOCS - Media6 MOCS Register

		Access:	R/W
		<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	
	6	<b>Dont allocate on miss</b>	
		Default Value:	0b
		Access:	R/W
		<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	
	5:4	<b>LRU management</b>	
		Default Value:	11b
		Access:	R/W
		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	
	3:2	<b>Target Cache</b>	
		Default Value:	00b
		Access:	R/W
		<p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX6\_MOCS - Media6 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index



## Media7 MOCS Register

<b>MFX7_MOCS - Media7 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	10500h
Name:	MFX7 MOCS 0
ShortName:	MFX7_MOCS_0
Address:	10504h
Name:	MFX7 MOCS 1
ShortName:	MFX7_MOCS_1
Address:	10508h
Name:	MFX7 MOCS 2
ShortName:	MFX7_MOCS_2
Address:	1050Ch
Name:	MFX7 MOCS 3
ShortName:	MFX7_MOCS_3
Address:	10510h
Name:	MFX7 MOCS 4
ShortName:	MFX7_MOCS_4
Address:	10514h
Name:	MFX7 MOCS 5
ShortName:	MFX7_MOCS_5
Address:	10518h
Name:	MFX7 MOCS 6
ShortName:	MFX7_MOCS_6
Address:	1051Ch
Name:	MFX7 MOCS 7
ShortName:	MFX7_MOCS_7
Address:	10520h
Name:	MFX7 MOCS 8
ShortName:	MFX7_MOCS_8
Address:	10524h
Name:	MFX7 MOCS 9





## MFX7\_MOCS - Media7 MOCS Register

ShortName:	MFX7_MOCS_9
Address:	10528h
Name:	MFX7 MOCS 10
ShortName:	MFX7_MOCS_10
Address:	1052Ch
Name:	MFX7 MOCS 11
ShortName:	MFX7_MOCS_11
Address:	10530h
Name:	MFX7 MOCS 12
ShortName:	MFX7_MOCS_12
Address:	10534h
Name:	MFX7 MOCS 13
ShortName:	MFX7_MOCS_13
Address:	10538h
Name:	MFX7 MOCS 14
ShortName:	MFX7_MOCS_14
Address:	1053Ch
Name:	MFX7 MOCS 15
ShortName:	MFX7_MOCS_15
Address:	10540h
Name:	MFX7 MOCS 16
ShortName:	MFX7_MOCS_16
Address:	10544h
Name:	MFX7 MOCS 17
ShortName:	MFX7_MOCS_17
Address:	10548h
Name:	MFX7 MOCS 18
ShortName:	MFX7_MOCS_18
Address:	1054Ch
Name:	MFX7 MOCS 19
ShortName:	MFX7_MOCS_19
Address:	10550h
Name:	MFX7 MOCS 20
ShortName:	MFX7_MOCS_20



## MFX7\_MOCS - Media7 MOCS Register

Address:	10554h
Name:	MFX7 MOCS 21
ShortName:	MFX7_MOCS_21
Address:	10558h
Name:	MFX7 MOCS 22
ShortName:	MFX7_MOCS_22
Address:	1055Ch
Name:	MFX7 MOCS 23
ShortName:	MFX7_MOCS_23
Address:	10560h
Name:	MFX7 MOCS 24
ShortName:	MFX7_MOCS_24
Address:	10564h
Name:	MFX7 MOCS 25
ShortName:	MFX7_MOCS_25
Address:	10568h
Name:	MFX7 MOCS 26
ShortName:	MFX7_MOCS_26
Address:	1056Ch
Name:	MFX7 MOCS 27
ShortName:	MFX7_MOCS_27
Address:	10570h
Name:	MFX7 MOCS 28
ShortName:	MFX7_MOCS_28
Address:	10574h
Name:	MFX7 MOCS 29
ShortName:	MFX7_MOCS_29
Address:	10578h
Name:	MFX7 MOCS 30
ShortName:	MFX7_MOCS_30
Address:	1057Ch
Name:	MFX7 MOCS 31
ShortName:	MFX7_MOCS_31
Address:	10580h
Name:	MFX7 MOCS 32



## MFX7\_MOCS - Media7 MOCS Register

ShortName:	MFX7_MOCS_32
Address:	10584h
Name:	MFX7 MOCS 33
ShortName:	MFX7_MOCS_33
Address:	10588h
Name:	MFX7 MOCS 34
ShortName:	MFX7_MOCS_34
Address:	1058Ch
Name:	MFX7 MOCS 35
ShortName:	MFX7_MOCS_35
Address:	10590h
Name:	MFX7 MOCS 36
ShortName:	MFX7_MOCS_36
Address:	10594h
Name:	MFX7 MOCS 37
ShortName:	MFX7_MOCS_37
Address:	10598h
Name:	MFX7 MOCS 38
ShortName:	MFX7_MOCS_38
Address:	1059Ch
Name:	MFX7 MOCS 39
ShortName:	MFX7_MOCS_39
Address:	105A0h
Name:	MFX7 MOCS 40
ShortName:	MFX7_MOCS_40
Address:	105A4h
Name:	MFX7 MOCS 41
ShortName:	MFX7_MOCS_41
Address:	105A8h
Name:	MFX7 MOCS 42
ShortName:	MFX7_MOCS_42
Address:	105ACh
Name:	MFX7 MOCS 43
ShortName:	MFX7_MOCS_43



## MFX7\_MOCS - Media7 MOCS Register

Address: 105B0h  
Name: MFX7 MOCS 44  
ShortName: MFX7\_MOCS\_44

Address: 105B4h  
Name: MFX7 MOCS 45  
ShortName: MFX7\_MOCS\_45

Address: 105B8h  
Name: MFX7 MOCS 46  
ShortName: MFX7\_MOCS\_46

Address: 105BCh  
Name: MFX7 MOCS 47  
ShortName: MFX7\_MOCS\_47

Address: 105C0h  
Name: MFX7 MOCS 48  
ShortName: MFX7\_MOCS\_48

Address: 105C4h  
Name: MFX7 MOCS 49  
ShortName: MFX7\_MOCS\_49

Address: 105C8h  
Name: MFX7 MOCS 50  
ShortName: MFX7\_MOCS\_50

Address: 105CCh  
Name: MFX7 MOCS 51  
ShortName: MFX7\_MOCS\_51

Address: 105D0h  
Name: MFX7 MOCS 52  
ShortName: MFX7\_MOCS\_52

Address: 105D4h  
Name: MFX7 MOCS 53  
ShortName: MFX7\_MOCS\_53

Address: 105D8h  
Name: MFX7 MOCS 54  
ShortName: MFX7\_MOCS\_54

Address: 105DCh  
Name: MFX7 MOCS 55



## MFX7\_MOCS - Media7 MOCS Register

ShortName:	MFX7_MOCS_55
Address:	105E0h
Name:	MFX7 MOCS 56
ShortName:	MFX7_MOCS_56
Address:	105E4h
Name:	MFX7 MOCS 57
ShortName:	MFX7_MOCS_57
Address:	105E8h
Name:	MFX7 MOCS 58
ShortName:	MFX7_MOCS_58
Address:	105ECh
Name:	MFX7 MOCS 59
ShortName:	MFX7_MOCS_59
Address:	105F0h
Name:	MFX7 MOCS 60
ShortName:	MFX7_MOCS_60
Address:	105F4h
Name:	MFX7 MOCS 61
ShortName:	MFX7_MOCS_61
Address:	105F8h
Name:	MFX7 MOCS 62
ShortName:	MFX7_MOCS_62
Address:	105FCh
Name:	MFX7 MOCS 63
ShortName:	MFX7_MOCS_63

MFX7 MOCS register.

DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Default Value: 0000000000000b
	Access: RO	
	18:17	<b>Self Snoop Enable</b>
Default Value: 00b		
Access: R/W		
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic		



## MFX7\_MOCS - Media7 MOCS Register

		<p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>					
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	10:8	<p><b>Skip Caching control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		Default Value:	000b	Access:	R/W
Default Value:	000b						
Access:	R/W						
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> </table>		Default Value:	0b		
Default Value:	0b						



## MFX7\_MOCS - Media7 MOCS Register

		Access:	R/W
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC	
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
		Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit	
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
		This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs	
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
		This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM.	



## MFX7\_MOCS - Media7 MOCS Register

00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used

Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index





## MEDIA Clock Gating Messages

MEDCGMSG - MEDIA Clock Gating Messages											
Register Space:	MMIO: 0/2/0										
Source:	BSpec										
Size (in bits):	32										
Address:	08118h										
MEDIA Clock Gating Messages Register											
DWord	Bit	Description									
0	31:16	<b>Message Mask</b>									
		Access: <span style="float: right;">RO</span>									
		<b>Programming Notes</b>									
<b>Message Mask</b> To write to bits 15:0, the corresponding message mask bits must be written. For example, to set bit 14, bit 30 needs to be 1 : 40004000.											
15:12		<b>SFC Clock Gating Control Message</b>									
		Access: <span style="float: right;">R/W</span>									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SFC Clock Un-gate Request</td> <td>Setting the SFC Clock Gating Control Message to zero (0) un-gates the cmclk clock in the 1st Media block. Bit12 : SFC (csfclk) clock gate control for vesfcbox0 Bit13 : SFC (csfclk) clock gate control for vesfcbox1 Bit14 : SFC (csfclk) clock gate control for vesfcbox2 Bit15 : SFC (csfclk) clock gate control for vesfcbox3</td> </tr> <tr> <td>1</td> <td>SFC Clock Gate Request</td> <td>Setting the SFC Clock Gating Control Message to one (1) gates the cmclk clock in the 1st Media block.</td> </tr> </tbody> </table>	Value	Name	Description	0	SFC Clock Un-gate Request	Setting the SFC Clock Gating Control Message to zero (0) un-gates the cmclk clock in the 1st Media block. Bit12 : SFC (csfclk) clock gate control for vesfcbox0 Bit13 : SFC (csfclk) clock gate control for vesfcbox1 Bit14 : SFC (csfclk) clock gate control for vesfcbox2 Bit15 : SFC (csfclk) clock gate control for vesfcbox3	1	SFC Clock Gate Request	Setting the SFC Clock Gating Control Message to one (1) gates the cmclk clock in the 1st Media block.
		Value	Name	Description							
0	SFC Clock Un-gate Request	Setting the SFC Clock Gating Control Message to zero (0) un-gates the cmclk clock in the 1st Media block. Bit12 : SFC (csfclk) clock gate control for vesfcbox0 Bit13 : SFC (csfclk) clock gate control for vesfcbox1 Bit14 : SFC (csfclk) clock gate control for vesfcbox2 Bit15 : SFC (csfclk) clock gate control for vesfcbox3									
1	SFC Clock Gate Request	Setting the SFC Clock Gating Control Message to one (1) gates the cmclk clock in the 1st Media block.									
11:8		<b>VEbox Clock Gating Control message</b>									
		Access: <span style="float: right;">R/W</span>									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>VEbox Clock Un-gate Request</td> <td>Setting the VEbox Clock Gating Control Message to zero (0) un-gates the cvclk clock. Bit8 : vebox(cvclk) clock gate control for vesfcbox0 Bit9 : vebox(cvclk) clock gate control for vesfcbox1 Bit10 : vebox(cvclk) clock gate control for vesfcbox2 Bit11 : vebox(cvclk) clock gate control for vesfcbox3</td> </tr> <tr> <td>1</td> <td>VEbox Clock Gate Request</td> <td>Setting the VEbox Clock Gating Control Message to one (1) gates the cvclk clock.</td> </tr> </tbody> </table>	Value	Name	Description	0	VEbox Clock Un-gate Request	Setting the VEbox Clock Gating Control Message to zero (0) un-gates the cvclk clock. Bit8 : vebox(cvclk) clock gate control for vesfcbox0 Bit9 : vebox(cvclk) clock gate control for vesfcbox1 Bit10 : vebox(cvclk) clock gate control for vesfcbox2 Bit11 : vebox(cvclk) clock gate control for vesfcbox3	1	VEbox Clock Gate Request	Setting the VEbox Clock Gating Control Message to one (1) gates the cvclk clock.
		Value	Name	Description							
0	VEbox Clock Un-gate Request	Setting the VEbox Clock Gating Control Message to zero (0) un-gates the cvclk clock. Bit8 : vebox(cvclk) clock gate control for vesfcbox0 Bit9 : vebox(cvclk) clock gate control for vesfcbox1 Bit10 : vebox(cvclk) clock gate control for vesfcbox2 Bit11 : vebox(cvclk) clock gate control for vesfcbox3									
1	VEbox Clock Gate Request	Setting the VEbox Clock Gating Control Message to one (1) gates the cvclk clock.									



## MEDCGMSG - MEDIA Clock Gating Messages

	7:0	<b>Media Clock Gating Control Message</b>							
		Access:	R/W						
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Media Clock Un-gate Request</td><td>Setting the Media Clock Gating Control Message to zero (0) un-gates the cmclk clock. Bit0 : media(cmclk) clock gate control for vdbox0 Bit1 : media(cmclk) clock gate control for vdbox1 Bit2 : media(cmclk) clock gate control for vdbox2 Bit3 : media(cmclk) clock gate control for vdbox3 Bit4 : media(cmclk) clock gate control for vdbox4 Bit5 : media(cmclk) clock gate control for vdbox5 Bit6 : media(cmclk) clock gate control for vdbox6 Bit7 : media(cmclk) clock gate control for vdbox7</td></tr><tr><td>1</td><td>Media Clock Gate Request</td><td>Setting the Media Clock Gating Control Message to one (1) gates the cmclk clock.</td></tr></tbody></table>	Value	Name	Description	0	Media Clock Un-gate Request	Setting the Media Clock Gating Control Message to zero (0) un-gates the cmclk clock. Bit0 : media(cmclk) clock gate control for vdbox0 Bit1 : media(cmclk) clock gate control for vdbox1 Bit2 : media(cmclk) clock gate control for vdbox2 Bit3 : media(cmclk) clock gate control for vdbox3 Bit4 : media(cmclk) clock gate control for vdbox4 Bit5 : media(cmclk) clock gate control for vdbox5 Bit6 : media(cmclk) clock gate control for vdbox6 Bit7 : media(cmclk) clock gate control for vdbox7	1
Value	Name	Description							
0	Media Clock Un-gate Request	Setting the Media Clock Gating Control Message to zero (0) un-gates the cmclk clock. Bit0 : media(cmclk) clock gate control for vdbox0 Bit1 : media(cmclk) clock gate control for vdbox1 Bit2 : media(cmclk) clock gate control for vdbox2 Bit3 : media(cmclk) clock gate control for vdbox3 Bit4 : media(cmclk) clock gate control for vdbox4 Bit5 : media(cmclk) clock gate control for vdbox5 Bit6 : media(cmclk) clock gate control for vdbox6 Bit7 : media(cmclk) clock gate control for vdbox7							
1	Media Clock Gate Request	Setting the Media Clock Gating Control Message to one (1) gates the cmclk clock.							



## Media Control Surface Cache Invalidate

MCSCI - Media Control Surface Cache Invalidate			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	04AACH		
Description			
<p>This register can be used by SW to invalidate the RCP/WCP caches for a particular engine, asynchronous to batch execution.</p> <p>When using this register based invalidation, SW must ensure the pipeline for the engine for which the invalidation is being issued is flushed, and the engine is idle.</p>			
DWord	Bit	Description	
0	31:16	<b>Bit Masks</b>	
		Default Value:	0000h
		Access:	R/W
		Mask Bits act as Write Enables for the bits[15:0] of this register	
		15	<b>Disable H/W based RCP\$/WCP\$ cache invalidate</b>
		Default Value:	0b
Access:	R/W		
		Disable H/W based end of context detection Bit[15] Disable H/W based RCP\$/WCP\$ cache invalidation 1'b1 : Disable the h/w based end of context detection to clear the contents of RCP\$ and WCP\$ 1'b0 : Does not disable the h/w based end of context detection	
14		<b>Reserved_14</b>	
		Default Value:	0b
		Access:	R/W
13		<b>Reserved_13</b>	
		Default Value:	0b
		Access:	R/W
12		<b>Reserved_12</b>	
		Default Value:	0b
		Access:	R/W
11		<b>Reserved_11</b>	



## MCSCI - Media Control Surface Cache Invalidate

	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
10	<p><b>Reserved_10</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
9	<p><b>Reserved_9</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
8	<p><b>Reserved_8</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
7	<p><b>Reserved_7</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Reserved_6</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5	<p><b>Reserved_5</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
4	<p><b>Invalidate WIDI WCP\$/RCP\$ entries</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Invalidate WIDI WCP\$/RCP\$ entries            Bit[4]            Clear WIDI engine enqueued entries from WCP\$/RCP\$            1'b0 : Enqueued entries from WCP\$/RCP\$ are not cleared;            1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared            This event is instantaneous            This bit is write-to-clear</p>	Default Value:	0b	Access:	R/W Hardware Clear
Default Value:	0b				
Access:	R/W Hardware Clear				
3	<p><b>Invalidate Media#1 WCP\$/RCP\$ entries</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Invalidate Media#1 WCP\$/RCP\$ entries            Bit[3]            Clear Media#1 engine enqueued entries from WCP\$/RCP\$            1'b0 : Enqueued entries from WCP\$/RCP\$ are not cleared;</p>	Default Value:	0b	Access:	R/W Hardware Clear
Default Value:	0b				
Access:	R/W Hardware Clear				



## MCSCI - Media Control Surface Cache Invalidate

		<p>1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared          This event is instantaneous          This bit is write-to-clear</p>				
	2	<p><b>Invalidate Media#0 WCP\$/RCP\$ entries</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Invalidate Media#0 WCP\$/RCP\$ entries          Bit[2]          Clear Media#0 engine enqueued entries from WCP\$/RCP\$          1'b0 : Enqueued entries from WCP\$/RCP\$ are not cleared;          1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared          This event is instantaneous          This bit is write-to-clear</p>	Default Value:	0b	Access:	R/W Hardware Clear
Default Value:	0b					
Access:	R/W Hardware Clear					
	1	<p><b>Invalidate VEBOX WCP\$/RCP\$ entries</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Invalidate VEBOX WCP\$/RCP\$ entries          Bit[1]          Clear VEBOX engine enqueued entries from WCP\$/RCP\$          1'b0 : Enqueued entries from WCP\$/RCP\$ are not cleared;          1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared          This event is instantaneous          This bit is write-to-clear</p>	Default Value:	0b	Access:	R/W Hardware Clear
Default Value:	0b					
Access:	R/W Hardware Clear					
	0	<p><b>Invalidate Render(When used for Media) WCP\$/RCP\$ entries</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> <p>Invalidate Render WCP\$/RCP\$ entries          Bit[0]          Clear Render engine enqueued entries from WCP\$/RCP\$          1'b0 : Enqueued entries from WCP\$/RCP\$ are not cleared;          1'b1 : Enqueued entries from WCP\$/RCP\$ are cleared          This event is instantaneous          This bit is write-to-clear</p>	Default Value:	0b	Access:	R/W Hardware Clear
Default Value:	0b					
Access:	R/W Hardware Clear					



## Media Die Recovery

MED_DIE_RECOVERY - Media Die Recovery				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	12298h			
Name:	VCS Media Die Recovery			
ShortName:	VCS_MED_DIE_RECOVERY			
This register is stored in the VCS but is used in the HWM unit. This register programs the die recovery override and engine ID's.				
DWord	Bit	Description		
0	31:12	<b>Reserved</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>RO</td></tr></table>		RO
		RO		
	11:9	<b>Forced Next Engine ID</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W</td></tr></table> This field is the next engine ID.		R/W
		R/W		
	8	<b>Force Next Engine ID</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W</td></tr></table> The bit forces the next engine ID.		R/W
		R/W		
	7:4	<b>Reserved</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>RO</td></tr></table>		RO
	RO			
3:1	<b>Forced Previous Engine ID</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W</td></tr></table> This field is the previous engine ID.		R/W	
	R/W			
0	<b>Force Previous Engine ID</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/W</td></tr></table> The bit forces the previous engine ID.		R/W	
	R/W			



## Media FIFO Messaging Register for Shadow Register Unit

MSG_FIFO_MGSR_MEDIA - Media FIFO Messaging Register for Shadow Register Unit				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	080E4h			
Name:	Media FIFO Messaging Register for Shadow Register Unit			
ShortName:	MSG_FIFO_MGSR_MEDIA			
<p>Register that has the ACK information, back from MGSR as to whether a specific VD/VE Box has been blocked/unblocked</p> <p>0 -- Box has been blocked</p> <p>1 -- Box has been unblocked</p> <p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To set bit0, for example, the data would be 0x0001_0001.</p> <p>To clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16.</p> <p>Message registers are protected from non-GT writes via the Message Channel.</p>				
DWord	Bit	Description		
0	31:12	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	11	<p><b>Acknowledge that Media FIFO has been Blocked for VEBOX3</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX3</p> <p>1'b0 : Media FIFO Block Ack for VEBOX3(default)</p> <p>1'b1 : Media FIFO Unblock Ack VEBOX3</p> <p>Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W
	Access:	R/W		
10	<p><b>Acknowledge that Media FIFO has been Blocked for VEBOX2</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX2</p> <p>1'b0 : Media FIFO Block Ack for VEBOX2(default)</p> <p>1'b1 : Media FIFO Unblock Ack VEBOX2</p> <p>Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W	
Access:	R/W			
9	<p><b>Acknowledge that Media FIFO has been Blocked for VEBOX1</b></p>			



## MSG\_FIFO\_MGSR\_MEDIA - Media FIFO Messaging Register for Shadow Register Unit

		Access:	R/W
		<p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX1            1'b0 : Media FIFO Block Ack for VEBOX1(default)            1'b1 : Media FIFO Unblock Ack VEBOX1            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	
	8	<b>Acknowledge that Media FIFO has been Blocked for VEBOX0</b>	
		Access:	R/W
		<p>Acknowledge that MEDIA FIFO has been Blocked for VEBOX0            1'b0 : Media FIFO Block Ack for VEBOX0(default)            1'b1 : Media FIFO Unblock Ack VEBOX0            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	
	7	<b>Acknowledge that Media FIFO has been Blocked for VDBOX7</b>	
		Access:	R/W
		<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX7            1'b0 : Media FIFO Block Ack for VDBOX7(default)            1'b1 : Media FIFO Unblock Ack VDBOX7            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	
	6	<b>Acknowledge that Media FIFO has been Blocked for VDBOX6</b>	
		Access:	R/W
		<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX6            1'b0 : Media FIFO Block Ack for VDBOX6(default)            1'b1 : Media FIFO Unblock Ack VDBOX6            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	
	5	<b>Acknowledge that Media FIFO has been Blocked for VDBOX5</b>	
		Access:	R/W
		<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX5            1'b0 : Media FIFO Block Ack for VDBOX5(default)            1'b1 : Media FIFO Unblock Ack VDBOX5            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	
	4	<b>Acknowledge that Media FIFO has been Blocked for VDBOX4</b>	
		Access:	R/W





## MSG\_FIFO\_MGSR\_MEDIA - Media FIFO Messaging Register for Shadow Register Unit

		<p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX4            1'b0 : Media FIFO Block Ack for VDBOX4(default)            1'b1 : Media FIFO Unblock Ack VDBOX4            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>		
	3	<p><b>Acknowledge that Media FIFO has been Blocked for VDBOX3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX3            1'b0 : Media FIFO Block Ack for VDBOX3(default)            1'b1 : Media FIFO Unblock Ack VDBOX3            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W
Access:	R/W			
	2	<p><b>Acknowledge that Media FIFO has been Blocked for VDBOX2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX2            1'b0 : Media FIFO Block Ack for VDBOX2(default)            1'b1 : Media FIFO Unblock Ack VDBOX2            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W
Access:	R/W			
	1	<p><b>Acknowledge that Media FIFO has been Blocked for VDBOX1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX1            1'b0 : Media FIFO Block Ack for VDBOX1(default)            1'b1 : Media FIFO Unblock Ack VDBOX1            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W
Access:	R/W			
	0	<p><b>Acknowledge that Media FIFO has been Blocked for VDBOX0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Acknowledge that MEDIA FIFO has been Blocked for VDBOX0            1'b0 : Media FIFO Block Ack for VDBOX0(default)            1'b1 : Media FIFO Unblock Ack VDBOX0            Note that the block request goes to MGSR, and MGSR responds to GPM with the blocked ack.</p>	Access:	R/W
Access:	R/W			



## Media unit Level Clock Gating override during rstflow 94B0

<b>MEDMISCCP94B0 - Media unit Level Clock Gating override during rstflow 94B0</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	094B0h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> <table border="1" data-bbox="337 800 1471 846"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Reserved	Access:	R/W
	Access:	R/W		
0	<b>miscp Clock Gating Disable during rstflow</b> <table border="1" data-bbox="337 961 1471 1008"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> miscp Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always) w/a for A-step would be to make BIOS to write value 1 to this bit for power-on. In CNLB0 Default value = 1	Access:	R/W	
Access:	R/W			



## MEMRR\_BASE\_LSB

MEMRR_BASE_LSB - MEMRR_BASE_LSB			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	108340h		
<p>The EMRR range is used to protect Xucode memory from unauthorized reads and writes. Any IO access to this range is aborted. This register controls the location of the EMRR range by indicating its starting address. It functions in tandem with the EMRR mask register.</p>			
DWord	Bit	Description	
0	31:12	<b>RANGE_BASE</b>	
		Default Value:	0000000h
		Access:	RO
		This field corresponds to bits 38:12 of the base address memory range which is allocated to EMRR memory.	
	11:4	<b>RESERVED</b>	
		Default Value:	00h
		Access:	RO
		Reserved	
	3	<b>CONFIGURED</b>	
		Default Value:	0h
		Access:	RO
		This bitfield is required to enable the PRMRR range	
	2:0	<b>RESERVED</b>	
		Default Value:	0h
		Access:	RO
		Reserved	



## MEMRR\_BASE\_MSB

MEMRR_BASE_MSB - MEMRR_BASE_MSB						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	108344h					
The EMRR range is used to protect Xucode memory from unauthorized reads and writes. Any IO access to this range is aborted. This register controls the location of the EMRR range by indicating its starting address. It functions in tandem with the EMRR mask register.						
DWord	Bit	Description				
0	31:0	<b>RANGE_BASE</b> <table border="1"><tr><td>Default Value:</td><td>000h</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>This field corresponds to bits 63:12 of the base address memory range which is allocated to EMRR memory.</p>	Default Value:	000h	Access:	RO
Default Value:	000h					
Access:	RO					



## MEMRR\_MASK\_LSB

MEMRR_MASK_LSB - MEMRR_MASK_LSB			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	108380h		
This register controls the size of the EMRR range by indicating which address bits must match the EMRR base register value.			
DWord	Bit	Description	
0	31:12	<b>RANGE_BASE</b>	
		Default Value:	0000000h
		Access:	RO
		This field indicates which address bits must match EMRR base in order to qualify as an EMRR access.	
11	11	<b>RANGE_EN</b>	
		Default Value:	0b
		Access:	RO
Indicates whether the EMRR range is enabled and valid.			
10	10	<b>LOCK</b>	
		Default Value:	0b
		Access:	RO
Setting this bit locks all writeable settings in this register, including itself.			
9:0	9:0	<b>RESERVED</b>	
		Default Value:	000h
		Access:	R/W
		Reserved	



## MEMRR\_MASK\_MSB

MEMRR_MASK_MSB - MEMRR_MASK_MSB		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	108384h	
This register controls the size of the EMRR range by indicating which address bits must match the EMRR base register value.		
DWord	Bit	Description
0	31:0	<b>RANGE_MASK</b>
		Default Value: 000h
		Access: RO
		This field indicates which address bits must match EMRR base in order to qualify as an EMRR access.



## Message Address

MA_0_2_0_PCI - Message Address						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	000B0h					
This register contains the Message Address for MSIs sent by the device.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	31:2	<b>Message Address Field</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Used by system software to assign an MSI address to the device. The device handles an MSI by writing the padded contents of the MD register to this address.</p>	Default Value:	0000000000000000000000000000000b	Access:	R/W
	Default Value:	0000000000000000000000000000000b				
Access:	R/W					
1:0	<b>Force Dword Align</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0 so that addresses assigned by system software are always aligned on a DWORD address boundary.</p>	Default Value:	00b	Access:	RO	
Default Value:	00b					
Access:	RO					



## Message Control

<b>MC_0_2_0_PCI - Message Control</b>										
Register Space:	PCI: 0/2/0									
Source:	BSpec									
Size (in bits):	16									
Address:	000AEh									
<p>Message Signaled Interrupt control register. System software can modify bits in this register, but the device is prohibited from doing so. If the device writes the same message multiple times, only one of those messages is guaranteed to be serviced. If all of them must be serviced, the device must not generate the same message again until the driver services the earlier one.</p>										
<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;"><a href="#">_Custom_GTI_CfgLtLock</a></td> <td style="width: 50%;"><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified				
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>									
N	Unspecified									
DWord	Bit	Description								
0	15:9	<b>RESERVED</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> Reserved	Default Value:	000b	Access:	RO				
		Default Value:	000b							
		Access:	RO							
		<b>Per Vector Mask Capable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">1b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> SR-IOV requires this capability.	Default Value:	1b	Access:	RO				
Default Value:	1b									
Access:	RO									
<b>64 Bit Capable</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Hardwired to 0 to indicate that the function does not implement the upper 32 bits of the Message address register and is incapable of generating a 64-bit memory address.</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">[Default]</td> </tr> </table>	Access:	RO	Description		Hardwired to 0 to indicate that the function does not implement the upper 32 bits of the Message address register and is incapable of generating a 64-bit memory address.		Value	Name	0b	[Default]
Access:	RO									
Description										
Hardwired to 0 to indicate that the function does not implement the upper 32 bits of the Message address register and is incapable of generating a 64-bit memory address.										
Value	Name									
0b	[Default]									
<b>Multiple Message Enable</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> System software programs this field to indicate the actual number of messages allocated to this device. This number will be equal to or less than the number actually requested. Value: Number	Default Value:	000b	Access:	R/W						
Default Value:	000b									
Access:	R/W									





## MC\_0\_2\_0\_PCI - Message Control

		of requests 000: 1 001: 2 010: 4 011: 8 100: 16 101: 32 110: Reserved 111: Reserved				
	3:1	<b>Multiple Message Capable</b> <table border="1"><tr><td>Default Value:</td><td>000b</td></tr><tr><td>Access:</td><td>RO</td></tr></table> <p>System Software reads this field to determine the number of messages being requested by this device. Hardwired to 000b to indicate number of requests is 1.</p>	Default Value:	000b	Access:	RO
Default Value:	000b					
Access:	RO					
	0	<b>MSI Enable</b> <table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>R/W</td></tr></table> <p>Controls the ability of this device to generate MSIs.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					



## Message Data

<b>MD_0_2_0_PCI - Message Data</b>								
Register Space:	PCI: 0/2/0							
Source:	BSpec							
Size (in bits):	16							
Address:	000B4h							
This register contains the Message Data for MSIs sent by the device.								
<table border="1" style="width: 100%;"> <tr> <td style="width: 33%;"><a href="#">_Custom_GTI_CfgLtLock</a></td> <td style="width: 33%;"><a href="#">_Custom_SaiPolicy []</a></td> <td style="width: 34%;"></td> </tr> <tr> <td>N</td> <td>Unspecified</td> <td></td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>		N	Unspecified	
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>							
N	Unspecified							
DWord	Bit	Description						
0	15:0	<p><b>MESSDATA</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Base message data pattern assigned by system software and used to handle an MSI from the device. When the device must generate an interrupt request, it writes a 32-bit value to the memory address specified in the MA register. The upper 16 bits are always set to 0. The lower 16 bits are supplied by this register.</p>	Default Value:	0000000000000000b	Access:	R/W		
Default Value:	0000000000000000b							
Access:	R/W							



## Message Signaled Interrupts Capability ID

<b>MSI_CAPID_0_2_0_PCI - Message Signaled Interrupts Capability ID</b>				
Register Space:	PCI: 0/2/0			
Source:	BSpec			
Size (in bits):	16			
Address:	000ACh			
When a device supports MSI it can generate an interrupt request to the processor by writing a predefined data item (a message) to a predefined memory address.				
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>			
N	Unspecified			
DWord	Bit	Description		
0	15:8	<b>Pointer to Next Capability</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>11010000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This is a hardwired pointer to the next item in the capabilities list.</p>	Default Value:	11010000b
Default Value:	11010000b			
Access:	RO			
	7:0	<b>Capability ID</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>00000101b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field is hardwired to the value 05h to identify the CAP_ID as being for MSI registers.</p>	Default Value:	00000101b
Default Value:	00000101b			
Access:	RO			



## Messaging Register for GPMunit

<b>MSG_GPM - Messaging Register for GPMunit</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00C00h			
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].            To set bit0, for example, the data would be 0x0001_0001.            To clear bit0, for example, the data would be 0x0001_0000.            Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>				
DWord	Bit	Description		
0	31:16	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	15	<b>GPM Messages Bit 15</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table> Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.	Access:	R/W
	Access:	R/W		
	14	<b>GPM Messages Bit 14</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table> Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.	Access:	R/W
	Access:	R/W		
13	<b>GPM Messages Bit 13</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table> Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.	Access:	R/W	
Access:	R/W			
12	<b>GPM Messages Bit 12</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table> Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.	Access:	R/W	
Access:	R/W			
11	<b>GPM Messages Bit 11</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">R/W</td> </tr> </table> Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.	Access:	R/W	
Access:	R/W			



## MSG\_GPM - Messaging Register for GPMunit

10	<b>GPM Messages Bit 10</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
9	<b>GPM Messages Bit 9</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
8	<b>GPM Messages Bit 8</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Placeholder for GPM Messages. RPMunit could self-clear these bits upon sampling.</p>	Access:	R/W
Access:	R/W			
7	<b>Media PowerGate License Request</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>GPMunit Media PG License Level Request 1'b1 : Media PG ON License Request 1'b0 : Media PG OFF License Request</p>	Access:	R/W
Access:	R/W			
6:5	<b>ICCP Low Level Request</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>GPMunit IccP License Level Request 2'b00 : Low IccP License Request (default) 2'b01 : High IccP License Request</p>	Access:	R/W
Access:	R/W			
4	<b>Request to send CPD Exit Ack Message on EventBus (U2C)</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Request from GPMunit for RPMunit to send CPD_EXIT_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			
3	<b>Request to send CPD Enter Ack Message on EventBus (U2C)</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Request from GPMunit for RPMunit to send CPD_ENTER_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W			
2	<b>Request to send Credit Active Deassert Message on EventBus (U2C)</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Request from GPMunit for RPMunit to send CREDIT_ACTIVE_DEASSERT message on the</p>	Access:	R/W
Access:	R/W			



## MSG\_GPM - Messaging Register for GPMunit

	Eventbus. RPMunit self-clears this bit upon sampling.		
1	<p><b>Request to send Credit Active Assert Message on EventBus (U2C)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Request from GPMunit for RPMunit to send CREDIT_ACTIVE_ASSERT message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W		
0	<p><b>Request to send IDI Shutdown Ack Message on EventBus (U2C)</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Request from GPMunit for RPMunit to send IDI_SHUTDOWN_ACK message on the Eventbus. RPMunit self-clears this bit upon sampling.</p>	Access:	R/W
Access:	R/W		



## Messaging Register for MDRBunit

MSG_MDRB - Messaging Register for MDRBunit		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00C08h	
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To set bit0, for example, the data would be 0x0001_0001.</p> <p>To clear bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
		Access: <span style="float: right;">RO</span>
	15:6	<b>MDRB Messages</b>
		Access: <span style="float: right;">R/W</span> Placeholder for MDRB Messages. MDRBunit could self-clear these bits upon sampling.
	5	<b>RFO's are pending after Context Restore is Complete</b>
		Access: <span style="float: right;">R/W</span> There are RFO's pending even after Context Restore process is complete for MDRB RFO's are pending = 1'b1 There are no RFO's pending = 1'b0
4	<b>Context Restore is Complete</b>	
	Access: <span style="float: right;">R/W</span> The Context Restore process is complete for MDRB Context Restore is Done = 1'b1 Context Restore is not yet complete = 1'b0	
3	<b>RFO's are pending after Context Save is Complete</b>	
	Access: <span style="float: right;">R/W</span> There are RFO's pending even after Context Save process is complete for MDRB RFO's are pending = 1'b1 There are no RFO's pending = 1'b0	
2	<b>Context Save is Complete</b>	
	Access: <span style="float: right;">R/W</span>	



## MSG\_MDRB - Messaging Register for MDRBunit

		Access:	R/W
		The Context Save process is complete for MDRB Context Save is Done = 1'b1 Context Save is not yet complete = 1'b0	
	1	<b>RFO Enable/Disable Ack for RPM (internal) RFO Request</b>	
		Access:	R/W
		RFO Enable/Disable Ack for Internal RFO Request. Enable Ack = 1'b1 Disable Ack = 1'b0	
	0	<b>RFO Enable/Disable Ack for U2C (Evtentbus) RFO Request</b>	
		Default Value:	0b
		Access:	R/W
		RFO Enable/Disable Ack for U2C RFO Request. Enable Ack = 1'b1 Disable Ack = 1'b0	





## Messaging Register for MGSRunit

MSG_MGSR - Messaging Register for MGSRunit		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00C04h	
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].            To set bit0, for example, the data would be 0x0001_0001.            To clear bit0, for example, the data would be 0x0001_0000.            Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>		
DWord	Bit	Description
0	31:16	<b>Reserved</b> Access: RO
	15:0	<b>MGSR Messages</b> Access: R/W Placeholder for MGSR Messages. MGSRunit could self-clear these bits upon sampling.



## Messaging Register for SPCunit

<b>MSG_SPC - Messaging Register for SPCunit</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00C10h	
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].            To set bit0, for example, the data would be 0x0001_0001.            To clear bit0, for example, the data would be 0x0001_0000.            Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>		
DWord	Bit	Description
0	31:1	<b>Reserved</b> Access: RO
	0	<b>SPC GTI PGCTL ACK</b> Access: R/W SPC PowerGate Control Ack Message 1'b0 : PowerDown Ack (default). 1'b1 : PowerUp Ack (default).



## MFC\_AVC\_CABAC\_INSERTION\_COUNT

AVC_CABAC_INSERTION_COUNT - MFC_AVC_CABAC_INSERTION_COUNT		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128ACh	
This register stores the count in bytes of <b>CABAC ZERO_WORD</b> insertion. It is primarily provided for <b>statistical data gathering</b> .		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Insertion Count</b> Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.



## MFC\_AVC Bitstream Decoding Front-End Parsing Logic Error Counter

MFC_VIN_AVD_ERROR_CNTR - MFC_AVC Bitstream Decoding Front-End Parsing Logic Error Counter		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	12804h	
DWord	Bit	Description
0 avd_error_flagsR[31:0]	31:0	<b>Reserved</b> Format: MBZ



## MFC Image Status Control

MFC_IMAGE_STATUS_CONTROL - MFC Image Status Control				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	128B8h			
This register stores the suggested data for next frame in multi-pass.				
DWord	Bit	Description		
0	31:24	<b>Cumulative slice delta QP</b>		
	23:16	<b>QP Value</b> suggested slice QP delta value for frame level Rate control. This value can be +ve or -ve		
	15	<b>QP-Polarity Change</b> Cumulative slice delta QP polarity change.		
	14:13	<b>Num-Pass Polarity Change</b> Number of passes after cumulative slice delta QP polarity changes.		
	12	<b>VDENC Slice Overflow Error Occurred</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U1</td></tr></table> True when slice size exceeds slice max size on final pass when VDENC is using attempting to use slice overflow prevention.		U1
		U1		
	11:8	<b>Total Num-Pass</b>		
	7:4	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
	3	<b>Missing Huffman Code</b> Jpeg HW encoder reports if Huffman table entry is missing.		
2	<b>Panic</b> Panic triggered to avoid too big packed file.			
1	<b>Frame Bit Count</b> Frame Bit count over-run/under-run flag			
0	<b>Max Conformance Flag</b> Max Macroblock conformance flag or Frame Bit count over-run/under-run			



## MFC Image Status Mask

<b>MFC_IMAGE_STATUS_MASK - MFC Image Status Mask</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128B4h	
This register stores the image status(flags).		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Control Mask</b> Control Mask for dynamic frame repeat.



## MFC QP Status Count

MFC_QUP_CT - MFC QP Status Count				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	128BCh			
This register stores the suggested QP COUNTS in multi-pass.				
DWord	Bit	Description		
0	31:24	<b>Cumulative QP Adjust</b> Format: <table border="1"><tr><td></td><td>U8</td></tr></table> Cumulative QP adjustment after multiple passes. If there is no need to multi-pass, this value would be zero. (This is in sign magnitude form).		U8
		U8		
23:0	<b>Cumulative QP</b> Format: <table border="1"><tr><td></td><td>U24</td></tr></table> Cumulative QP for all MB of a Frame ( Can be used for computing average QP).		U24	
	U24			



## MFD Error Status

<b>MFD_ERROR_STATUS - MFD Error Status</b>				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1C0800h			
Description:	For VDBox0			
Address:	1C4800h			
Description:	For VDBox1			
Address:	1D0800h			
Description:	For VDBox2			
Address:	1D4800h			
Description:	For VDBox3			
Address:	1E0800h			
Description:	For VDBox4			
Address:	1E4800h			
Description:	For VDBox5			
Address:	1F0800h			
Description:	For VDBox6			
Address:	1F4800h			
Description:	For VDBox7			
<p>This register stores the error status flags and count reports by the bit-stream decoder. This register is not part of hardware context save and restore. Driver should read the content prior to starting a new batch/frame.</p>				
DWord	Bit	Description		
0	31:20	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table> <p>This field is currently reserved</p>	Format:	MBZ
	Format:	MBZ		
19:16	<p><b>AVC Short Format Error Flags</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Exists If:</td> <td style="width: 70%;">// AVC Short Format == Ture</td> </tr> </table> <p>Bit-stream error detected by VLD short format bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <p>[19] – Slice Type SE Error Flag – Invalid Slice Type SE</p>	Exists If:	// AVC Short Format == Ture	
Exists If:	// AVC Short Format == Ture			





## MFD\_ERROR\_STATUS - MFD Error Status

	<p>[18] – MMCO SE Error Flag – Invalid memory management control operation SE. MMCO Loop does not end (mmco control != 0) even after all MMCO SEs are decoded OR MMCO SEs are still being decoded and MMCO SE loop end (mmco control == 0) is hit</p> <p>[17] – Reordering IDC Error Flag – Syntax Element modification_of_pic_nums_idc &gt;= 6 OR modification_of_pic_nums_idc != 3 (end of reordering loop) but reordering count has already hit maximum value</p> <p>[16] – Premature bitstream end is hit before finishing slice header decode</p>		
15:0	<p><b>Bit-stream Error flags</b></p> <table border="1"><tr><td>Exists If:</td><td>// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True</td></tr></table> <p>Bitstream error detected by the VLD bit-stream decoder. These flags are reset at the beginning of a frame and updated until starting of another frame.</p> <p>AVC CAVLC: Please refer to AVC CAVLC table for each bit field</p> <p>AVC CABAC: Please refer to AVC CABAC table for each bit field</p> <p>VC1: Please refer to VC1 table for each bit field</p> <p>MPEG2: Please refer to MPEG2 table for each bit field</p>	Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True		



## MFD Picture Parameter

<b>MFD_PICTURE_PARAM - MFD Picture Parameter</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C0820h	
Description:	For VDbbox0	
Address:	1C4820h	
Description:	For VDbbox1	
Address:	1D0820h	
Description:	For VDbbox2	
Address:	1D4820h	
Description:	For VDbbox3	
Address:	1E0820h	
Description:	For VDbbox4	
Address:	1E4820h	
Description:	For VDbbox5	
Address:	1F0820h	
Description:	For VDbbox6	
Address:	1F4820h	
Description:	For VDbbox7	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>Reserved</b>
		Format: MBZ



## MFX\_Memory\_Latency\_Count1

<b>MFX_LAT_CT1 - MFX_Memory_Latency_Count1</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C0870h	
Description:	For VDBox0	
Address:	1C4870h	
Description:	For VDBox1	
Address:	1D0870h	
Description:	For VDBox2	
Address:	1D4870h	
Description:	For VDBox3	
Address:	1E0870h	
Description:	For VDBox4	
Address:	1E4870h	
Description:	For VDBox5	
Address:	1F0870h	
Description:	For VDBox6	
Address:	1F4870h	
Description:	For VDBox7	
<p>This register stores the max and min memory latency counts reported on reference read requests. This register is not part of hardware context save and restore.</p>		
DWord	Bit	Description
0	31:24	<b>Max Request Count</b> This field indicates the maximum number of requests allowed by the memory sub-system channel.
	23:16	<b>Current Request Count</b> This field indicates the number of requests currently outstanding in the memory sub-system. This field should report with a value of zero at the end of frame; otherwise the motion compensation engine is most likely hung waiting for read data to be returned from sub-system.
	15:8	<b>MFX Reference picture read request - Max Latency Count in 8xMedia clock cycles</b> This field reports the maximum memory latency count on all reference reads requested by the motion compensation engine.



## MFX\_LAT\_CT1 - MFX\_Memory\_Latency\_Count1

	7:0	<b>MFX Reference picture read request - Min Latency Count in 8xMedia clock cycles</b> This field reports the minimum memory latency count on all reference reads requested by the motion compensation engine.
--	-----	--



## MFX0 Fault Counter

<b>MFX0_FAULT_CNTR - MFX0 Fault Counter</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	045A8h	
DWord	Bit	Description
0	31:0	<b>MFX0 Fault Counter</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.



## MFX0 Fixed Counter

<b>MFX0_FIXED_CNTR - MFX0 Fixed Counter</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	045ACh	
DWord	Bit	Description
0	31:0	<b>MFX0 Fixed Counter</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.



## MFX1 Fault Counter

MFX1_FAULT_CNTR - MFX1 Fault Counter		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	045B0h	
DWord	Bit	Description
0	31:0	<b>MFX1 Fault Counter</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.



## MFX1 Fixed Counter

<b>MFX1_FIXED_CNTR - MFX1 Fixed Counter</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	045B4h	
DWord	Bit	Description
0	31:0	<b>MFX1 Fixed Counter</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.





## MFX Frame BitStream SE/BIN Count

<b>MFX_SE-BIN_CT - MFX Frame BitStream SE/BIN Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C086Ch	
Description:	For VDBox0	
Address:	1C486Ch	
Description:	For VDBox1	
Address:	1D086Ch	
Description:	For VDBox2	
Address:	1D486Ch	
Description:	For VDBox3	
Address:	1E086Ch	
Description:	For VDBox4	
Address:	1E486Ch	
Description:	For VDBox5	
Address:	1F086Ch	
Description:	For VDBox6	
Address:	1F486Ch	
Description:	For VDBox7	
This register stores the number of BINs (AVC CABAC) and SEs (CAVLD, VLD) decoded in a frame. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFX Frame Bit-stream SE/BIN Count</b> Total number of BINs/SEs decoded in current frame. This number is used with frame performance count to derive Bin/clock or SE/clock.



## MFx Frame Macroblock Count

<b>MFx_MB_COUNT - MFx Frame Macroblock Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C0868h	
Description:	For VDBox0	
Address:	1C4868h	
Description:	For VDBox1	
Address:	1D0868h	
Description:	For VDBox2	
Address:	1D4868h	
Description:	For VDBox3	
Address:	1E0868h	
Description:	For VDBox4	
Address:	1E4868h	
Description:	For VDBox5	
Address:	1F0868h	
Description:	For VDBox6	
Address:	1F4868h	
Description:	For VDBox7	
<p>This register stores the number of Macro-blocks decoded/encoded in current frame. This register is not part of hardware context save and restore.</p>		
DWord	Bit	Description
0	31:20	<b>MBZ</b>
		Exists If: // JPEG == True
		Format: MBZ
This field is currently reserved		
	31:16	<b>Intra MB Count</b>
		Exists If: // AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
		Format: U16
	19:0	<b>JPEG Block Count</b>



## MFX\_MB\_COUNT - MFX Frame Macroblock Count

		Exists If:	// JPEG == True
		Format:	U20
		This 20-bit field indicates the number of 8x8 blocks within the JPEG frame. This field is clear at the start of decoding a new frame.	
	15:0	<b>Number of MB Concealment</b>	
		Exists If:	// AVC CAVLC, AVC CABAC, VC1 and MPEG2 == True
		This 16-bit field indicates the number of MB is concealed by hardware. This field is clear at the start of decoding a new frame.	



## MFX Frame Row-Stored/BitStream Read Count

<b>MFX_ROW-PER-BS_COUNT - MFX Frame Row-Stored/BitStream Read Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12880h	
This register stores the total number of row-stored/bit-stream read requests made by the pre-fetch engine per frame. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:16	<b>Reserved</b> Format: MBZ
	15:0	<b>MFX row-stored/bit-stream read request Count</b> Total number of row-stored/bit-stream read requests sent by the memory pre-fetch engine per frame.



## MFx PAK MPEG TS STATUS

MFx_PAK_MPEG_TS_STATUS - MFx PAK MPEG TS STATUS			
Register Space:	MMIO: 0/2/0		
Source:	VideoCS		
Access:	RO		
Size (in bits):	32		
Trusted Type:	1		
Address:	12950h		
This register stores MPEGTS packet status information			
DWord	Bit	Description	
0	31:28	<b>Next Continuity Center</b> Format: <table border="1"><tr><td>U4</td></tr></table> HW will update the continuity counter the next MPEGTS packet stream for this stream ID needs to place in the bitstream.	U4
	U4		
	27:16	<b>Reserved</b> Format: <table border="1"><tr><td>MBZ</td></tr></table>	MBZ
MBZ			
15:0	<b>MPEGTS Packet Count</b> Format: <table border="1"><tr><td>U16</td></tr></table> This field counts the total number of written MPEGTS video packets by PAK HW. The PES header (which contains the PCR and PTS value) is included in this count as well.	U16	
U16			



## MFX Pipeline Status Flags

<b>MFX_STATUS_FLAGS - MFX Pipeline Status Flags</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C0838h	
Description:	For VDBox0	
Address:	1C4838h	
Description:	For VDBox1	
Address:	1D0838h	
Description:	For VDBox2	
Address:	1D4838h	
Description:	For VDBox3	
Address:	1E0838h	
Description:	For VDBox4	
Address:	1E4838h	
Description:	For VDBox5	
Address:	1F0838h	
Description:	For VDBox6	
Address:	1F4838h	
Description:	For VDBox7	
This register stores the various pipeline status flags. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:17	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>
	16	<b>MFX Active</b> Frame decoding/encoding is in progress. Set on frame_start; clear on frame_end.
	15:10	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>
	9	<b>Streamout Enable</b>
	8	<b>Reserved</b>



## MFX\_STATUS\_FLAGS - MFX Pipeline Status Flags

7	<b>Post Deblocking Mode Enable</b>		
6	<b>Pre Deblocking Mode Enable</b>		
5	<b>Decoder Mode Select</b>		
	<b>Value</b>	<b>Name</b>	
	0	Configure the MFD Engine for VLD Mode	
	1	Configure the MFD Engine for IT Mode	
4	<b>Codec Select</b>		
	<b>Value</b>	<b>Name</b>	
	0	Decode	
	1	Encode	
3:2	<b>Video Mode</b>		
	<b>Value</b>	<b>Name</b>	
	00b	MPEG2	
	01b	VC1	
	10b	AVC	
	11b	JPEG	
1	<b>Decoder Short Format Mode</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0		AVC/VC1 Short Format Mode is in use
	1		AVC/VC1 Long Format Mode is in use
0	<b>Stitch Mode</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b		Not in Stitch Mode
	1b		In the Special Stitch Mode



## MFX SFC LOCK Request

<b>MFX_SFC_LOCK_REQUEST - MFX SFC LOCK Request</b>				
Register Space:	MMIO: 0/2/0			
Source:	VideoEnhancementCS			
Access:	R/W			
Size (in bits):	32			
Address:	1C088Ch			
Description:	For VDBox0			
Address:	1D088Ch			
Description:	For VDBox2			
Address:	1E088Ch			
Description:	For VDBox 4			
Address:	1F088Ch			
Description:	For VDBox6			
DWord	Bit	Description		
0	31:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">MBZ</td></tr></table>		MBZ
		MBZ		
0	<b>MFX_SFC_Forced_Lock</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td style="width: 100px;">U1</td></tr></table> This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells MFX that a software reset is going to happen. MFX then issues a forced lock to SFC. If SFC is currently locked to MFX, SFC should not unlock itself from MFX. If SFC is NOT currently locked to MFX, SFC should not accept the lock request from MFX. Driver needs to clear this bit after the software reset sequence is complete.		U1	
	U1			





## MFX SFC LOCK Status

MFX_SFC_LOCK_STATUS - MFX SFC LOCK Status		
Register Space:	MMIO: 0/2/0	
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Address:	1C0890h	
Description:	For VDbbox0	
Address:	1D0890h	
Description:	For VDBox2	
Address:	1E0890h	
Description:	For VDBox4	
Address:	1F0890h	
Description:	For VDBox6	
DWord	Bit	Description
0	31:2	<b>Reserved</b> Format: MBZ
	1	<b>MFX_SFC_Forced_Act</b> Format: U1 This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that MFX has received MFX_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert MFX_SFC_Forced_Lock as well.
	0	<b>MFX_SFC_Usage</b> Format: U1 This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicates SFC is currently locked to MFX. This bit should be set after SFC accepts the lock request from MFX. This bit should be clear once SFC finishes the workload and unlocked from MFX. In case a reset happens on MFX, this bit must be reset once a new workload is received



## MFX Slice Performance Count

<b>MFX_SLICE_PERFORM_CT - MFX Slice Performance Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C0864h	
Description:	For VDBox0	
Address:	1C4864h	
Description:	For VDBox1	
Address:	1D0864h	
Description:	For VDBox2	
Address:	1D4864h	
Description:	For VDBox3	
Address:	1E0864h	
Description:	For VDBox4	
Address:	1E4864h	
Description:	For VDBox5	
Address:	1F0864h	
Description:	For VDBox6	
Address:	1F4864h	
Description:	For VDBox7	
This register stores the number of clock cycles spent decoding/encoding the current slice. This register is not part of hardware context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFX Frame Performance Count</b> Total number of clocks between slice start and slice end. This count is incremented on crm_clk



## MFVVDENC BONUS1 Reg

MFVVDENCSPCBONUS1 - MFVVDENC BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	25A14h-25A17h	
Name:	MFVVDENC BONUS1 Reg	
ShortName:	MFVVDENCSPCBONUS1_MSLC0MFVVDENCSPC	
Address:	25A94h-25A97h	
Name:	MFVVDENC BONUS1 Reg	
ShortName:	MFVVDENCSPCBONUS1_MSLC1MFVVDENCSPC	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Reserved
	7	<b>BONUS1 BIT 7</b> Access: R/W MFVVDENC BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b> Access: R/W MFVVDENC BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS1 BIT 5</b> Access: R/W MFVVDENC BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
4	<b>BONUS1 BIT 4</b> Access: R/W MFVVDENC BONUS1 BIT:	



## MFXVDENCSPCBONUS1 - MFXVDENC BONUS1 Reg

		'0' : Initiate Power Down request '1' : Initiate Power UP req		
	3	<p><b>BONUS1 BIT 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W
Access:	R/W			
	2	<p><b>BONUS1 BIT 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS1 BIT: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			
	1	<p><b>BONUS1 BIT 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W
Access:	R/W			
	0	<p><b>BONUS1 BIT 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS1 BIT: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			



## MFVVDENC BONUS2 Reg

MFVVDENCSPCBONUS2 - MFVVDENC BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	25A18h-25A1Bh	
Name:	MFVVDENC BONUS2 Reg	
ShortName:	MFVVDENCSPCBONUS2_MSLC0MFVVDENCSPC	
Address:	25A98h-25A9Bh	
Name:	MFVVDENC BONUS2 Reg	
ShortName:	MFVVDENCSPCBONUS2_MSLC1MFVVDENCSPC	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: <span style="float: right;">RO</span>
		Reserved
		<b>BONUS2 BIT 7</b>
		Access: <span style="float: right;">R/W</span>
	7	<b>BONUS2 BIT 7</b> MFVVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS2 BIT 6</b> MFVVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS2 BIT 5</b> MFVVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS2 BIT 4</b> MFVVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)



## MFXVDENCSPCBONUS2 - MFXVDENC BONUS2 Reg

		'0' : Initiate Power Down request '1' : Initiate Power UP req		
	3	<p><b>BONUS2 BIT 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W
Access:	R/W			
	2	<p><b>BONUS2 BIT 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS2 BIT: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			
	1	<p><b>BONUS2 BIT 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W
Access:	R/W			
	0	<p><b>BONUS2 BIT 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>MFXVDENC BONUS2 BIT: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			



## MFVVDENC PGFET control register with lock

MFVVDENCSPCPFETCTL - MFVVDENC PGFET control register with lock				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	25A08h-25A0Bh			
Name:	MFVVDENC PGFET control register with lock			
ShortName:	MFVVDENCSPCPFETCTL_MSLC0MFVVDENCSPC			
Address:	25A88h-25A8Bh			
Name:	MFVVDENC PGFET control register with lock			
ShortName:	MFVVDENCSPCPFETCTL_MSLC1MFVVDENCSPC			
DWord	Bit	Description		
0	31	<b>PFET Control Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of MFVVDENC PGFETCTL register are R/W            1 = All bits of MFVVDENC PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
23	<b>Power Well Status</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO			
22	<b>Powergood timer error</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO			



## MFXVDENCSPCPFETCTL - MFXVDENC PGFET control register with lock

21:19	<b>Delay from enabling secondary PFETs to power good.</b>		
		Default Value:	101b
		Access:	R/W Lock
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns	
18:16	<b>Strobe pulse period</b>		
		Default Value:	001b
		Access:	R/W Lock
		Time period b/w two adjacent strobes to the primary FETs 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	
15:0	<b>PFET Ladder Step Sequence</b>		
		Default Value:	1000011111111001b
		Access:	R/W Lock
		PFET Ladder STEP sequence The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage. The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0] Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal. 15'FFFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.	





## MFVVDENC Power Context Save request

MFVVDENC PGCTXREQ - MFVVDENC Power Context Save request				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	25A04h-25A07h			
Name:	MFVVDENCM Power Context Save request			
ShortName:	MFVVDENC PGCTXREQ_MSLC0MFVVDENCSPC			
Address:	25A84h-25A87h			
Name:	MFVVDENCM Power Context Save request			
ShortName:	MFVVDENC PGCTXREQ_MSLC1MFVVDENCSPC			
DWord	Bit	Description		
0	31:16	<b>Message Mask</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Message Mask bits for lower 16 bits	Access:	RO
	Access:	RO		
	15:10	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
	Access:	RO		
9	<b>Power context save request</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.	Access:	R/W Set	
Access:	R/W Set			
8:0	<b>Power Context Save request credit count</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).	Access:	R/W	
Access:	R/W			



## MFVVDENC Power Down FSM control register with lock

MFVVDENCSPCPOWERDNFSMCTL - MFVVDENC Power Down FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	25A10h-25A13h			
Name:	MFVVDENC Power Down FSM control register with lock			
ShortName:	MFVVDENCSPCPOWERDNFSMCTL_MSLC0MFVVDENCSPC			
Address:	25A90h-25A93h			
Name:	MFVVDENC Power Down FSM control register with lock			
ShortName:	MFVVDENCSPCPOWERDNFSMCTL_MSLC1MFVVDENCSPC			
DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of MFVVDENC POWERDNFSMCTL register are R/W            1 = All bits of MFVVDENC POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:</p>	Access:	R/W Lock	
Access:	R/W Lock			



## MFXVDENCSPCPOWERDNFSMCTL - MFXVDENC Power Down FSM control register with lock

		<p>0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>		
10	<b>Leave CLKs ON</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e gate clocks during power down flows            1 = Leave CLKs ON mode, i.e dont clock gate, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
9	<b>Leave FET On</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM            Encodings:            0 = Default mode, i.e power off fets during power down flows            1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
8:0	<b>Reserved</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
Access:	RO			



## MFXVDENC Power Gate Control Request

MFXVDENCPGCTLREQ - MFXVDENC Power Gate Control Request		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	25A00h-25A03h	
Name:	MFXVDENC Power Gate Control Request	
ShortName:	MFXVDENCPGCTLREQ_MSLC0MFXVDENCSPC	
Address:	25A80h-25A83h	
Name:	MFXVDENC Power Gate Control Request	
ShortName:	MFXVDENCPGCTLREQ_MSLC1MFXVDENCSPC	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:16	<b>Message Mask</b>
		Access: RO
	Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
	15:2	<b>Reserved</b>
Access: RO		
Reserved		
1	<b>CLK RST FWE Request</b>	
	Access: R/W	
MFXVDENC CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
0	<b>Power Gate Request</b>	
	Access: R/W	
MFXVDENC power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		



## MFXVDENC Power on FSM control register with lock

MFXVDENCSPCPOWERUPFSMCTL - MFXVDENC Power on FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	25A0Ch-25A0Fh			
Name:	MFXVDENC Power on FSM control register with lock			
ShortName:	MFXVDENCSPCPOWERUPFSMCTL_MSLC0MFXVDENCSPC			
Address:	25A8Ch-25A8Fh			
Name:	MFXVDENC Power on FSM control register with lock			
ShortName:	MFXVDENCSPCPOWERUPFSMCTL_MSLC1MFXVDENCSPC			
DWord	Bit	Description		
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of MFXVDENC POWERUPFSMCTL register are R/W            1 = All bits of MFXVDENC POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
30:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
Access:	RO			



## MGCMD

<b>MGCMD - MGCMD</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	108300h					
Mirror GT hardware uses for Vtd state.						
<table border="1" style="width: 100%;"> <tr> <td style="width: 20px;"><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31	<b>TE</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> 0: Disable Vtd DMA remapping 1: Enable Vtd DMA remapping	Access:	RO		
	Access:	RO				
	30:26	<b>RESERVED</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00000b</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> Reserved	Default Value:	00000b	Access:	RO
	Default Value:	00000b				
Access:	RO					
25	<b>IRE</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> No HW usage model. 0: Disable interrupt-remapping hardware 1: Enable interrupt-remapping hardware	Access:	RO			
Access:	RO					
24:0	<b>RESERVED</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">0000000h</td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">RO</td> </tr> </table> Reserved	Default Value:	0000000h	Access:	RO	
Default Value:	0000000h					
Access:	RO					



## MGSR GTI PD Control

GTIPD_CTRL - MGSR GTI PD Control							
Register Space:	MMIO: 0/2/0						
Source:	BSpec						
Size (in bits):	32						
Address:	00E04h-00E07h						
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIContextSaved</a>	<a href="#">_Custom_GTIStorage</a>	<a href="#">_Custom_GTIAccessProtection</a>				
Unspecified	N	Unspecified	Unspecified				
DWord	Bit	Description					
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Mask bits apply to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.</p>		Access:	RO		
	Access:	RO					
	15:3	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>		Access:	RO		
	Access:	RO					
2	<b>Render Unblock</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>Render unblock (1) or block (0)</p>		Default Value:	0b	Access:	R/WC	
Default Value:	0b						
Access:	R/WC						
1	<b>GT Block Mode</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>Set GT C6 Standby mode (1) or CPD (0)</p>		Default Value:	1b	Access:	R/WC	
Default Value:	1b						
Access:	R/WC						
0	0	<b>GT Unblock</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>GT unblock (1) or block (0)</p>		Default Value:	0b	Access:	R/WC
	Default Value:	0b					
	Access:	R/WC					



## MGSR Media PD Control

MEDIAPD_CTRL - MGSR Media PD Control						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	00E00h-00E03h					
<u>_Custom_GTIReset</u>	<u>_Custom_GTIStorage</u>	<u>_Custom_GTIIsContextSaved</u>	<u>_Custom_GTIAccessProtection</u>			
Unspecified	Unspecified	N	Unspecified			
DWord	Bit	Description				
0	31:16	<b>Mask Bits</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Mask bits applied to [15:0] of same register. If mask is set to 1, corresponding bit in [15:0] is written. If mask is set to 0, corresponding bit in [15:0] is unaffected.</p>		Access:	RO	
	Access:	RO				
	15:12	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>		Access:	RO	
	Access:	RO				
11:8	<b>VEBOX Unblock</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>VEBOX unblock indications for VEBOX[3:0] (1) or block (0)</p>		Default Value:	0b	Access:	R/WC
Default Value:	0b					
Access:	R/WC					
7:0	<b>VDBOX Unblock</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>VDBOX unblock indications for VDBOX[7:0] (1) or block (0) VDBOX[1:0] reside in Media slice0, VDBOX[3:2] in slice1, VDBOX[5:4] in slice2, VDBOX[7:6] in slice3</p>		Default Value:	0b	Access:	R/WC
Default Value:	0b					
Access:	R/WC					





## MGSR Programmable Shadow 0

PROGSHADOW_0 - MGSR Programmable Shadow 0					
Register Space:		MMIO: 0/2/0			
Source:		BSpec			
Size (in bits):		32			
Address:		00EE0h-00EE3h			
<b>_Custom_G TIReset</b>	<b>_Custom_GTIIsCo ntextSaved</b>	<b>_Custom_GT IStorage</b>	<b>_Custom_GTIAcces sProtection</b>	<b>_Custom_GTIIsCon textMapped</b>	<b>_Custom_GTIContex tMappedUnit</b>
Unspecified	N	Unspecified	Unspecified	Y	Unspecified
DWord	Bit	Description			
0	31:26	<b>Reserved</b>			
		Access:		RO	
0	25:0	<b>Shadow Address</b>			
		Default Value:		00000h	
		Access:		R/W	
Programmable shadow register address.					



## MGSR Programmable Shadow 1

PROGSHADOW_1 - MGSR Programmable Shadow 1					
Register Space:		MMIO: 0/2/0			
Source:		BSpec			
Size (in bits):		32			
Address:		00EE4h-00EE7h			
_Custom_G TIReset	_Custom_GTIIIsCo ntextSaved	_Custom_GT IStorage	_Custom_GTIAcces sProtection	_Custom_GTIIsCon textMapped	_Custom_GTIContex tMappedUnit
Unspecified	N	Unspecified	Unspecified	Y	Unspecified
DWord	Bit	Description			
0	31:26	<b>Reserved</b>			
		Access:		RO	
0	25:0	<b>Shadow Address</b>			
		Default Value:		00000h	
		Access:		R/W	
		Programmable shadow register address.			



## Minimum Grant

MINGNT_0_2_0_PCI - Minimum Grant		
Register Space:	PCI: 0/2/0	
Source:	BSpec	
Size (in bits):	8	
Address:	0003Eh	
The Integrated Graphics Device has no requirement for the settings of Latency Timers.		
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>
N		Unspecified
DWord	Bit	Description
0	7:0	<b>Minimum Grant Value</b>
		Default Value: 00000000b
		Access: RO
		Hardwired to 0s because the IGD does not burst as a PCI compliant master.



## Mirror of Base Data of Stolen Memory

BDSM_0_2_0_PCI - Mirror of Base Data of Stolen Memory					
Register Space:	PCI: 0/2/0				
Source:	BSpec				
Size (in bits):	64				
Address:	000C0h				
Mirror of BSDM from GTTMMADR space. This register contains the base address of graphics data stolen DRAM memory.					
<a href="#">_Custom_GTI_MirroredFrom</a>	<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>			
Unspecified	Y	Unspecified			
DWord	Bit	Description			
0..1	63:32	<b>Graphics Base of Stolen Memory MSB</b>			
		<table border="1"> <tr> <td>Default Value:</td> <td>000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This register contains bits 63 to 20 of the base address of stolen DRAM memory. BIOS is now able to allocate GDSM above 4GB.</p>	Default Value:	000000000000b	Access:
	Default Value:	000000000000b			
	Access:	RO Variant			
31:20	<b>Graphics Base of Stolen Memory LSB</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This register contains bits 63 to 20 of the base address of stolen DRAM memory. BIOS is now able to allocate GDSM above 4GB.</p>	Default Value:	000000000000b	Access:	RO Variant
Default Value:	000000000000b				
Access:	RO Variant				
19:1	<b>Reserved</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	000b	Access:	RO
Default Value:	000b				
Access:	RO				
0	<b>Spare</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This was a lock bit prior to Gen10.</p>	Default Value:	0b	Access:	RO Variant
	Default Value:	0b			
Access:	RO Variant				



## Mirror of Device Enable

DEVEN0_0_2_0_PCI - Mirror of Device Enable		
Register Space:	PCI: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00054h	
Mirror of DEVEN_0_0_0_PCI.		
<u>_Custom_GTI_MirroredFrom</u>	<u>_Custom_GTI_CfgLtLock</u>	<u>_Custom_SaiPolicy []</u>
Unspecified	Y	Unspecified
DWord	Bit	Description
0	15	<b>Reserved</b> Default Value: 0b Reserved
	14	<b>Chap Enable</b> Default Value: 0b Access: RO Variant
	13	<b>Device 6 Enable</b> Default Value: 0b Access: RO
	12:11	<b>RESERVED</b> Default Value: 000b Access: RO
	10	<b>Device 5 Enable</b> Default Value: 0b Access: RO
	9:8	<b>RESERVED</b> Default Value: 000b Access: RO
	7	<b>Device 4 Enable</b> Default Value: 1b Access: RO Variant
	6	<b>RESERVED</b> Default Value: 000b Access: RO
	5	<b>Device 3 enable for Display HD Audio</b>



## DEVEN0\_0\_2\_0\_PCI - Mirror of Device Enable

		Default Value:	1b
		Access:	RO Variant
4	<b>Internal Graphics Engine</b>		
		Default Value:	1b
		Access:	RO Variant
	0: Bus 0 Device 2 is disabled and hidden 1: Bus 0 Device 2 is enabled and visible This bit will be set to 0b and remain 0b if Device 2 capability is disabled.		
3	<b>PEG10 Enable</b>		
		Default Value:	1b
		Access:	RO Variant
2	<b>PEG11 Enable</b>		
		Default Value:	1b
		Access:	RO Variant
1	<b>PEG12 Enable</b>		
		Default Value:	1b
		Access:	RO Variant
0	<b>Host Bridge</b>		
		Default Value:	1b
		Access:	RO



## Mirror of DPRB

<b>MDPRB - Mirror of DPRB</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	64	
Address:	090E8h	
DWord	Bit	Description
0	31:20	<b>DPRBASE</b> Access: RO 1MB aligned base of DMA Protected Memory Range
	19:0	<b>Spares</b> Access: RO
1	31:0	<b>DPRBASE</b> Access: RO 1MB aligned base of DMA Protected Memory Range. Bits 63:32 of the DPRbase.



## Mirror of DSMBASE

MBDSM - Mirror of DSMBASE				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	64			
Address:	090D0h			
DSM Base				
DWord	Bit	Description		
0	63:20	<b>DSM Base Register</b> Access: <table border="1"><tr><td></td><td>RO</td></tr></table> This register contains the base address of stolen DRAM memory.		RO
		RO		
19:0	<b>Spares</b> Access: <table border="1"><tr><td></td><td>RO</td></tr></table>		RO	
	RO			





## Mirror of EMRR Base LSB

EMRRBASE_LSB - Mirror of EMRR Base LSB		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	09200h	
Mirror of EMRR Base		
DWord	Bit	Description
0	31:12	<b>EMRR Base LSB</b> Access: RO EMRR Base Value.
	11:0	<b>Spares</b> Access: RO



## Mirror of EMRR Base MSB

<b>EMRRBASE_MSB - Mirror of EMRR Base MSB</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	09204h	
Mirror of EMRR Base		
DWord	Bit	Description
0	31:0	<b>EMRR Base MSB</b> Access: RO EMRR Base Value.



## Mirror of EU Disable Fuses - Register0

<b>MIRROR_EU_DISABLE0 - Mirror of EU Disable Fuses - Register0</b>					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	09134h				
DWord	Bit	Description			
0	31:8	<b>RSVD</b>			
	7:0	<b>EU Disable Fuses</b> <table border="1"><thead><tr><th>Description</th></tr></thead><tbody><tr><td>One Bit per EU In a sub-slice. Enable/Disable the same EU# in all the Sub-Slices.</td></tr></tbody></table> <table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>Bit values of 0 indicate enabled; Bit values of 1 indicate disabled.</td></tr></tbody></table>	Description	One Bit per EU In a sub-slice. Enable/Disable the same EU# in all the Sub-Slices.	Programming Notes
Description					
One Bit per EU In a sub-slice. Enable/Disable the same EU# in all the Sub-Slices.					
Programming Notes					
Bit values of 0 indicate enabled; Bit values of 1 indicate disabled.					



## Mirror of FUSE1 Control DW

FUSE1 - Mirror of FUSE1 Control DW		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0911Ch	
DWord	Bit	Description
0	31:27	<b>Spares</b> Access: <input type="checkbox"/> RO
	26	<b>VA DISABLE</b> Access: <input type="checkbox"/> RO
	25:24	<b>SFC DISABLE</b>
	23	<b>Reserved</b>
	22	<b>Reserved</b>
	21	<b>Reserved</b>
	20	<b>HUC AUTH BYPASS</b> Access: <input type="checkbox"/> RO This fuse works for both Micro Controllers present in Media pipeline.
	19	<b>HUC DISABLE</b> Access: <input type="checkbox"/> RO This fuse works for both Micro Controllers present in Media pipeline.
	18	<b>Reserved</b>
	17:16	<b>Spares1</b> Access: <input type="checkbox"/> RO
	15	<b>Authentication Bypass</b> Access: <input type="checkbox"/> RO
	14	<b>Reserved</b>
	13	<b>Spares2</b> Access: <input type="checkbox"/> RO
	12	<b>Reserved</b>
	11	<b>Render Disable</b> Access: <input type="checkbox"/> RO
	10:9	<b>Spares3</b>



## FUSE1 - Mirror of FUSE1 Control DW

		Access:	RO
8	<b>VME IME Enable</b>	Access:	RO
7	<b>VME CRE Enable</b>	Access:	RO
6:5	<b>Media Decode</b>	Access:	RO
	Applicable to Media - Fuse to disable VIN from processing media_objs or turn off the entire crclk tree trunk.		
4	<b>Disable GT3 Slice Shutdown</b>	Access:	RO
	N/A -- Not used by GT hardware: This fuse is actually enforced by the PCU; it is reflected here for driver information only.		
3	<b>Reserved</b>		
2	<b>Spares4</b>	Access:	RO
1:0	<b>Media Encode</b>	Access:	RO
	Applicable to Media - One fuse to disable VIN from processing Pak_obj. Second fuse to disable VME.		



## Mirror of Fuse 3 control DW

FUSE3 - Mirror of Fuse 3 control DW				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	09118h			
FUSE MIRROR 3				
DWord	Bit	Description		
0	28	<p><b>GT L3 HASH MODE FUSE</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>L3 Bank Hash Mode (used in certain dynamic slice configurations)            0b = Use safe mode, hashing to fewer banks in specific cases            1b = Use all banks when possible</p>	Access:	RO
	Access:	RO		
	27:26	<b>RSVD</b>		
25:24	<p><b>GT WGBBox Configuration Fuse</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>WGBBox configuration            00b = Both WGBBOXes enabled            01b = WGBBOX1 enabled            10b = WGBBOX0 enabled</p>	Access:	RO	
Access:	RO			
3:0	<p><b>GT L3 MODE FUSE</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>L3 Bank Disable Select (only used in certain dynamic slice configurations and sub-single slice SKUs)            0001b = Bank0 , Bank4            0010b = Bank1 , Bank5            0100b = Bank2, Bank6            1000b = Bank3, Bank7            Note: L3 Banks are always disabled in pairs.</p>	Access:	RO	
Access:	RO			



## Mirror of Global Command Register

<b>GCMD - Mirror of Global Command Register</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	090CCh			
DWord	Bit	Description		
0	31	<p><b>Translation Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Software writes to this field to request hardware to enable/disable DMA-remapping hardware.            0: Disable DMA-remapping hardware.            1: Enable DMA-remapping hardware.            Hardware reports the status of the translation enable operation through the TES field in the Global Status register.            Before enabling (or re-enabling) DMA-remapping hardware through this field, software must:</p> <ul style="list-style-type: none"> <li>• Setup the DMA-remapping structures in memory.</li> <li>• Flush the write buffers (through WBF field), if write buffer flushing is reported as required.</li> <li>• Set the root-entry table pointer in hardware (through SRTP field).</li> <li>• Perform global invalidation of the context-cache and global invalidation of IOTLB</li> <li>• If advanced fault logging supported, setup fault log pointer (through SFL field) and enable advanced fault logging (through EAFL field).</li> </ul> <p>Refer to Section 9 for detailed software requirements.            There may be active DMA requests in the platform when software updates this field. Hardware must enable or disable remapping logic only at deterministic transaction boundaries, so that any in-flight transaction is either subject to remapping or not at all.            Hardware implementations supporting DMA draining must drain any in-flight translated DMA read/write requests queued within the root complex before completing the translation enable command and reflecting the status of the command through the TES field in the GSTS_REG.            Value returned on read of this field is undefined.</p>	Access:	RO
Access:	RO			
	30	<p><b>Set Root Table Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%;">RO</td> </tr> </table> <p>Software sets this field to set/update the root-entry table pointer used by hardware. The root-entry table pointer is specified through the Root-entry Table Address register.            Hardware reports the status of the "root table pointer set" operation through the RTPS field in the Global Status register.            The root table pointer set operation must be performed before enabling or re-enabling (after disabling) DMA remapping through the TE field.            After a "root table pointer set" operation, software must globally invalidate the context cache and then globally invalidate the IOTLB. This is required to ensure hardware uses only the remapping</p>	Access:	RO
Access:	RO			



## GCMD - Mirror of Global Command Register

structures referenced by the new root table pointer, and not any stale cached entries. While DMA remapping is active, software may update the root table pointer through this field. However, to ensure valid in-flight DMA requests are deterministically remapped, software must ensure that the structures referenced by the new root table pointer are programmed to provide the same remapping results as the structures referenced by the previous root-table pointer. Clearing this bit has no effect. The value returned on a read of this field is undefined.

### 29 Set Fault Log

Access:	RO
---------	----

This field is valid only for implementations supporting advanced fault logging. Software sets this field to request hardware to set/update the fault-log pointer used by hardware. The fault-log pointer is specified through Advanced Fault Log register. Hardware reports the status of the fault log set operation through the FLS field in the Global Status register. The fault log pointer must be set before enabling advanced fault logging (through EAFL field). Once advanced fault logging is enabled, the fault log pointer may be updated through this field while DMA remapping is active. Clearing this bit has no effect. The value returned on read of this field is undefined.

### 28 Enable Fault Logging

Access:	RO
---------	----

This field is valid only for implementations supporting advanced fault logging. Software writes to this field to request hardware to enable or disable advanced fault logging. 0: Disable advanced fault logging. In this case, translation faults are reported through the Fault Recording registers. 1: Enable use of memory-resident fault log. When enabled, translation faults are recorded in the memory-resident log. The fault log pointer must be set in hardware (through SFL field) before enabling advanced fault logging. Hardware reports the status of the advanced fault logging enable operation through the AFLS field in the Global Status register. Value returned on read of this field is undefined.

### 27 Write Buffer Flush

Access:	RO
---------	----

This bit is valid only for implementations requiring write buffer flushing. Software sets this field to request hardware to flush the root-complex internal write buffers. This is done to ensure any updates to the memory-resident remapping structures are not held in any internal write posting buffers. Refer to Section 11.1 for details on write-buffer flushing requirements. Hardware reports the status of the write buffer flushing operation through the WBFS field in the Global Status register. Clearing this bit has no effect. Value returned on read of this field is undefined.





## GCMD - Mirror of Global Command Register

26	<b>Queued Invalidation Enable</b>	
	Access:	RO
	<p>This field is valid only for implementations supporting queued invalidations. Software writes to this field to enable or disable queued invalidations.</p> <p>0: Disable queued invalidations. 1: Enable use of queued invalidations.</p> <p>Hardware reports the status of queued invalidation enable operation through QIES field in the Global Status register.</p> <p>Refer to Section 6.2.2 for software requirements for enabling/disabling queued invalidations. The value returned on a read of this field is undefined.</p>	
25	<b>Interrupt Remapping Enable</b>	
	Access:	RO
	<p>This field is valid only for implementations supporting interrupt remapping.</p> <p>0: Disable interrupt-remapping hardware 1: Enable interrupt-remapping hardware</p> <p>Hardware reports the status of the interrupt remapping enable operation through the IRES field in the Global Status register.</p> <p>There may be active interrupt requests in the platform when software updates this field. Hardware must enable or disable interrupt-remapping logic only at deterministic transaction boundaries, so that any in-flight interrupts are either subject to remapping or not at all.</p> <p>Hardware implementations must drain any in-flight interrupts requests queued in the Root-Complex before completing the interrupt-remapping enable command and reflecting the status of the command through the IRES field in the Global Status register.</p> <p>The value returned on a read of this field is undefined.</p>	
24	<b>Set Interrupt Remap Table Pointer</b>	
	Access:	RO
	<p>This field is valid only for implementations supporting interrupt-remapping. Software sets this field to set/update the interrupt remapping table pointer used by hardware. The interrupt remapping table pointer is specified through the Interrupt Remapping Table Address register.</p> <p>Hardware reports the status of the interrupt remapping table pointer set operation through the IRTPS field in the Global Status register.</p> <p>The interrupt remap table pointer set operation must be performed before enabling or re-enabling (after disabling) interrupt-remapping hardware through the IRE field.</p> <p>After an interrupt remap table pointer set operation, software must globally invalidate the interrupt entry cache. This is required to ensure hardware uses only the interrupt-remapping entries referenced by the new interrupt remap table pointer, and not any stale cached entries.</p> <p>While interrupt remapping is active, software may update the interrupt remapping table pointer through this field. However, to ensure valid in-flight interrupt requests are deterministically remapped, software must ensure that the structures referenced by the new interrupt remap table pointer are programmed to provide the same remapping results as the structures referenced by</p>	



## GCMD - Mirror of Global Command Register

		<p>the previous interrupt remap table pointer. Clearing this bit has no effect. The value returned on a read of this field is undefined.</p>			
	23	<p><b>Compatibility Format Interrupt</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field is valid only for Intel(R)64 implementations supporting interrupt-remapping. Software writes to this field to enable or disable Compatibility Format interrupts on Intel(R)64 platforms. The value in this field is effective only when interrupt-remapping is enabled and Legacy Interrupt Mode is active.</p> <p>0: Block Compatibility format interrupts. 1: Process Compatibility format interrupts as pass-through (bypass interrupt remapping).</p> <p>Hardware reports the status of updating this field through the CFIS field in the Global Status register.</p> <p>Refer to Section 5.4.1 for details on Compatibility Format interrupt requests. The value returned on a read of this field is undefined. This field is not implemented on Itanium(TM) implementations.</p>		Access:	RO
Access:	RO				
	22:0	<p><b>Spares</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table>		Access:	RO
Access:	RO				



## Mirror of GMCH Graphics Control Register

MGGC - Mirror of GMCH Graphics Control Register					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	09094h				
Mirror of GMCH Graphics Control Register.					
DWord	Bit	Description			
0	31:16	<p><b>Spares</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
	Access:	RO			
	15:8	<p><b>Graphics Mode Select</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>3h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field selects the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>0h: No memory pre-allocated. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub-Class Code field within Device 2 function 0 Class Code register is 80.</p> <p>1h-4h: Reserved.</p> <p>5h-Dh: DVMT (UMA) mode, memory pre-allocated for frame buffer, in quantities as shown in the Encoding table.</p> <p>Eh-Fh: Reserved.</p> <p>NOTE: This register is locked and becomes Read Only when the D_LCK bit in the SMRAMC register is set. This register is also LT lockable.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.</p> <p>BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p>	Default Value:	3h	Access:
Default Value:	3h				
Access:	RO				
7:6	<p><b>GTT Graphics Memory Size</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field selects the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>GSM is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate a contiguous memory chunk. Hardware derives the base of GSM from DSM only using the GSM size programmed in the register.</p> <p>0h: No memory pre-allocated. GTT cycles (Mem and IO) are not claimed.</p> <p>1h: 2 MB of memory pre-allocated for GTT.</p> <p>2h: 4 MB of memory pre-allocated for GTT.</p> <p>3h: 8 MB of memory pre-allocated for GTT.</p> <p>Hardware functionality in case of programming this value to Reserved is not guaranteed.</p>	Access:	RO		
Access:	RO				



## MGGC - Mirror of GMCH Graphics Control Register

		This register is locked and becomes Read Only when the D_LCK bit in the SMRAMC register is set.	
5:3	<b>Spares2</b>	Access: <span style="float: right;">RO</span>	
2	<b>Versatile Acceleration Mode Enable</b>	Access: <span style="float: right;">RO</span>	
		<p>Enables the use of the iGFX engines for Versatile Acceleration.</p> <p>1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 048000h.</p> <p>0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.</p>	
1	<b>IGD VGA Disable</b>	Access: <span style="float: right;">RO</span>	
		<p>0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00.</p> <p>1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub-Class Code field within Device 2 function 0 Class Code register is 80.</p> <p>BIOS Requirement: BIOS must not set this bit to 0 if the GMS field (bits 6:4 of this register) pre-allocates no memory.</p> <p>This bit <b>MUST</b> be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPID0[46] = 1) or via a register (DEVEN[3] = 0).</p> <p>This register is locked by LT lock.</p>	
0	<b>Spares3</b>	Access: <span style="float: right;">RO</span>	



## Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)

GTTMMADR_LSB - Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	09124h			
<p>This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.</p> <p>For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area.</p> <p>The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].</p>				
DWord	Bit	Description		
0	31:22	<b>Memory Base Address (LSB - 31:22 of 38:22)</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Set by the OS, these bits correspond to address signals [38:22]. 4MB combined for MMIO and Global GTT table aperture (2MB for MMIO and 2 MB for GTT).	Access:	RO
	Access:	RO		
	21:4	<b>Spares</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	3	<b>Prefetchable Memory</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Hardwired to 0 to prevent prefetching.	Access:	RO
Access:	RO			
2:1	<b>Memory Type</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> 00b: To indicate 32 bit base address. 01b: Reserved. 10b: To indicate 64 bit base address. 11b: Reserved.	Access:	RO	
Access:	RO			
0	<b>Memory I/O Space</b>			



## GTTMMADR\_LSB - Mirror of Graphics Translation Table and Memory Mapped Range Address (31:0)

	Access:	RO
Hardwired to 0 to indicate memory space.		



## Mirror of Graphics Translation Table and Memory Mapped Range Address UDW

### GTTMMADR\_MSB - Mirror of Graphics Translation Table and Memory Mapped Range Address UDW

Register Space: MMIO: 0/2/0

Source: BSpec

Size (in bits): 32

Address: 09128h

This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 4 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO and 2MB used by GTT. GTTADR begins at (GTTMMADR + 2 MB) while the MMIO base address is the same as GTTMMADR.

For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area.

The device snoops writes to this region in order to invalidate any cached translations within the various TLBs implemented on-chip. There are some exceptions to this - see GTT-TLB in the Programming Interface chapter. The allocation is for 4MB and the base address is defined by bits [38:22].

DWord	Bit	Description
0	31:7	<b>Spares</b> Access: RO
	6:0	<b>Memory Base Address (MSB - 38:32 of 38:22)</b> Access: RO Set by the OS, these bits correspond to address signals [38:22]. 4MB combined for MMIO and Global GTT table aperture (2MB for MMIO and 2 MB for GTT).



## Mirror of GSMBASE

MBGSM - Mirror of GSMBASE		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	64	
Address:	090D8h	
This register contains the base address of stolen DRAM memory for the GTT.		
DWord	Bit	Description
0	63:20	<b>GSM Base</b> Access: RO This register contains the base address of stolen DRAM memory for the GTT.
	19:0	<b>Spares</b> Access: RO





## Mirror of GT Slice Enable Fuses

<b>MIRROR_GT_SLICE_EN - Mirror of GT Slice Enable Fuses</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	09138h		
DWord	Bit	Description	
0	31:8	<b>RSVD</b>	
	7:0	<b>GT slice Enable Fuses</b>	
		Access:	RO
		<b>Description</b>	
		Slice Enable Fuses Bit0 - Slice 0 Enabled Bit1 - Slice;1 Enabled Likewise; Bit7 - Slice;7 Enabled	
<b>Programming Notes</b>			
Bit values of;1 indicate enabled. Bit values of;0 indicate disabled.			



## Mirror of GT Sub Slice Disable Fuses

<b>MIRROR_GT_SUBSLICE_DISABLE - Mirror of GT Sub Slice Disable Fuses</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	0913Ch			
DWord	Bit	Description		
0	31:0	<p><b>GT sub slice disable Fuses</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p><b>Description</b></p> <p>Sub SliceDisable Fuses            Encoding for PBX:-            32'h0000 = All Sub-Slices Enabled            Note: Encoding starts with bit 0 mapped to sub-slice0 of slice0 and goes on.            See below for elaborated mapping note-            bit0 - Sub Slice 0 of Slice 0            bit1 - Sub Slice 1 of Slice 0            Likewise - bit7- Sub Slice 7 of Slice 0</p> <p><b>Programming Notes</b></p> <p>Bit values of 1 indicate disabled.            Bit values of 0 indicate Enabled</p>	Access:	RO
Access:	RO			



## Mirror of GT VEBOX and VDBOX Disable

<b>MIRROR_GT_VEBOX_VDBOX_DISABLE - Mirror of GT VEBOX and VDBOX Disable</b>							
Register Space:	MMIO: 0/2/0						
Source:	BSpec						
Size (in bits):	32						
Address:	09140h						
Mirror of GT VEBOX and VDBOX Disable							
<b>DWord</b>	<b>Bit</b>	<b>Description</b>					
0	31:20	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO			
	Access:	RO					
	19:16	<b>GT VEBOX DISABLE</b> VEBOX config fuses encoding:- bit 0 = VEBOX 0 disabled bit 1 = VEBOX 1 disabled bit 2 = VEBOX 2 disabled bit 3 = VEBOX 3 disabled <table border="1"> <tr> <th colspan="2"><b>Programming Notes</b></th> </tr> <tr> <td colspan="2">Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.</td> </tr> </table>	<b>Programming Notes</b>		Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.		
	<b>Programming Notes</b>						
Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.							
15:8	<b>RSVD</b>						
7:0	<b>GT VDBOX DISABLE</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> VDBOX config fuses encoding:- bit 0 = VDBOX 0 disabled bit 1 = VDBOX 1 disabled Likewise, bit 7 = VDBOX 7 disabled <table border="1"> <tr> <th colspan="2"><b>Programming Notes</b></th> </tr> <tr> <td colspan="2">Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.</td> </tr> </table>	Access:	RO	<b>Programming Notes</b>		Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.	
Access:	RO						
<b>Programming Notes</b>							
Bit values of 0 indicate enabled. Bit values of 1 indicate disabled.							



## Mirror of PCICMD MAE/BME

PCICMD - Mirror of PCICMD MAE/BME				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	0912Ch			
DWord	Bit	Description		
0	31:11	<p><b>Spare</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
	Access:	R/W		
	10	<p><b>Interrupt Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit disables the device from asserting INTx#.            0: Enable the assertion of this device's INTx# signal.            1: Disable the assertion of this device's INTx# signal. DO_INTx messages are not sent to DMI.            GSA Implementation:            When 1, blocks the sending of an MSI interrupt and blocks the sending of a Line interrupt. (The interrupt status is not blocked from being reflected in the INTSTS bit.)            When 0, permits the sending of an MSI interrupt or Line interrupt.</p>	Access:	R/W
	Access:	R/W		
	9	<p><b>Fast Back to Back</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not Implemented. Hardwired to 0.</p>	Access:	R/W
	Access:	R/W		
	8	<p><b>SERR Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not Implemented. Hardwired to 0.</p>	Access:	R/W
Access:	R/W			
7	<p><b>Address/Data Stepping Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not Implemented. Hardwired to 0.</p>	Access:	R/W	
Access:	R/W			
6	<p><b>Parity Error Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not Implemented. Hardwired to 0. Since the IGD belongs to the category of devices that does not corrupt programs or data in system memory or hard drives, the IGD ignores any parity error that it detects and continues with normal operation.</p>	Access:	R/W	
Access:	R/W			
5	<p><b>Video Palette Snooping</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			



## PCICMD - Mirror of PCICMD MAE/BME

		This bit is hardwired to 0 to disable snooping.		
4	<b>Memory Write and Invalidate Enable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>Hardwired to 0. The IGD does not support memory write and invalidate commands.</p>	Access:	R/W
Access:	R/W			
3	<b>Special Cycle Enable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This bit is hardwired to 0. The IGD ignores Special cycles.</p>	Access:	R/W
Access:	R/W			
2	<b>Bus Master Enable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>0: Disable IGD bus mastering. 1: Enable the IGD to function as a PCI compliant master. GSA Implementation: When 0, blocks the sending of MSI interrupts. When 1, permits the sending of above. (Note: See descriptions of the INTDIS, MSE, and INTSTS bits.)</p>	Access:	R/W
Access:	R/W			
1	<b>Memory Access Enable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This bit controls the IGD's response to memory space accesses. 0: Disable. 1: Enable.</p>	Access:	R/W
Access:	R/W			
0	<b>I/O Access Enable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>This bit controls the IGD's response to I/O space accesses. 0: Disable. 1: Enable.</p>	Access:	R/W
Access:	R/W			



## Mirror of PMR HIGH LIMIT (31-0)

<b>PMRHLIMIT_LSB - Mirror of PMR HIGH LIMIT (31-0)</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	090C0h			
<p>Register to set up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled.</p> <p>When the LT CMD.LOCK.PMRC command is invoked, this register is locked (treated as RO). When the LT CMD.UNLOCK.PMRC command is invoked, this register is unlocked (treated as RW). Refer to Chapter 12 for security considerations.</p> <p>This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as 0 in the Capability register).</p> <p>The alignment of the protected high memory region limit depends on the number of reserved bits (N:0) of this register. Software may determine N by writing all 1's to this register, and finding most significant zero bit position below host address width (HAW) in the value read back from the register. Bits N:0 of the limit register are decoded by hardware as all 1s.</p> <p>The protected high-memory base &amp; limit registers function as follows.</p> <p>Programming the protected low-memory base and limit registers with the same value in bits HAW:(N+1) specifies a protected low-memory region of size <math>2^{(N+1)}</math> bytes.</p> <p>Programming the protected high-memory limit register with a value less than the protected high-memory base register disables the protected high-memory region.</p>				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:20	<p><b>PMR HIGH LIMIT (LSB - 31:20 of 38:20)</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This register specifies the last host physical address of the DMA-protected high-memory region in system memory.</p> <p>Hardware ignores and does not implement bits 63:HAW, where HAW is the host address width.</p>	Access:	RO
	Access:	RO		
19:0	<p><b>Spares</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			



## Mirror of PMR HIGH LIMIT 63-32

PMRHLIMIT_MSB - Mirror of PMR HIGH LIMIT 63-32				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	090C4h			
<p>Register to set up the limit address of DMA-protected high-memory region. This register must be set up before enabling protected memory through PMEN_REG, and must not be updated when protected memory regions are enabled.</p> <p>When the LT CMD.LOCK.PMRC command is invoked, this register is locked (treated as RO). When the LT CMD.UNLOCK.PMRC command is invoked, this register is unlocked (treated as RW). Refer to Chapter 12 for security considerations.</p> <p>This register is always treated as RO for implementations not supporting protected high memory region (PHMR field reported as 0 in the Capability register).</p> <p>The alignment of the protected high memory region limit depends on the number of reserved bits (N:0) of this register. Software may determine N by writing all 1s to this register, and finding most significant zero bit position below host address width (HAW) in the value read back from the register. Bits N:0 of the limit register are decoded by hardware as all 1s.</p> <p>The protected high-memory base &amp; limit registers function as follows.</p> <p>Programming the protected low-memory base and limit registers with the same value in bits HAW:(N+1) specifies a protected low-memory region of size <math>2^{(N+1)}</math> bytes.</p> <p>Programming the protected high-memory limit register with a value less than the protected high-memory base register disables the protected high-memory region.</p>				
DWord	Bit	Description		
0	31:7	<p><b>Spares</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
6:0	<p><b>PMR HIGH LIMIT (MSB - 38:32 of 38:20)</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This register specifies the last host physical address of the DMA-protected high-memory region in system memory.</p> <p>Hardware ignores and does not implement bits 63:HAW, where HAW is the host address width.</p>	Access:	RO	
Access:	RO			



## Mirror of Protected Memory Enable Register

PMEN - Mirror of Protected Memory Enable Register				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	090ACh			
<p>Register to enable the DMA-protected memory regions set up through the PLMBASE, PLMLIMIT, PHMBASE, and PHMLIMIT registers. This register is always treated as RO (0) for implementations not supporting protected memory regions (PLMR and PHMR fields reported as 0 in the Capability register).</p> <p>Protected memory regions may be used by software to securely initialize remapping structures in memory. Refer to Chapter 12 for security considerations.</p>				
DWord	Bit	Description		
0	31	<p><b>Enable Protected Memory Region</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field controls DMA accesses to the protected low-memory and protected high-memory regions.</p> <p>0: DMA accesses to protected memory regions are handled as follows:</p> <ul style="list-style-type: none"> <li>If DMA remapping is not enabled, DMA requests (including those to protected regions) are not blocked.</li> <li>If DMA remapping is enabled, DMA requests are translated per the programming of the DMA remapping structures. Software may program the DMA-remapping structures to allow or block DMA to the protected memory regions.</li> </ul> <p>1: DMA accesses to protected memory regions are handled as follows:</p> <ul style="list-style-type: none"> <li>If DMA remapping is not enabled, DMA requests to protected memory regions are blocked. These DMA requests are not recorded or reported as DMA-remapping faults.</li> <li>If DMA remapping is enabled, hardware may or may not block DMA to the protected memory region(s). Software must not depend on hardware protection of the protected memory regions, and must ensure the DMA-remapping structures are properly programmed to not allow DMA to the protected memory regions.</li> <li>Hardware reports the status of the protected memory enable/disable operation through the PRS field in this register. Hardware implementations supporting DMA draining must drain any in-flight translated DMA requests queued within the Root-Complex before indicating the protected memory region as enabled through the PRS field.</li> </ul>	Access:	RO
	Access:	RO		
	30:1	<p><b>Spares</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
0	<p><b>Protected Region Status</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO	
Access:	RO			





## PMEN - Mirror of Protected Memory Enable Register

	This field indicates the status of protected memory region(s): 0: Protected memory region(s) disabled. 1: Protected memory region(s) enabled.
--	---



## Misc Clocking Reset Control Registers

MISCCPCTL - Misc Clocking Reset Control Registers				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	09424h			
Miscellaneous Clocking / Reset Control Registers				
DWord	Bit	Description		
0	31	<p><b>clock gate control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of MISCCPCTL register are R/W            1 = All bits of MISCCPCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:24	<p><b>Bonus ECO bits</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Bonus ECO bits</p>	Access:	R/W
	Access:	R/W		
23:20	<p><b>DOP clock gating enable for VEbox clks</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls the Enabling of the DOP-level Vebox (cv0clk) Clock Gating via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled            Bit20 : vebox(cvclk) clock gate control for vesfcbox0            Bit21 : vebox(cvclk) clock gate control for vesfcbox1            Bit22 : vebox(cvclk) clock gate control for vesfcbox2            Bit23 : vebox(cvclk) clock gate control for vesfcbox3</p>	Access:	R/W	
Access:	R/W			
19:16	<p><b>DOP clock gating enable for SFC media clks</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls the Enabling of the DOP-level SFC (csfcclk) Clock Gating in media1 via PM event messages            1 - Clock gating is enabled            0 - Clock gating is disabled            Bit16 : SFC clock gate control for vesfcbox0            Bit17 : SFC clock gate control for vesfcbox1            Bit18 : SFC clock gate control for vesfcbox2            Bit19 : SFC clock gate control for vesfcbox3</p>	Access:	R/W	
Access:	R/W			



## MISCCPCTL - Misc Clocking Reset Control Registers

15:8	<b>DOP clock gate enable for Media Clocks</b>
	Access: R/W
	Controls the Enabling of the DOP-level Render (cmclk ) Clock Gating via PM event messages Bit8 : media clock gate control for vdbox0 Bit9 : media clock gate control for vdbox1 Bit10 : media clock gate control for vdbox2 Bit11 : media clock gate control for vdbox3 Bit12 : media clock gate control for vdbox4 Bit13 : media clock gate control for vdbox5 Bit14 : media clock gate control for vdbox6 Bit15 : media clock gate control for vdbox7 1 - Clock gating is enabled 0 - Clock gating is disabled
	<b>DOP clock gating enable for posh clks</b>
	Access: R/W
	Controls the Enabling of the DOP-level posh (cposclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled
<b>DOP clock gating enable for Media ampler clks</b>	
Access: R/W	
Controls the Enabling of the DOP-level Media sampler (scmsclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled	
<b>WIDI1 DOP clock gating enable</b>	
Access: R/W	
Controls the Enabling of the DOP-level Media sampler (cw1clk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled	
<b>DOP Clock gating Enable for Widi 0 clocks</b>	
Access: R/W	
Controls the Enabling of the DOP-level Render (cwclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled	
<b>DOP Clcok gating enable for GUC(p24c) clocks</b>	
Access: R/W	



## MISCCPCTL - Misc Clocking Reset Control Registers

		Controls the Enabling of the DOP-level Render (cpclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled				
2	<b>DOP clock gating Enable for Fix clocks (cfclk)</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (cfclk/cf2xclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled</p>	Access:	R/W		
Access:	R/W					
1	<b>DOP Clock Gating Enable for Render Clocks</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls the Enabling of the DOP-level Render (crclk/cr2xclk) Clock Gating via PM event messages 1 - Clock gating is enabled 0 - Clock gating is disabled</p>	Access:	R/W		
Access:	R/W					
0	<b>L1 Clock Ungate Enabling Control During Reset</b>	<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Control to enable/disable L1 clock gating during soft resets and FLR reset processing '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended) '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always) Register bit defaults to value 1'b1, which is a requirement for gen11+ due to Synchronous reset flops Randomizing this bit will result in X flush not completing during the simulation</p>	Default Value:	1b	Access:	R/W
Default Value:	1b					
Access:	R/W					



## MMIO\_INDEX

MMIO_INDEX - MMIO_INDEX								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Size (in bits):	32							
Address:	00000h							
<p>Contains address and target.            Punit cannot access IO space from message channel.            A 32 bit IO write to this port loads the offset of the MMIO register or offset into the GTT that needs to be accessed.            An IO Read returns the current value of this register. An 8/16 bit IO write to this register is completed but does not update this register.            This mechanism to access internal graphics MMIO registers must not be used to access VGA IO registers which are mapped through the MMIO space. VGA registers must be accessed directly through the dedicated VGA IO ports. This is used by SBIOS. It is not used by graphics driver.            This register is only accessible through the IOSF Primary bus. The base register is defined by IOBAR.</p>								
<table border="1"> <tr> <td colspan="3"><b>_Custom_GTI_CfgLtLock</b></td> </tr> <tr> <td colspan="3">N</td> </tr> </table>			<b>_Custom_GTI_CfgLtLock</b>			N		
<b>_Custom_GTI_CfgLtLock</b>								
N								
DWord	Bit	Description						
0	31:2	<b>Register_offset</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field selects GTT entry or any one of the Dword registers within the MMIO register space of this device.</p>	Default Value:	00000000h	Access:	R/W		
		Default Value:	00000000h					
Access:	R/W							
1:0	<b>Target</b> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>00 = MMIO Registers, 01 = GTT, 1X = Reserved</p>	Default Value:	00b	Access:	R/W			
		Default Value:	00b					
		Access:	R/W					



## Mode Register for GAB

<b>GAB_MODE - Mode Register for GAB</b>		
Register Space:	MMIO: 0/2/0	
Source:	BlitterCS	
Access:	R/W	
Size (in bits):	32	
Address:	220A0h-220A3h	
The GAB_MODE register contains information that controls configurations in the GAB.		
DWord	Bit	Description
0	31:16	<b>Mask</b>
		Access: WO
	Format: Mask	
	15:7	<b>Reserved</b>
		Format: PBC Read/Write
	5:3	<b>BLB Arbitration Priority</b>
		Format: U3
	2:0	<b>BCS Arbitration Priority</b>
Format: U3		



## Mode Register for GAC

<b>GAC_MODE - Mode Register for GAC</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Address:	1C00A0h-1C00A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT0	
Address:	1C40A0h-1C40A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT1	
Address:	1D00A0h-1D00A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT2	
Address:	1D40A0h-1D40A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT3	
Address:	1E00A0h-1E00A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT4	
Address:	1E40A0h-1E40A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT5	
Address:	1F00A0h-1F00A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT6	
Address:	1F40A0h-1F40A3h	
Name:	Mode Register for GAC	
ShortName:	GAC_MODE_VCSUNIT7	
The GAC_MODE register contains information that controls configurations in the GAC.		
DWord	Bit	Description
0	31:16	<b>Mask</b>
		Access: <input type="text"/> WO



## GAC\_MODE - Mode Register for GAC

		Format:	Mask
	15:1	<b>Reserved</b>	
		Access:	R/W
	0	<b>GACunit VCS Fence Performance fix Override</b>	
		Format:	Disable
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
	0	<b>[Default]</b>	Performance fix <b>enabled</b> to block client credits until VCS fence advances.
	1		Performance fix to block credits until VCS fence advances, <b>disabled</b> . Fence will not block input traffic from clients and will advance only after ingress FIFOs are empty (Legacy behavior.)





## Mode Register for GAFS

GAFS_MODE - Mode Register for GAFS			
Register Space:	MMIO: 0/2/0		
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	0212Ch		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	
Unspecified	Unspecified	Unspecified	
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Format:	Mask
	Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.		
	15:13	<b>Reserved</b>	
	Format:	PBC	
12:11	<b>CLR0 clients ROB low priority threshold Control</b>		
	This bit field is used to control the threshold at which CLR0 clients will move to the low priority group in the GAFS ROB arbiter.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	<b>[Default]</b>	Low priority threshold value = 'd12
	01b		Low priority threshold value = 'd24
10b		Low priority threshold value = 'd36	
11b		Low priority threshold value = 'd48	
10	<b>Reserved</b>		
	Format:	PBC	
9	<b>Min Alloc Configuration</b>		
This field can be used to adjust min alloc settings in the read ROB structure in GAFS. This is used in conjunction with bit [2] of this register.			
{Bit[9], Bit[2]} = 2'b00 : Original values			
{Bit[9], Bit[2]} = 2'b01 : Override original values to gain 12 ROB locations for generic use			
{Bit[9], Bit[2]} = 2'b10 : Override original values to gain 22 ROB locations for generic use			
{Bit[9], Bit[2]} = 2'b11 : Original values			



## GAFS\_MODE - Mode Register for GAFS

<b>Programming Notes</b>	
This bit must be programmed to 1 for achieving performance targets.	
8:3	<b>Reserved</b>
Format:	PBC
2	<b>Min Alloc Configuration control0</b> This field can be used to adjust min alloc settings in the read ROB structure in GAFS. This is used in conjunction with bit [9] of this register. {Bit[9], Bit[2]} = 2'b00 : Original values {Bit[9], Bit[2]} = 2'b01 : Override original values to gain 12 ROB locations for generic use {Bit[9], Bit[2]} = 2'b10 :Override original values to gain 22 ROB locations for generic use {Bit[9], Bit[2]} = 2'b11 : Original values
<b>Programming Notes</b>	
This bit must be programmed to 0 for achieving performance targets.	
1:0	<b>Reserved</b>
Format:	PBC



## Mode Register for Software Interface

<b>MI_MODE - Mode Register for Software Interface</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0209Ch-0209Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_RCSUNIT
Address:	1809Ch-1809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_POCSUNIT
Address:	2209Ch-2209Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_BCSUNIT
Address:	1C009Ch-1C009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT0
Address:	1C409Ch-1C409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT1
Address:	1C809Ch-1C809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT0
Address:	1D009Ch-1D009Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT2
Address:	1D409Ch-1D409Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VCSUNIT3
Address:	1D809Ch-1D809Fh
Name:	Mode Register for Software Interface
ShortName:	MI_MODE_VECSUNIT1
Address:	1E009Ch-1E009Fh



## MI\_MODE - Mode Register for Software Interface

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VCSUNIT4

Address: 1E409Ch-1E409Fh

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VCSUNIT5

Address: 1E809Ch-1E809Fh

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VECSUNIT2

Address: 1F009Ch-1F009Fh

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VCSUNIT6

Address: 1F409Ch-1F409Fh

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VCSUNIT7

Address: 1F809Ch-1F809Fh

Name: Mode Register for Software Interface

ShortName: MI\_MODE\_VECSUNIT3

The MI\_MODE register contains information that controls software interface aspects of the Memory Interface function.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description											
0	31:16	<b>Mask</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0</p>	Access:	WO	Format:	Mask							
		Access:	WO										
Format:	Mask												
15		<b>Suspend Flush</b> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Delay <b>[Default]</b></td> <td>HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well</td> </tr> <tr> <td>1h</td> <td>Delay Flush</td> <td>Suspend flush is active</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	No Delay <b>[Default]</b>	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well	1h	Delay Flush	Suspend flush is active
		Format:	U1										
		Value	Name	Description									
		0h	No Delay <b>[Default]</b>	HW will not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well									
1h	Delay Flush	Suspend flush is active											
<b>Programming Notes</b>													



## MI\_MODE - Mode Register for Software Interface

	This should only be written to from the ring using MI_SUSPEND_FLUSH. It is considered undefined if written by software through MMIO	
14	<b>RCS POSH LRCA Disable</b>	
	Source:	RenderCS
	Exists If:	//RCS
	This bit controls the context save of the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA as part of the RCS context image. This primary purpose of this bit is for backward compatibility for the render context image.	
	<b>Value</b>	<b>Name</b> <b>Description</b>
	1	RCS saves the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA in context image as NOOPs.
	0	RCS saves the MI_LOAD_REGISTER_IMM command corresponding to POSH_LRCA as part of the context image.
		<b>[Default]</b>
13	<b>Disable MI_SET_CONTEXT for Execution List</b>	
	Format:	U1
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Allow <b>[Default]</b> Allow MI_SET_CONTEXT in Execlist mode
	1h	Disable      Disable MI_SET_CONTEXT in Execlist Mode
12	<b>Reserved</b>	
	Format:	PBC
11	<b>Invalidate UHPTR enable</b>	
	Source:	RenderCS, VideoCS, VideoCS2, VideoEnhancementCS
	Exists If:	//RCS, VCS, VECS, BCS
	Format:	Enable
	If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR.	
11	<b>Reserved</b>	
	Source:	PositionCS
	Exists If:	//POCS
10	<b>Atomic Read Return for MI_COPY_MEM_MEM</b>	
	Format:	U1
	<b>Value</b>	<b>Name</b> <b>Description</b>
	0h	Disable <b>[Default]</b> Hardware does a regular memory fence write to complete the write to the destination address before moving to the next instruction.
	1h	Enable      Hardware does Atomic Move with Read Return to complete the write to



## MI\_MODE - Mode Register for Software Interface

			the destination address before moving to the next instruction.
9	<b>Rings Idle</b>		
	Format:	U1	
	Read Only Status bit		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Not Idle <b>[Default]</b>	Parser not Idle or Ring Arbiter not Idle.
	1h	Idle	Parser Idle and Ring Arbiter Idle.
	<b>Programming Notes</b>		
	Writes to this bit are not allowed.		
8	<b>Stop Rings</b>		
	Format:	U1	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	<b>[Default]</b>	Normal Operation.
	1h		Parser is turned off and Ring arbitration is turned off.
	<b>Programming Notes</b>		
	Software must set this bit to force the Rings and Command Parser to Idle. Software must read a 1 in the Ring Idle bit after setting this bit to ensure that the hardware is idle.		
	Software must clear this bit for Rings to resume normal operation.		
7:5	<b>Reserved</b>		
	Format:	PBC	
4:2	<b>Reserved</b>		
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
	Format:	PBC	
4:1	<b>Predicate Enable</b>		
	Source:	RenderCS, PositionCS	
	This field gets set when "MI_SET_PREDICATE" command is parsed by render command streamer. Predicate Disable is the default mode of operation.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.
	1h	Predicate on Result2 clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.
	2h	Predicate on Result2 set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.



## MI\_MODE - Mode Register for Software Interface

	3h	Predicate on Result clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is clear.
	4h	Predicate on Result set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT is set.
	5h	Predicate when two or more slices enabled	Following Commands will be NOOPED by RCS only when one slice is enabled, NOOPED when more than one slice is enabled.
	6h	Predicate when one or three slices enabled	Following Commands will be Executed by RCS only when two slices are enabled, NOOPED when one or three slices are enabled.
	7h	Predicate when one or two slices enabled	Following Commands will be Executed by RCS only when all the three slices are enabled, NOOPED when less than three slices are enabled.
	Bh	NOOP in RenderCS	<p>When RenderCS parses MI_SET_PREDICATE command with "Predicate Enable" set to "NOOP in RenderCS", RenderCS NOOP's all the subsequent commands parsed unconditionally until the predication is disabled/modified using MI_SET_PREDICATE command.</p> <p>Other command streamers (non RenderCS) on parsing MI_SET_PREDICATE command with "Predicate Enable" set to "NOOP in RenderCS" don't take any action and is equivalent to parsing MI_NOOP command.</p>
	Ch	NOOP in PositionCS	<p>When PositionCS parses MI_SET_PREDICATE command with "Predicate Enable" set to "NOOP in PositionCS", PositionCS NOOP's all the subsequent commands parsed unconditionally until the predication is disabled/modified using MI_SET_PREDICATE command.</p> <p>Other command streamers (non PositionCS) on parsing MI_SET_PREDICATE command with "Predicate Enable" set to "NOOP in PositionCS" don't take any action and is equivalent to parsing MI_NOOP command.</p>
	8h, 9h, Ah	Reserved	
	Dh, Eh	Reserved	
	Fh	Predicate Always	Following Commands will be NOOPED by RCS unconditionally.
<b>Programming Notes</b>			
SW must use MI_SET_PREDICATE instead of MMIO access.			
1	<b>Reserved</b>		



## MI\_MODE - Mode Register for Software Interface

		Source:	BlitterCS
		Format:	PBC
	1	<b>Reserved</b>	
		Source:	VideoCS, VideoCS2, VideoEnhancementCS
		Format:	PBC
	0	<b>Reserved</b>	
		Source:	CommandStreamer
		Format:	PBC





## MSI Mask Bits

MSI_MASK_0_2_0_PCI - MSI Mask Bits				
Register Space:	PCI: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	000B8h			
This register contains the MSI Mask Bits				
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified
<a href="#">_Custom_SaiPolicy []</a>				
Unspecified				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		Default Value:	0000000000000000000000000000000b	
		Access:	RO	
	Reserved			
0	0	<b>Mask Bit for Vector 0</b>		
		Default Value:	0b	
		Access:	R/W	
For each Mask bit that is set, the function is prohibited from sending the associated message.				



## MSI Pending Bits

MSI_PEND_0_2_0_PCI - MSI Pending Bits						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	000BCh					
This register contains the MSI Pending Bits						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:1	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	00000000000000000000000000000000b	Access:	RO
		Default Value:	00000000000000000000000000000000b			
Access:	RO					
0	<b>Pending Bit for Vector 0</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> For each Pending bit that is set, the function has a pending associated message. If this bit is set when the corresponding vector's Mask bit is cleared, the function will send an MSI and then clear the Pending bit.	Default Value:	0b	Access:	RO Variant	
Default Value:	0b					
Access:	RO Variant					



## Multi Size Aperture Control

MSAC_0_2_0_PCI - Multi Size Aperture Control			
Register Space:	PCI: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	00060h		
Description			
<p>This register contains MSAC register which determines the size of the graphics memory aperture (GMADR) in function 0 and in the trusted space, and affects certain bits of the GMADR register.</p> <p>Bits [20:16] 00000b: 128MB, GMADR[26:4] is hardwired to all 0            Bits [20:16] 00001b: 256MB, GMADR[27:4] overridden to all 0            Bits [20:16] 00010b: illegal (hardware will treat this as 00011b)            Bits [20:16] 00011b: 512MB, GMADR[28:27] overridden to all 0            Bits [20:16] 00100-00110b: illegal (hardware will treat this as 00111b)            Bits [20:16] 00111b: 1024MB, GMADR[29:27] overridden to all 0            Bits [20:16] 01000-01110b: illegal (hardware will treat this as 01111b)            Bits [20:16] 01111b: 2048MB, GMADR[30:27] overridden to all 0            Bits [20:16] 10000-11110b: illegal (hardware will treat this as 11111b)            Bits [20:16] 11111b: 4096MB, GMADR[31:27] overridden to all 0</p>			
<b>_Custom_SaiPolicy []</b>			
Unspecified			
DWord	Bit	Description	
0	31:21	<b>Reserved R/W</b>	
		Default Value:	000h
		Access:	R/W
		Scratch Bits	
	20	<b>Untrusted Aperture Size Bit 4</b>	
		Default Value:	0b
	19	<b>Untrusted Aperture Size Bit 3</b>	
		Default Value:	0b
	18	<b>Untrusted Aperture Size Bit 2</b>	
		Default Value:	0b
	17	<b>Untrusted Aperture Size Bit 1</b>	
		Access:	R/W Key



## MSAC\_0\_2\_0\_PCI - Multi Size Aperture Control

		Default Value:		0b	
		Access:		R/W Key	
	16	<b>Untrusted Aperture Size Bit 0</b>			
		Access:		R/W Key	
		<b>Value</b>	<b>Name</b>		
		1b	[Default]		
	15:0	<b>Reserved</b>			
		Default Value:		0000h	
		Access:		RO	
		Reserved			



## NDE\_RSTWRN\_OPT

NDE_RSTWRN_OPT							
Register Space:	MMIO: 0/2/0						
Source:	BSpec						
Access:	R/W						
Size (in bits):	32						
Address:	46408h-4640Bh						
Name:	North Display Reset Warn Options						
ShortName:	NDE_RSTWRN_OPT						
Power:	PG0						
Reset:	global						
This register is used to control the display behavior on receiving a Reset Warning.							
DWord	Bit	Description					
0	31:7	<b>Reserved</b> Format: <table border="1"><tr><td> </td><td>MBZ</td></tr></table>		MBZ			
		MBZ					
	6	<b>Reserved</b> Format: <table border="1"><tr><td> </td><td>MBZ</td></tr></table>		MBZ			
		MBZ					
	5	<b>Reserved</b>					
	4	<b>RST PCH Handshake En</b> This field enables the handshake with south display when processing the reset. This applies to all types of DE resets. By default it is disabled and the north display will not wait for south display to acknowledge the reset. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <b>Programming Notes</b> This must be set to 1b as part of the display initialization sequence.	Value	Name	0b	Disable	1b
Value	Name						
0b	Disable						
1b	Enable						
3:0	<b>Reserved</b>						



## NOP Identification Register

<b>NOPID - NOP Identification Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Trusted Type:	1
Address:	02094h-02097h
Name:	NOP Identification Register
ShortName:	NOPID_RCSUNIT
Address:	18094h-18097h
Name:	NOP Identification Register
ShortName:	NOPID_POCSUNIT
Address:	22094h-22097h
Name:	NOP Identification Register
ShortName:	NOPID_BCSUNIT
Address:	1C0094h-1C0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT0
Address:	1C4094h-1C4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT1
Address:	1C8094h-1C8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT0
Address:	1D0094h-1D0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT2
Address:	1D4094h-1D4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT3
Address:	1D8094h-1D8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT1
Address:	1E0094h-1E0097h



## NOPID - NOP Identification Register

Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT4
Address:	1E4094h-1E4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT5
Address:	1E8094h-1E8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT2
Address:	1F0094h-1F0097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT6
Address:	1F4094h-1F4097h
Name:	NOP Identification Register
ShortName:	NOPID_VCSUNIT7
Address:	1F8094h-1F8097h
Name:	NOP Identification Register
ShortName:	NOPID_VECSUNIT3

The NOPID register contains the Noop Identification value specified by the last MI\_NOOP instruction that enabled this register to be updated.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	
Unspecified	Unspecified	Unspecified	
DWord	Bit	Description	
0	31:22	<b>Reserved</b>	
		Format:	MBZ
	21:0	<b>Reserved</b>	



## Null Range 0 Base Register

NULL_BASE_0 - Null Range 0 Base Register			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	04050h		
DWord	Bit	Description	
0	31:21	<b>Null Range Base Address</b>	
		Default Value:	00000000000b
		Access:	R/W Lock
		Base address contents of the Null Range that has to be checked against.	
	20:2	<b>Reserved</b>	
		Default Value:	0000000000000000000b
		Access:	RO
	1	<b>Null Range Register Lock</b>	
		Default Value:	0b
		Access:	R/W
		When set, The null range register is locked. Writes have no impact on the register and reads continue to return the contents. Note that enable and lock can be written in the same cycle, as lock taking effect, the accompanying update to the register will take effect as well.	
	0	<b>Null Range Enable</b>	
Default Value:		0b	
Access:		R/W Lock	
When set, The null range register is enabled. Hardware will detect the accesses falling into null range and treat then as invalid access where writes are dropped and reads are returned with all zero's.			





## Null Range 1 Base Register

NULL_BASE_1 - Null Range 1 Base Register		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	04054h	
DWord	Bit	Description
0	31:7	<b>Reserved</b>
		Default Value: 000000000000000000000000b
	Access: RO	
	6:0	<b>Null Range Base Address</b>
		Default Value: 0000000b
		Access: R/W Lock
Base address contents of the Null Range that has to be checked against.		



## Number Of VFs

<b>SRIOV_NUMOFVFS_0_2_0_PCI - Number Of VFs</b>			
Register Space:	PCI: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	00330h		
Number of VFs enabled by the VMM.			
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>		
N	Unspecified		
DWord	Bit	Description	
0	31:24	<b>RESERVED</b>	
		Default Value:	00000000b
		Access:	RO
	Reserved		
	23:16	<b>Function Dependency Link</b>	
		Default Value:	00000000b
		Access:	RO
	Same value as the Physical function number indicating no Dependency		
	15:0	<b>Number of Virtual Functions</b>	
Default Value:		0000000000000000b	
Access:		R/W	
System SW shall set this field to control the number of VFs that are visible. This field must be programmed before setting VF Enable. Changing this field when VF Enable is set will produced undefined behavior as per the SR-IOV specification. HW will ignore the new value programmed.			



## OAG Interrupt Mask Register

OAG_OA_IMR - OAG Interrupt Mask Register				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	0DB14h			
The OAIMR register is used by software to control whether OA generates an interrupt or not.				
DWord	Bit	Description		
0	31:29	<b>Reserved</b>		
		Default Value:	7h	
		Format:	PBC	
	28	<b>Mask Bit</b>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Not Masked	May generate an interrupt
		1h	Masked <b>[Default]</b>	Will not generate an interrupt
	27:0	<b>Reserved</b>		
		Default Value:	FFFFFFh	
		Format:	PBC	



## OA Interrupt Mask Register

OA_IMR - OA Interrupt Mask Register				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	02B20h			
The OAIMR register is used by software to control whether OA generates an interrupt or not.				
DWord	Bit	Description		
0	31:29	<b>Reserved</b>		
		Default Value:	7h	
		Format:	PBC	
	28	<b>Mask Bit</b>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	Not Masked	May generate an interrupt
		1h	Masked <b>[Default]</b>	Will not generate an interrupt
	27:0	<b>Reserved</b>		
		Default Value:	FFFFFFh	
		Format:	PBC	



## Observation Architecture Buffer

<b>OABUFFER - Observation Architecture Buffer</b>																												
Register Space:	MMIO: 0/2/0																											
Source:	BSpec																											
Size (in bits):	32																											
Address:	02B14h																											
Access:	R/W																											
This register is used to program the OA unit.																												
<b>Programming Notes</b>																												
This MMIO must be set before the OATAILPTR register and set after the OAHEADPTR register. This is to enable proper functionality of the overflow bit.																												
DWord	Bit	Description																										
0	31:6	<b>Report Buffer Offset</b> This field specifies 64B aligned GFX MEM address where the chap counter values are reported.																										
	5:3	<b>Inter Trigger Report Buffer Size</b> This field indicates the size of report buffer for time/event-based report trigger mechanisms. This field is programmed in terms of multiple of 128KB. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>128 KB <b>[Default]</b></td> <td>All context considered</td> </tr> <tr> <td>1h</td> <td>256 KB</td> <td></td> </tr> <tr> <td>2h</td> <td>512 KB</td> <td></td> </tr> <tr> <td>3h</td> <td>1 MB</td> <td></td> </tr> <tr> <td>4h</td> <td>2 MB</td> <td></td> </tr> <tr> <td>5h</td> <td>4 MB</td> <td></td> </tr> <tr> <td>6h</td> <td>8 MB</td> <td></td> </tr> <tr> <td>7h</td> <td>16 MB</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	128 KB <b>[Default]</b>	All context considered	1h	256 KB		2h	512 KB		3h	1 MB		4h	2 MB		5h	4 MB		6h	8 MB		7h	16 MB
Value	Name	Description																										
0h	128 KB <b>[Default]</b>	All context considered																										
1h	256 KB																											
2h	512 KB																											
3h	1 MB																											
4h	2 MB																											
5h	4 MB																											
6h	8 MB																											
7h	16 MB																											
2	<b>OA Report Trigger Select</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 35%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Level Report trigger</td> </tr> <tr> <td>1</td> <td></td> <td>Edge Report trigger</td> </tr> </tbody> </table>		Value	Name	Description	0		Level Report trigger	1		Edge Report trigger																	
	Value	Name	Description																									
	0		Level Report trigger																									
1		Edge Report trigger																										
1	<b>Disable Overrun Mode</b> Format: <input type="checkbox"/> Enable <p>This field defines the mode of reporting for internal trigger/timer based reporting. When this bit is set, overrun does not lose reports but stops reporting. Based on the head and tail pointer, when HW detects room for the report, it would resume reporting to the buffer. This mode would not set the over-run bit in the register. When this mode bit is reset, buffer overrun can happen and lose the reports while setting the buffer over-run bit.</p>																											



## OABUFFER - Observation Architecture Buffer

		Value	Name	Description
		0h	Disable <b>[Default]</b>	Counter gets written out on regular intervals, defined by the Timer Period
		1h	Enable	Counter does not get written out on regular interval
	0	<b>Memory Select PPGTT/GGTT Access</b>		
		Value	Name	
		0h	PPGTT	
		1h	GGTT <b>[Default]</b>	
		Programming Notes		
		When each context has its own Per Process GTT, this field should be always set to GGTT. Since all known drivers use PPGTT today, OABUFFER using PPGTT memory is a deprecated configuration.		



## Observation Architecture Control

OACONTROL - Observation Architecture Control			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	02B00h		
Name:	Observation Architecture Control		
ShortName:	OACONTROL		
This register controls global OA functionality, report format, interrupt steering and context filtering.			
DWord	Bit	Description	
0	31:6	<b>Reserved</b> Format: PBC	
	5	<b>Reserved</b>	
	4:2	<b>Counter Select</b> This field selects which performance counter report format to use, please refer to Performance Counter Report Formats section for more details on the structure of the format.	
	1	<b>Specific Context Enable</b> Format: Enable  <b>Description</b> Enables counters to work on a context specific workload. The context is given by bits 31:12. OA unit level clock gating must be ENABLED when using specific ContextID feature. When "Specific Context Enable" bit is set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts. When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all contexts.	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Disable <b>[Default]</b>	All contexts are considered
	1h	Enable	Only the contexts with the Select Context ID field in OACTXID are considered



## OACONTROL - Observation Architecture Control

	0	<b>Performance Counter Enable</b>	
		Format:	Enable
		Global performance counter enable. If clear, no counting will occur. MI_REPORT_PERF_COUNT is undefined when clear.	
		<b>Programming Notes</b>	
		When this bit is set, OABUFFER, OAHEADPTR and OATAILPTR must be programmed correctly to ensure report triggers due to Context Switch and GO transition happen correctly.	





## Observation Architecture Control Context ID

OACTXID - Observation Architecture Control Context ID		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	32	
Address:	02364h	
Name:	Observation Architecture Control Context ID	
ShortName:	OACTXID	
This register has the context details when Specific context Enable is set. This register is implemented in render command streamer and render context save/restored. This register should be initialized by SW appropriately on the very first submission of a context when OA is enabled.		
DWord	Bit	Description
0	31:0	<b>Select Context ID</b> Specifies the context ID of the one context that affects the performance counters when "Specific Context Enable" bit is set. All other contexts are ignored. <b>Ring Buffer Mode of Scheduling:</b> Bits[31:12] represent the CCID and bits [11:0] must be zero. <b>Execlist mode of scheduling:</b> Bits[31:0] represent the context id.



## Observation Architecture Control per Context

OACTXCONTROL - Observation Architecture Control per Context				
Register Space:	MMIO: 0/2/0			
Source:	RenderCS			
Access:	R/W			
Size (in bits):	32			
Address:	02360h			
Name:	Observation Architecture Control per Context			
ShortName:	OACTXCONTROL			
This register is implemented in render command streamer and render context save/restored. This register should be initialized by SW appropriately on the very first submission of a context when OA is enabled.				
<table border="1"> <tr> <td><a href="#">_Custom_GTIAccessProtection</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTIAccessProtection</a>	Unspecified
<a href="#">_Custom_GTIAccessProtection</a>				
Unspecified				
DWord	Bit	Description		
0	31	<b>Reserved</b> Format: <table border="1"><tr><td></td><td>PBC</td></tr></table>		PBC
		PBC		
	30:8	<b>Reserved</b> Format: <table border="1"><tr><td></td><td>PBC</td></tr></table>		PBC
		PBC		
7:2	<b>Timer Period</b> Specifies the period of the timer strobe as a function of the minimum TIME_STAMP resolution. The period is determined by selecting a specified bit from the TIME_STAMP register as follows: $\text{StrobePeriod} = \text{MinimumTimeStampPeriod} * 2^{(\text{TimerPeriod} + 1)}$ The exponent is defined by this field.  <b>Note:</b> The TIME_STAMP is not reset at start time so the phase of the strobe is not synchronized with the enable of the OA unit. This could result in approximately a full StrobePeriod elapsing prior to the first trigger. Usage for this mechanism should be time based periodic triggering, typically.			
1	<b>Timer Enable</b> <table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</td> </tr> <tr> <td>When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all</td> </tr> </tbody> </table>	Description	This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.	When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all
Description				
This field enables the timer logic to output a periodic strobe, as defined by the Timer Period. When disabled the timer output is not asserted. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.				
When "Specific Context Enable" bit is set to '1' in OACONTROL register, Timer based report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit is set to '0' in OACONTROL register, Timer based report trigger function gets enabled for all				



## OACTXCONTROL - Observation Architecture Control per Context

	contexts.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Disable <b>[Default]</b>	Counter does not get written out on regular interval
	1h	Enable	Counter gets written out on regular intervals, defined by the Timer Period
0	<b>Counter Stop-Resume Mechanism</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h		resume counting for all counters



## Observation Architecture Head Pointer

<b>OAHEADPTR - Observation Architecture Head Pointer</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Address:	02B0Ch					
This register allows SW to program head pointer.						
DWord	Bit	Description				
0	31:6	<p><b>Head Pointer</b> Virtual address of the internal trigger based buffer that is updated by software after consuming reports from the report buffer. This pointer must be updated by SW only when using time or event-based report triggering.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.</td> </tr> </tbody> </table>	Programming Notes		SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.	
	Programming Notes					
SW must ensure that Head Pointer and the Tail Pointer match before enabling internally triggered performance counter reporting.						
5:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>PBC</td> </tr> </table>		Format:	PBC		
Format:	PBC					



## Observation Architecture Report Trigger 2

<b>OAREPORTTRIG2 - Observation Architecture Report Trigger 2</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	02744h			
<b>Description</b>				
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 0. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p> <p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. SNB report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>				
DWord	Bit	Description		
0	31	<b>Report Trigger Enable</b>		
		Format: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td>Enable</td></tr></table>		Enable
		Enable		
	<b>Description</b>			
<p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p> <p>When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.</p>				
30:24		<b>Reserved</b>		
		Format: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td>PBC</td></tr></table>		PBC
	PBC			
23		<b>Threshold Enable</b>		
		Format: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td>Enable</td></tr></table>		Enable
	Enable			
		Enable the threshold compare logic within the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).		
22		<b>Invert D Enable 0</b>		



## OAREPORTTRIG2 - Observation Architecture Report Trigger 2

		Format:	Enable
		Invert the specified signal at the D stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
21	<b>Invert C Enable 1</b>		
		Format:	Enable
		Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
20	<b>Invert C Enable 0</b>		
		Format:	Enable
		Invert the specified signal at the C stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
19	<b>Invert B Enable 3</b>		
		Format:	Enable
		Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
18	<b>Invert B Enable 2</b>		
		Format:	Enable
		Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
17	<b>Invert B Enable 1</b>		
		Format:	Enable
		Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
16	<b>Invert B Enable 0</b>		
		Format:	Enable
		Invert the specified signal at the B stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
15	<b>Invert A Enable 15</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
14	<b>Invert A Enable 14</b>		



## OAREPORTTRIG2 - Observation Architecture Report Trigger 2

		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
13	<b>Invert A Enable 13</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
12	<b>Invert A Enable 12</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
11	<b>Invert A Enable 11</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
10	<b>Invert A Enable 10</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
9	<b>Invert A Enable 9</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
8	<b>Invert A Enable 8</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
7	<b>Invert A Enable 7</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
6	<b>Invert A Enable 6</b>		



## OAREPORTTRIG2 - Observation Architecture Report Trigger 2

		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
5	<b>Invert A Enable 5</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
4	<b>Invert A Enable 4</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
3	<b>Invert A Enable 3</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
2	<b>Invert A Enable 2</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
1	<b>Invert A Enable 1</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	
0	<b>Invert A Enable 0</b>		
		Format:	Enable
		Invert the specified signal at the A stage of the Boolean/threshold report trigger 0 logic (see block diagram in the Performance Counter Reporting section).	





## Observation Architecture Report Trigger 6

<b>OAREPORTTRIG6 - Observation Architecture Report Trigger 6</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	02754h	
<b>Description</b>		
<p>This register controls some of the Boolean logic defining Boolean/threshold report trigger 1. Note that Boolean report triggers 0 and 1 are logically OR'd together without buffering, this implies that only one performance counter report will be generated for clocks where both Boolean report triggers evaluate true. The bit definitions in this register refer to the stages in the report trigger block diagram in the Performance Counter Reporting section.</p>		
<p>Report triggers generated from OAREPORTTRIG 1-4 and OAREPORTTRIG 5-8 are ORed to form a new report trigger. SNB report trigger behavior can be derived by programming these two sets of OA REPORT registers with the same value. Users should be aware that while programming Timer based and Threshold Counter based triggers simultaneously for internal reporting, they should be programmed such way that they are not consecutively triggered. If programmed simultaneously, RTL pulse detection logic will have problem when these triggers occur in consecutive clock cycles.</p>		
DWord	Bit	Description
0	31	<b>Report Trigger Enable</b>
		<b>Description</b>
	<p>Enable Boolean/threshold report trigger 0. Users should be aware that the timer-based report logic and the Boolean report trigger logic are logically OR'd together with no buffering of report triggers. This implies that only one performance counter report will be generated for clocks where both the timer-based report logic and the Boolean report trigger logic trigger a performance counter report.</p>	
	<p>When "Specific Context Enable" bit set to '1' in OACONTROL register, Boolean/Threshold report trigger function gets enabled only for the selected context. When "Specific Context Enable" bit set to '0' in OACONTROL register, Boolean/Threshold report trigger function gets enabled for all contexts.</p>	
30:24	<b>Reserved</b>	Format: <span style="float: right;">PBC</span>
23	<b>Threshold Enable</b>	Enable the threshold compare logic within the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
22	<b>Invert D Enable 0</b>	Invert the specified signal at the D stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).



## OAREPORTTRIG6 - Observation Architecture Report Trigger 6

21	<b>Invert C Enable 1</b> Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
20	<b>Invert C Enable 0</b> Invert the specified signal at the C stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
19	<b>Invert B Enable 3</b> Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
18	<b>Invert B Enable 2</b> Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
17	<b>Invert B Enable 1</b> Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
16	<b>Invert B Enable 0</b> Invert the specified signal at the B stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
15	<b>Invert A Enable 15</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
14	<b>Invert A Enable 14</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
13	<b>Invert A Enable 13</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
12	<b>Invert A Enable 12</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
11	<b>Invert A Enable 11</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
10	<b>Invert A Enable 10</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
9	<b>Invert A Enable 9</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
8	<b>Invert A Enable 8</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).



## OAREPORTTRIG6 - Observation Architecture Report Trigger 6

7	<b>Invert A Enable 7</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
6	<b>Invert A Enable 6</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
5	<b>Invert A Enable 5</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
4	<b>Invert A Enable 4</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
3	<b>Invert A Enable 3</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
2	<b>Invert A Enable 2</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
1	<b>Invert A Enable 1</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).
0	<b>Invert A Enable 0</b> Invert the specified signal at the A stage of the Boolean/threshold report trigger 1 logic (see block diagram in the Performance Counter Reporting section).



## Observation Architecture Report Trigger Counter

<b>OARPTTRIG_COUNTER - Observation Architecture Report Trigger Counter</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	02B1Ch	
This register provides status of report trigger threshold count 1 and 2. This register is for HW internal purpose and power context save/restored. This register must not be programmed by SW.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>Report Trig Threshold Count 1 Status</b> <div style="border: 1px solid black; background-color: #e6f2ff; padding: 2px; text-align: center;"><b>Programming Notes</b></div> This field is for HW internal use to context save/restore rpt trigger threshold count 1. It always indicates current value of HW's internal report trigger count. SW should not program these bits.
	15:0	<b>Report Trig Threshold count 2 status</b> <div style="border: 1px solid black; background-color: #e6f2ff; padding: 2px; text-align: center;"><b>Programming Notes</b></div> This field is for HW internal use to context save/restore rpt trigger threshold count 2. It always indicates current value of HW's internal report trigger count. SW should not program these bits.



## Observation Architecture Start Trigger 5

<b>OASTARTTRIG5 - Observation Architecture Start Trigger 5</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	02720h	
<p>This register provides the threshold value optionally used to define the start trigger for B7-B4 counters. Note that the value in this register must match the value in OASTARTTRIG1 to have B7-B0 start at the same time (analogous to SNB/IVB behavior). The bit definition in this register refers to the stages in the start trigger block diagram in the Performance Counter Reporting section.</p>		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:16	<b>Reserved</b> Format: PBC
	15:0	<b>Threshold Value</b> Format: U16  <b>Programming Notes</b> Threshold value for the compare logic within the start trigger logic for B7-B4 counters.



## Observation Architecture Start Trigger Counter

<b>OASTARTTRIG_COUNTER - Observation Architecture Start Trigger Counter</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Address:	02B18h					
This register provides status of start trigger threshold count 1 and 2. This register is for HW internal purpose.						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:16	<b>Start Trig Threshold Count 1 Status</b> <table border="1"> <thead> <tr> <th colspan="2"><b>Programming Notes</b></th> </tr> </thead> <tbody> <tr> <td colspan="2">This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.</td> </tr> </tbody> </table>	<b>Programming Notes</b>		This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.	
	<b>Programming Notes</b>					
This field is for HW internal use to context save/restore start trigger threshold count 1. It always indicates current value of HW's internal start trigger count. SW should not program these bits.						
15:0	<b>Start Trig Threshold count 2 status</b> <table border="1"> <thead> <tr> <th colspan="2"><b>Programming Notes</b></th> </tr> </thead> <tbody> <tr> <td colspan="2">: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.</td> </tr> </tbody> </table>	<b>Programming Notes</b>		: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.		
<b>Programming Notes</b>						
: This field is for HW internal use to context save/restore start trigger threshold count 2. It always indicates current value of HW's internal start trigger count. SW should not program these bits.						



## Observation Architecture Status Register

OASTATUS - Observation Architecture Status Register			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	02B08h		
This register provides status of report buffer and overflow conditions as well as status of some flags which hardware needs for internal purpose. Software should not program these status bits.			
DWord	Bit	Description	
0	31:22	<b>Reserved</b>	
		Default Value:	0
		Format:	PBC
	21	<b>Start Trigger Flag 1</b>	
		<b>Value</b>	<b>Name</b>
		0	[Default]
		1	
		<b>Programming Notes</b>	
		This bit is for HW internal use to context save /restore Start Trigger 1 occurrence On RC6 entry. Software should not program this bit.	
	20	<b>Start Trigger Flag 2</b>	
<b>Value</b>		<b>Name</b>	
0		[Default]	
1			
<b>Programming Notes</b>			
This bit is for HW internal use to context save /restore Start Trigger 2 occurrence On RC6 entry. Software should not program this bit.			
19	<b>Report Trigger Flag 1</b>		
	<b>Value</b>	<b>Name</b>	
	0	[Default]	
	1		
	<b>Programming Notes</b>		



## OASTATUS - Observation Architecture Status Register

	This bit is for HW internal use to context save /restore Report Trigger 1 occurrence On RC6 entry. Software should not program this bit.	
18	<b>Report Trigger Flag 2</b>	
	<b>Value</b>	<b>Name</b>
	0	[Default]
	1	
	<b>Programming Notes</b>	
This bit is for HW internal use to context save /restore Report Trigger 2 occurrence On RC6 entry. Software should not program this bit.		
17	<b>Tail Pointer Wrap Flag</b>	
	Format:	U1
	<b>Value</b>	<b>Name</b>
	0	
	1	[Default]
<b>Programming Notes</b>		
This bit is for HW internal use to context save /restore Tail Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Tail Pointer Wrap Mask bit is set.		
16	<b>Head Pointer Wrap Flag</b>	
	Format:	U1
	<b>Value</b>	<b>Name</b>
	0	
	1	[Default]
<b>Programming Notes</b>		
This bit is for HW internal use to context save /restore Head Pointer Wrap Flag. SW should not program this bit. This bit gets programmed only when Head Pointer Wrap Mask bit is set.		
15:6	<b>Reserved</b>	
	Default Value:	0
	Format:	PBC
5	<b>Reserved</b>	
	Default Value:	0
	Format:	PBC
4	<b>Accumulator Overflow</b>	
	This field indicates that the one or more event accumulator inside the slice-OAunit has	





## OASTATUS - Observation Architecture Status Register

	<p>overflowed. Once set, this bit will remain set, until SW resets it by either soft reset or writing a 0 to it.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>No overflow has occurred.</td> </tr> <tr> <td>1</td> <td></td> <td>Overflow has occurred.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	No overflow has occurred.	1		Overflow has occurred.
Value	Name	Description								
0	[Default]	No overflow has occurred.								
1		Overflow has occurred.								
3	<p><b>Overrun Status</b> This field indicates the status of overrun. This bit is read only and writing to this bit will have no effect. This bit will reflect the status of overrun irrespective of Overrun Mode enabled or disabled.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>	Value	Name	0	[Default]	1				
Value	Name									
0	[Default]									
1										
2	<p><b>Counter Overflow</b> This bit is set if any of the counters overflows. This bit can be reset by SW by either soft reset or writing a 1 to it.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>	Value	Name	0	[Default]	1				
Value	Name									
0	[Default]									
1										
1	<p><b>Buffer Overflow</b> This bit is set when the Tail-pointer - Head pointer &gt; max internal trigger buffer size</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table>	Value	Name	0h	[Default]	1				
Value	Name									
0h	[Default]									
1										
0	<p><b>Report Lost Error</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit is set if the Report Trigger due to "Internal Report Trigger-1", "Internal Report Trigger-2" or "Timer Triggered" to write out the counter values is dropped, while there is an ongoing report in progress. The report request is ignored and the counter continue to count.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> </tr> <tr> <td>1</td> <td></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This bit can be reset by SW by either soft reset or writing a 1 to it.</p>	Format:	Enable	Value	Name	0	[Default]	1		
Format:	Enable									
Value	Name									
0	[Default]									
1										



## Observation Architecture Tail Pointer

<b>OATAILPTR - Observation Architecture Tail Pointer</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Address:	02B10h					
This register allows software to program tail pointer and also indicates current tail pointer value.						
DWord	Bit	Description				
0	31:6	<p><b>Tail Pointer</b> Virtual address of the internal trigger based buffer that is updated for every 64B cacheline write to memory when reporting via internal report trigger. This pointer will not be updated for MI_REPORT_PERF_COUNT command based writes.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #e6f2ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2">Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.</td> </tr> </tbody> </table>	Programming Notes		Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.	
	Programming Notes					
Before enabling internally triggered performance counter reporting, SW must ensure that this address matches the Report Buffer Offset programmed in OABUFFER register (i.e. tail pointer must start at the beginning of the report buffer). SW must ensure that Tail pointer and the Head Pointer match before enabling internally triggered performance counter reporting.						
5:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">PBC</td> </tr> </table>		Format:	PBC		
Format:	PBC					



## OUTPUT\_CSC\_COEFF

OUTPUT_CSC_COEFF			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	Double Buffered		
Size (in bits):	192		
Double Buffer	Start of vertical blank after armed		
Update Point:	Double Buffer Armed Write to CSC_MODE		
By:			
Address:	49050h-49067h		
Name:	Pipe Output CSC Coefficients		
ShortName:	OUTPUT_CSC_COEFF_A		
Power:	PG1		
Reset:	soft		
Address:	49150h-49167h		
Name:	Pipe Output CSC Coefficients		
ShortName:	OUTPUT_CSC_COEFF_B		
Power:	PG2		
Reset:	soft		
Address:	49250h-49267h		
Name:	Pipe Output CSC Coefficients		
ShortName:	OUTPUT_CSC_COEFF_C		
Power:	PG2		
Reset:	soft		
Address:	49350h-49367h		
Name:	Pipe Output CSC Coefficients		
ShortName:	OUTPUT_CSC_COEFF_D		
Power:	PG2		
Reset:	soft		
<u>_Custom_Display_DoubleBufferUpdatePoint</u>		<u>_Custom_Display_DoubleBufferArmedBy</u>	
Start of vertical blank after armed		Write to CSC_MODE	
DWord	Bit	Description	
0	31:16	<b>RY</b>	
		Format:	<b>CSC COEFFICIENT FORMAT</b>



OUTPUT_CSC_COEFF		
	15:0	<b>GY</b>
		Format: CSC COEFFICIENT FORMAT
1	31:16	<b>BY</b>
		Format: CSC COEFFICIENT FORMAT
	15:0	<b>Reserved</b>
		Format: MBZ
2	31:16	<b>RU</b>
		Format: CSC COEFFICIENT FORMAT
	15:0	<b>GU</b>
		Format: CSC COEFFICIENT FORMAT
3	31:16	<b>BU</b>
		Format: CSC COEFFICIENT FORMAT
	15:0	<b>Reserved</b>
		Format: MBZ
4	31:16	<b>RV</b>
		Format: CSC COEFFICIENT FORMAT
	15:0	<b>GV</b>
		Format: CSC COEFFICIENT FORMAT
5	31:16	<b>BV</b>
		Format: CSC COEFFICIENT FORMAT
	15:0	<b>Reserved</b>
		Format: MBZ



## OUTPUT\_CSC\_POSTOFF

OUTPUT_CSC_POSTOFF		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	Double Buffered	
Size (in bits):	96	
Double Buffer	Start of vertical blank after armed	
Update Point:	Double Buffer Armed Write to CSC_MODE	
By:		
Address:	49074h-4907Fh	
Name:	Pipe Output CSC Post-Offsets	
ShortName:	OUTPUT_CSC_POSTOFF_A	
Power:	PG1	
Reset:	soft	
Address:	49174h-4917Fh	
Name:	Pipe Output CSC Post-Offsets	
ShortName:	OUTPUT_CSC_POSTOFF_B	
Power:	PG2	
Reset:	soft	
Address:	49274h-4927Fh	
Name:	Pipe Output CSC Post-Offsets	
ShortName:	OUTPUT_CSC_POSTOFF_C	
Power:	PG2	
Reset:	soft	
Address:	49374h-4937Fh	
Name:	Pipe Output CSC Post-Offsets	
ShortName:	OUTPUT_CSC_POSTOFF_D	
Power:	PG2	
Reset:	soft	
The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe output color space conversion (CSC).		
<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>		<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed		Write to CSC_MODE
DWord	Bit	Description
0	31:13	Reserved



## OUTPUT\_CSC\_POSTOFF

OUTPUT_CSC_POSTOFF		
		Format: MBZ
	12:0	<b>PostCSC High Offset</b> This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	<b>Reserved</b> Format: MBZ
	12:0	<b>PostCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
2	31:13	<b>Reserved</b> Format: MBZ
	12:0	<b>PostCSC Low Offset</b> This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).



## OUTPUT\_CSC\_PREOFF

<b>OUTPUT_CSC_PREOFF</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	Double Buffered	
Size (in bits):	96	
Double Buffer	Start of vertical blank after armed	
Update Point:	Double Buffer Armed Write to CSC_MODE	
By:		
Address:	49068h-49073h	
Name:	Pipe Output CSC Pre-Offsets	
ShortName:	OUTPUT_CSC_PREOFF_A	
Power:	PG1	
Reset:	soft	
Address:	49168h-49173h	
Name:	Pipe Output CSC Pre-Offsets	
ShortName:	OUTPUT_CSC_PREOFF_B	
Power:	PG2	
Reset:	soft	
Address:	49268h-49273h	
Name:	Pipe Output CSC Pre-Offsets	
ShortName:	OUTPUT_CSC_PREOFF_C	
Power:	PG2	
Reset:	soft	
Address:	49368h-49373h	
Name:	Pipe Output CSC Pre-Offsets	
ShortName:	OUTPUT_CSC_PREOFF_D	
Power:	PG2	
Reset:	soft	
The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe output color space conversion (CSC).		
<u>_Custom_Display_DoubleBufferUpdatePoint</u>		<u>_Custom_Display_DoubleBufferArmedBy</u>
Start of vertical blank after armed		Write to CSC_MODE
DWord	Bit	Description
0	31:13	<b>Reserved</b>



## OUTPUT\_CSC\_PREOFF

		Format:	MBZ
	12:0	<b>PreCSC High Offset</b> This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).	
1	31:13	<b>Reserved</b> Format:	MBZ
	12:0	<b>PreCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).	
2	31:13	<b>Reserved</b> Format:	MBZ
	12:0	<b>PreCSC Low Offset</b> This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).	





## Outstanding Page Request Allocation

OPRA_0_2_0_PCI - Outstanding Page Request Allocation		
Register Space:	PCI: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	0030Ch	
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	31:0	<b>Outstanding Page Request Allocation</b>
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		This register contains the number of outstanding page request messages the associated Page Request Interface is allowed to issue.



## Outstanding Page Request Capacity

OPRC_0_2_0_PCI - Outstanding Page Request Capacity						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	00308h					
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	31:0	<p><b>Outstanding Page Request Capacity</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000001000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This register contains the number of outstanding page request messages the associated Page Request Interface physically supports. This is the upper limit on the number of pages that can be usefully allocated to the Page Request Interface. Hardwired to 32,768 requests.</p>	Default Value:	00000000000000001000000000000000b	Access:	RO
Default Value:	00000000000000001000000000000000b					
Access:	RO					



## PAGE\_FAULT\_MODE

PAGE_FAULT_MODE - PAGE_FAULT_MODE				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	0E454h			
Name:	PAGE_FAULT_MODE			
ShortName:	PAGE_FAULT_MODE			
This register is written as part of Context Submission to TDL. The data written is the lower 32 bits of the Context Descriptor Format structure.				
DWord	Bit	Description		
0	31:8	<b>Reserved</b>		
		Default Value:	000000000000000b	
		Access:	RO	
	7:6	<b>FAULT_MODE</b>		
		Access:	WO	
		<b>Fault Model:</b> Applicable only in advanced context		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00b	Fault and Hang <b>[Default]</b>	In Legacy Context mode, this is the only valid encoding.
		01b	Fault and Halt	Restriction : Only valid in Advanced Context mode.
		010b	Fault and Stream	Restriction : Only valid in Advanced Context mode.
Others	Reserved			
5:0	<b>Reserved</b>			



## Page Directory Pointer Descriptor - PDP0/PML4/PASID

<b>PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	64
Address:	02270h-02277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_RCSUNIT
Address:	18270h-18277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_POCSUNIT
Address:	22270h-22277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_BCSUNIT
Address:	1C0270h-1C0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT0
Address:	1C4270h-1C4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT1
Address:	1C8270h-1C8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT0
Address:	1D0270h-1D0277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT2
Address:	1D4270h-1D4277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VCSUNIT3
Address:	1D8270h-1D8277h
Name:	Page Directory Pointer Descriptor - PDP0/PML4/PASID
ShortName:	PDP0_VECSUNIT1
Address:	1E0270h-1E0277h



## PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VCSUNIT4

Address: 1E4270h-1E4277h

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VCSUNIT5

Address: 1E8270h-1E8277h

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VECSUNIT2

Address: 1F0270h-1F0277h

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VCSUNIT6

Address: 1F4270h-1F4277h

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VCSUNIT7

Address: 1F8270h-1F8277h

Name: Page Directory Pointer Descriptor - PDP0/PML4/PASID

ShortName: PDP0\_VECSUNIT3

**PDP0/PML4/PASID:** This register can contain three values which depend on the element descriptor definition.

**PASID[19:0]:** Populated in the first 20bits of the register and selected when Advanced Context flag is set in the element descriptor in execlist mode of submission. This is not valid in ring buffer mode of scheduling.

**PML4[38:12]:** Pointer to base address of PML4 and selected when Legacy Context flag is set and 64b address support is selected. **PDP0[38:12]:** Pointer to one of the four page directory pointer (lowest) and defines the first 0-1GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported. *Note: This is a guest physical address.*

### Programming Notes

*Execlist Based Scheduling:* SW should update PDP0/12/3 registers in context image with proper values before submitting the context to HW in execlist mode of scheduling. HW restores these registers as part of context restore to set the PPGTT access accordingly. PPGTT is always enabled in advanced context mode of execlist based scheduling and can be disabled only in legacy context mode. Privilege Access Bit in Element Descriptor controls the PPGTT enabling in legacy context mode.

*Ring Buffer Based Scheduling:* A write via MMIO to PDP0\_DESCRIPTOR (lower Dword) triggers the Page Directory Restore in HW when PPGTT is enabled. SW should ensure PDP1/2/3 registers are programmed appropriately prior to programming PDP0. PDP0\_DESCRIPTOR lower dword should be programmed at the end. Per-Process GTT Enable Bit in GFX\_MODE register controls the PPGTT enabling and disabling. Programming Per-Process GTT Enable Bit in GFX\_MODE register doesn't enable/disable the PPGTT translation of memory access immediately; the change comes in to affect only when the Page Directory registers are programmed. Programming Per-Process GTT Enable Bit in GFX\_MODE register bit must be followed by programming Page Directory Registers in order to enable or disable the PPGTT translation of memory access. PDP\*\_DESCRIPTOR registers must always be programmed through MI\_LOAD\_REGISTER\_IMMEDIATE command in ring buffer with



## PDP0 - Page Directory Pointer Descriptor - PDP0/PML4/PASID

PDP0\_DESCRIPTOR lower dword written at the end. PDP0/12/3 registers are context save restored. PDP descriptors are context save restored per render context in RCS and must be programmed following MI\_SET\_CONTEXT command, in case of PDP descriptors programmed without context set (MI\_SET\_CONTEXT) will get lost on C6 entry/exit. PDP descriptors are context save restored in VCS, BCS and VECS engines and must be programmed following setup of CCID register, in case of PDP descriptors programmed without CCID set will get lost on C6 entry/exit. PDP descriptor registers should be programmed after ensuring the pipe is completely flushed and TLB's invalidated.

<b><u>_Custom_GTIReset</u></b>	<b><u>_Custom_GTIAccessProtection</u></b>	<b><u>_Custom_GTIStorage</u></b>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	63	<p><b>PD Load Busy</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <p>This read-only field gets set when PDP0 is written to indicating Page Directory Restore activity is in progress and will get reset once the activity is completed.</p>	Access:	RO
Access:	RO			
	62:0	<b>PDP0 Descriptor</b>		



## Page Directory Pointer Descriptor - PDP1

<b>PDP1 - Page Directory Pointer Descriptor - PDP1</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	64
Address:	02278h-0227Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_RCSUNIT
Address:	18278h-1827Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_POCSUNIT
Address:	22278h-2227Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_BCSUNIT
Address:	1C0278h-1C027Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT0
Address:	1C4278h-1C427Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT1
Address:	1C8278h-1C827Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VECSUNIT0
Address:	1D0278h-1D027Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT2
Address:	1D4278h-1D427Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VCSUNIT3
Address:	1D8278h-1D827Fh
Name:	Page Directory Pointer Descriptor - PDP1
ShortName:	PDP1_VECSUNIT1
Address:	1E0278h-1E027Fh



## PDP1 - Page Directory Pointer Descriptor - PDP1

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VCSUNIT4

Address: 1E4278h-1E427Fh

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VCSUNIT5

Address: 1E8278h-1E827Fh

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VECSUNIT2

Address: 1F0278h-1F027Fh

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VCSUNIT6

Address: 1F4278h-1F427Fh

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VCSUNIT7

Address: 1F8278h-1F827Fh

Name: Page Directory Pointer Descriptor - PDP1

ShortName: PDP1\_VECSUNIT3

**PDP1[38:12]:** Pointer to one of the four page directory pointer (lowest+1) and defines the first 1-2GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported.

*Note: This is a guest physical address.*

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0	63:0	<b>PDP1 Descriptor</b>





## Page Directory Pointer Descriptor - PDP2

<b>PDP2 - Page Directory Pointer Descriptor - PDP2</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	64
Address:	02280h-02287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_RCSUNIT
Address:	18280h-18287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_POCSUNIT
Address:	22280h-22287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_BCSUNIT
Address:	1C0280h-1C0287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT0
Address:	1C4280h-1C4287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT1
Address:	1C8280h-1C8287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VECSUNIT0
Address:	1D0280h-1D0287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT2
Address:	1D4280h-1D4287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VCSUNIT3
Address:	1D8280h-1D8287h
Name:	Page Directory Pointer Descriptor - PDP2
ShortName:	PDP2_VECSUNIT1
Address:	1E0280h-1E0287h



## PDP2 - Page Directory Pointer Descriptor - PDP2

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VCSUNIT4

Address: 1E4280h-1E4287h

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VCSUNIT5

Address: 1E8280h-1E8287h

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VECSUNIT2

Address: 1F0280h-1F0287h

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VCSUNIT6

Address: 1F4280h-1F4287h

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VCSUNIT7

Address: 1F8280h-1F8287h

Name: Page Directory Pointer Descriptor - PDP2

ShortName: PDP2\_VECSUNIT3

**PDP2[38:12]:** Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported.

*Note: This is a guest physical address.*

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0	63:0	<b>PDP2 Descriptor</b>



## Page Directory Pointer Descriptor - PDP3

<b>PDP3 - Page Directory Pointer Descriptor - PDP3</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	64
Address:	02288h-0228Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_RCSUNIT
Address:	18288h-1828Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_POCSUNIT
Address:	22288h-2228Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_BCSUNIT
Address:	1C0288h-1C028Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT0
Address:	1C4288h-1C428Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT1
Address:	1C8288h-1C828Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VECSUNIT0
Address:	1D0288h-1D028Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT2
Address:	1D4288h-1D428Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VCSUNIT3
Address:	1D8288h-1D828Fh
Name:	Page Directory Pointer Descriptor - PDP3
ShortName:	PDP3_VECSUNIT1
Address:	1E0288h-1E028Fh



## PDP3 - Page Directory Pointer Descriptor - PDP3

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VCSUNIT4

Address: 1E4288h-1E428Fh

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VCSUNIT5

Address: 1E8288h-1E828Fh

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VECSUNIT2

Address: 1F0288h-1F028Fh

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VCSUNIT6

Address: 1F4288h-1F428Fh

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VCSUNIT7

Address: 1F8288h-1F828Fh

Name: Page Directory Pointer Descriptor - PDP3

ShortName: PDP3\_VECSUNIT3

**PDP3[38:12]:** Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping. This is valid when Legacy Context Flag is set and 64bit virtual addressing is not supported.

*Note: This is a guest physical address.*

<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0	63:0	<b>PDP3 Descriptor</b>



## Page Req Queue Tail Shadow Register DW0

PRQTP_DW0 - Page Req Queue Tail Shadow Register DW0							
Register Space:		MMIO: 0/2/0					
Source:		BSpec					
Size (in bits):		32					
Address:		00EC4h-00EC7h					
_Custom_G TIReset	_Custom_GTIIsCo ntextSaved	_Custom_GT IStorage	_Custom_GTIAcces sProtection	_Custom_GTIIsCon textMapped	_Custom_GTIContex tMappedUnit		
Unspecified	N	Unspecified	Unspecified	Y	Unspecified		
DWord	Bit	Description					
0	31:0	<b>TailPtr</b> <table border="1" data-bbox="488 835 1484 884"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Shadow register for Page Req Queue Tail register DW0. Usage: GAM will provide the data which is readable via ddress F0C8.				Access:	R/W
Access:	R/W						



## Page Req Queue Tail Shadow Register DW1

PRQTP_DW1 - Page Req Queue Tail Shadow Register DW1							
Register Space:		MMIO: 0/2/0					
Source:		BSpec					
Size (in bits):		32					
Address:		00EC8h-00ECBh					
_Custom_G TIReset	_Custom_GTIIsCo ntextSaved	_Custom_GT IStorage	_Custom_GTIAcces sProtection	_Custom_GTIIsCon textMapped	_Custom_GTIContex tMappedUnit		
Unspecified	N	Unspecified	Unspecified	Y	Unspecified		
DWord	Bit	Description					
0	31:0	<b>TailPtr</b> <table border="1" data-bbox="488 835 1487 884"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Shadow register for Page Req Queue Tail register DW1. Usage: GAM will provide the data which is readable via address F0CC.				Access:	R/W
Access:	R/W						



## Page Request Control

DWord		Bit	Description				
<b>PR_CTRL_0_2_0_PCI - Page Request Control</b>							
Register Space:		PCI: 0/2/0					
Source:		BSpec					
Size (in bits):		16					
Address:		00304h					
_Custom_GTI_CfgLtLock		_Custom_SaiPolicy []					
N		Unspecified					
0	15:2	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved		Default Value:	000b	Access:	RO
Default Value:	000b						
Access:	RO						
1		<b>Reset</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>When the Enable field is clear, or is being cleared in the same register update that sets this field, writing a 1b to this field, clears the associated implementation dependent page request credit Counter and pending request state for the associated Page Request Interface. No action is initiated if this field is written to 0b or if this field is written with any value when the PRE field is set. Processor graphics does not use this field, and hardwires it as read-only (0).</p>		Default Value:	0b	Access:	RO
Default Value:	0b						
Access:	RO						
0		<b>Page-Request Enable</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>When Set, indicates that the page request interface on the endpoint is allowed to make page requests. If both this field and the Stopped field in Page Request Status register are Clear, then the Page request interface will not issue new page requests, but has outstanding page requests for which page responses is not yet received. When this field transitions from 0 to 1, all the status fields in the Page-Request Status register are cleared. Enabling a page request interface that has not successfully stopped has indeterminate results.</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						



## Page Request Extended Capability Header

DWord		Bit	Description				
<b>PR_EXTCAP_0_2_0_PCI - Page Request Extended Capability Header</b>							
Register Space: PCI: 0/2/0 Source: BSpec Size (in bits): 32 Address: 00300h							
Page Request Extended Capability reports support for page-faults on Device-2, compliant to PCI-Express ATS 1.1 Specification							
		<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>				
		N	Unspecified				
0	31:20	<b>Next Capability Offset</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This is a hardwired pointer to the next item in the capabilities list. Value 000h (Default) indicates that this is the end of the PCI-Express Extended capability Linked List. When Graphics Virtualization is enabled, this field is hardwired to point to the next PCI Capability structure, the SRIOV Extended Capability Header at 320h. When Graphics Virtualization is disabled, this field will be hardwired to 000h to indicate the end of PCI-Express Extended capability Linked List.</p>		Default Value:	000000000000b	Access:	RO Variant
Default Value:	000000000000b						
Access:	RO Variant						
	19:16	<b>Version</b> <table border="1"> <tr> <td>Default Value:</td> <td>0001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to capability version 1.</p>		Default Value:	0001b	Access:	RO
Default Value:	0001b						
Access:	RO						
	15:0	<b>Capability ID</b> <table border="1"> <tr> <td>Default Value:</td> <td>0000000000010011b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to the Page Request Extended Capability ID</p>		Default Value:	0000000000010011b	Access:	RO
Default Value:	0000000000010011b						
Access:	RO						





## Page Request Status

DWord		Bit	Description						
<b>PR_STATUS_0_2_0_PCI - Page Request Status</b>									
Register Space:		PCI: 0/2/0							
Source:		BSpec							
Size (in bits):		16							
Address:		00306h							
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>							
N		Unspecified							
0	15	<b>PRG Response PASID Required</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>If set, the Function expects a PASID TLP Prefix on PRG Response Messages when the corresponding page requests had a PASID TLP Prefix. If Clear, the function does not expect PASID TLP Prefixes on any PRG Response Message. Function behavior is undefined if this bit is Clear and the Function receives a PRG Response Message with a PASID TLP Prefix. Function behavior is undefined if this bit is Set and the Function receives a PRG Response Message with no PASID TLP Prefix when the corresponding Page Requests had a PASID TLP Prefix. This bit is RsvdZ if the Function does not support the PASID TLP Prefix.</p>		Default Value:	1b	Access:	RO		
Default Value:	1b								
Access:	RO								
	14:9	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>		Default Value:	000b	Access:	RO		
Default Value:	000b								
Access:	RO								
	8	<b>Stopped</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>When this field is Set, the associated page request interface has stopped issuing additional Page requests and that all previously issued Page requests have completed. When this field is clear the associate Page request interface either has not stopped or has stopped issuing new Page requests but has outstanding Page requests.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>[Default]</td> </tr> </tbody> </table>		Access:	RO	Value	Name	1b	[Default]
Access:	RO								
Value	Name								
1b	[Default]								
	7:2	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>		Default Value:	000b	Access:	RO		
Default Value:	000b								
Access:	RO								



## PR\_STATUS\_0\_2\_0\_PCI - Page Request Status

1	<b>Unexpected Page Request Group Index</b>			
	<table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>R/W One Clear</td></tr></table> <p>When Set, indicates the function received a PRG response message containing a PRG index that has no matching request, a response failure. This field is Set by the Function and cleared when a 1b is written to the field.</p>	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W One Clear			
0	<b>Response Failure</b>			
	<table border="1"><tr><td>Default Value:</td><td>0b</td></tr><tr><td>Access:</td><td>R/W One Clear</td></tr></table> <p>When Set, indicates the function received a PRG response message indicating a response failure. The function expects no further response from the host (any received are ignored). This field is Set by the Function and cleared when a 1b is written to this field.</p>	Default Value:	0b	Access:
Default Value:	0b			
Access:	R/W One Clear			



## PAK\_NUM\_OF\_SLICES

PAK_NUM_OF_SLICES - PAK_NUM_OF_SLICES		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12954h	
ShortName:	PAK_NUM_OF_SLICES1	
Address:	1C954h	
ShortName:	PAK_NUM_OF_SLICES2	
DWord	Bit	Description
0	31:16	<b>Reserved</b> This is Read only register. Read value is zero.
	15:0	<b>Number of slices in a frame.</b> This field indicates number of slices in the current frame. This register is updated at the end of each slice.



## PAK\_Stream-Out Report (Errors)

PAK_ERR - PAK_Stream-Out Report (Errors)		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128E8h	
DWord	Bit	Description
0	31:22	<b>Reserved</b>
		Format: <input type="text"/> MBZ
	21	<b>Incorrect IntraMBFlag in I-slice(AVCf)</b>
	20	<b>Out of Range Symbol Code(AVC/mpeg2)</b>
	19	<b>Incorrect MBType(AVC/mpeg2)</b>
	18	<b>Motion Vectors are not inside the frame boundary(mpeg2)</b>
	17	<b>Scale code is zero(mpeg2)</b>
	16	<b>Incorrect DCTtype for given motionType(mpeg2)</b>
	15:8	<b>MB Y-position</b> This field indicates Macro Block(MB) Y- position where an error occured while encoding.
7:0	<b>MB X-position</b> This field indicates Macro Block(MB) X- position where an error occured while encoding.	



## PAK\_Stream-Out Report (Warnings)

PAK_WARN - PAK_Stream-Out Report (Warnings)		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128E4h	
DWord	Bit	Description
0	31:22	<b>Reserved</b> Format: <input type="text"/> MBZ
	21	<b>Skip Run &gt; 8192 (AVC)</b>
	20	<b>Incorrect SkipMB (AVC and mpeg2)</b>
	19	<b>Incorrect MV difference for dual-prime MB (mpeg2)</b>
	18	<b>End of Slice signal missing on last MB of a Row(mpeg2)</b>
	17	<b>Incorrect DCT type for field picture</b>
	16	<b>MVs are not within defined range by fcode</b>
	15:8	<b>MB Y-position</b>
	7:0	<b>MB X-position</b>



## PAK Report Running Status

PAK_REPORT_STAT - PAK Report Running Status				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	128ECh			
DWord	Bit	Description		
0	31:1	Reserved		
	0	PAK Status		
		Value	Name	Description
		0		PAK engine is IDLE
1		PAK engine is currently generating bit stream.		



## PAL\_EXT\_GC\_MAX

<b>PAL_EXT_GC_MAX</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	96	
Address:	4A420h-4A42Bh	
Name:	Pipe Extended Gamma Correction Max	
ShortName:	PAL_EXT_GC_MAX_A	
Power:	PG1	
Reset:	soft	
Address:	4AC20h-4AC2Bh	
Name:	Pipe Extended Gamma Correction Max	
ShortName:	PAL_EXT_GC_MAX_B	
Power:	PG2	
Reset:	soft	
Address:	4B420h-4B42Bh	
Name:	Pipe Extended Gamma Correction Max	
ShortName:	PAL_EXT_GC_MAX_C	
Power:	PG2	
Reset:	soft	
Address:	4BC20h-4BC2Bh	
Name:	Pipe Extended Gamma Correction Max	
ShortName:	PAL_EXT_GC_MAX_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Format: MBZ
	18:0	<b>Red Ext Max GC Point</b>
		Default Value: 111111111111111111b
Format: U3.16		
The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.		
1	31:19	<b>Reserved</b>



## PAL\_EXT\_GC\_MAX

		Format:	MBZ
	18:0	<b>Green Ext Max GC Point</b>	
		Default Value:	111111111111111111b
		Format:	U3.16
		The extended point for green color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.	
2	31:19	<b>Reserved</b>	
		Format:	MBZ
	18:0	<b>Blue Ext Max GC Point</b>	
		Default Value:	111111111111111111b
		Format:	U3.16
		The extended point for blue color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.	





## PAL\_EXT2\_GC\_MAX

<b>PAL_EXT2_GC_MAX</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	96	
Address:	4A430h-4A43Bh	
Name:	Pipe Extended Second Gamma Correction Max	
ShortName:	PAL_EXT2_GC_MAX_A	
Power:	PG1	
Reset:	soft	
Address:	4AC30h-4AC3Bh	
Name:	Pipe Extended Second Gamma Correction Max	
ShortName:	PAL_EXT2_GC_MAX_B	
Power:	PG2	
Reset:	soft	
Address:	4B430h-4B43Bh	
Name:	Pipe Extended Second Gamma Correction Max	
ShortName:	PAL_EXT2_GC_MAX_C	
Power:	PG2	
Reset:	soft	
Address:	4BC30h-4BC3Bh	
Name:	Pipe Extended Second Gamma Correction Max	
ShortName:	PAL_EXT2_GC_MAX_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Format: MBZ
	18:0	<b>Red Ext Max GC Point</b>
		Default Value: 111111111111111111b
Format: U3.16		
The extended point for red color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.		
1	31:19	<b>Reserved</b>



## PAL\_EXT2\_GC\_MAX

		Format:	MBZ
	18:0	<b>Green Ext Max GC Point</b>	
		Default Value:	111111111111111111b
		Format:	U3.16
		The extended point for green color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.	
2	31:19	<b>Reserved</b>	
		Format:	MBZ
	18:0	<b>Blue Ext Max GC Point</b>	
		Default Value:	111111111111111111b
		Format:	U3.16
		The extended point for blue color channel gamma correction. This value is represented in a 3.16 format with 3 integer and 16 fractional bits.	



## PAL\_GC\_MAX

<b>PAL_GC_MAX</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	96	
Address:	4A410h-4A41Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_A	
Power:	PG1	
Reset:	soft	
Address:	4AC10h-4AC1Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_B	
Power:	PG2	
Reset:	soft	
Address:	4B410h-4B41Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_C	
Power:	PG2	
Reset:	soft	
Address:	4BC10h-4BC1Bh	
Name:	Pipe Gamma Correction Max	
ShortName:	PAL_GC_MAX_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:17	<b>Reserved</b>
		Format: MBZ
16:0		<b>Red Max GC Point</b>
		Default Value: 10000000000000000b
		Format: U1.16
		<b>Description</b>
		The 513th entry for the red color channel of the 12 bit interpolated gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.



<b>PAL_GC_MAX</b>						
		<p style="text-align: center;"><b>Restriction</b></p> <p>The value should always be programmed to be less than or equal to 1.0.</p>				
1	31:17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	16:0	<p><b>Green Max GC Point</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>100000000000000000b</td> </tr> <tr> <td>Format:</td> <td>U1.16</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>The 513th entry for the green color channel of the 12 bit interpolated gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>The value should always be programmed to be less than or equal to 1.0.</p>	Default Value:	100000000000000000b	Format:	U1.16
	Default Value:	100000000000000000b				
	Format:	U1.16				
31:17	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
16:0	<p><b>Blue Max GC Point</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 40%;">Default Value:</td> <td>100000000000000000b</td> </tr> <tr> <td>Format:</td> <td>U1.16</td> </tr> </table> <p style="text-align: center;"><b>Description</b></p> <p>The 513th entry for the blue color channel of the 12 bit interpolated gamma correction. This value is represented in a 1.16 format with 1 integer and 16 fractional bits.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>The value should always be programmed to be less than or equal to 1.0.</p>	Default Value:	100000000000000000b	Format:	U1.16	
Default Value:	100000000000000000b					
Format:	U1.16					



## PAL\_LGC

PAL_LGC	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	4A000h-4A003h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_A
Power:	PG1
Reset:	soft
Address:	4A004h-4A007h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_A
Power:	PG1
Reset:	soft
Address:	4A008h-4A00Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_2_A
Power:	PG1
Reset:	soft
Address:	4A00Ch-4A00Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_3_A
Power:	PG1
Reset:	soft
Address:	4A010h-4A013h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_4_A
Power:	PG1
Reset:	soft
Address:	4A014h-4A017h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_5_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A018h-4A01Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_6\_A  
Power: PG1  
Reset: soft

Address: 4A01Ch-4A01Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_7\_A  
Power: PG1  
Reset: soft

Address: 4A020h-4A023h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_8\_A  
Power: PG1  
Reset: soft

Address: 4A024h-4A027h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_9\_A  
Power: PG1  
Reset: soft

Address: 4A028h-4A02Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_10\_A  
Power: PG1  
Reset: soft

Address: 4A02Ch-4A02Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_11\_A  
Power: PG1  
Reset: soft

Address: 4A030h-4A033h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_12\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A034h-4A037h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_A
Power:	PG1
Reset:	soft
Address:	4A038h-4A03Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_A
Power:	PG1
Reset:	soft
Address:	4A03Ch-4A03Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_A
Power:	PG1
Reset:	soft
Address:	4A040h-4A043h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_A
Power:	PG1
Reset:	soft
Address:	4A044h-4A047h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_A
Power:	PG1
Reset:	soft
Address:	4A048h-4A04Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_A
Power:	PG1
Reset:	soft
Address:	4A04Ch-4A04Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A050h-4A053h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_20\_A  
Power: PG1  
Reset: soft

Address: 4A054h-4A057h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_21\_A  
Power: PG1  
Reset: soft

Address: 4A058h-4A05Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_22\_A  
Power: PG1  
Reset: soft

Address: 4A05Ch-4A05Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_23\_A  
Power: PG1  
Reset: soft

Address: 4A060h-4A063h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_24\_A  
Power: PG1  
Reset: soft

Address: 4A064h-4A067h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_25\_A  
Power: PG1  
Reset: soft

Address: 4A068h-4A06Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_26\_A  
Power: PG1  
Reset: soft





PAL_LGC	
Address:	4A06Ch-4A06Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_27_A
Power:	PG1
Reset:	soft
Address:	4A070h-4A073h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_28_A
Power:	PG1
Reset:	soft
Address:	4A074h-4A077h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_A
Power:	PG1
Reset:	soft
Address:	4A078h-4A07Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_A
Power:	PG1
Reset:	soft
Address:	4A07Ch-4A07Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_A
Power:	PG1
Reset:	soft
Address:	4A080h-4A083h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_A
Power:	PG1
Reset:	soft
Address:	4A084h-4A087h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A088h-4A08Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_34\_A  
Power: PG1  
Reset: soft

Address: 4A08Ch-4A08Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_35\_A  
Power: PG1  
Reset: soft

Address: 4A090h-4A093h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_36\_A  
Power: PG1  
Reset: soft

Address: 4A094h-4A097h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_37\_A  
Power: PG1  
Reset: soft

Address: 4A098h-4A09Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_38\_A  
Power: PG1  
Reset: soft

Address: 4A09Ch-4A09Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_39\_A  
Power: PG1  
Reset: soft

Address: 4A0A0h-4A0A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_40\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A0A4h-4A0A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_A
Power:	PG1
Reset:	soft
Address:	4A0A8h-4A0ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_A
Power:	PG1
Reset:	soft
Address:	4A0ACh-4A0AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_A
Power:	PG1
Reset:	soft
Address:	4A0B0h-4A0B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_44_A
Power:	PG1
Reset:	soft
Address:	4A0B4h-4A0B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_45_A
Power:	PG1
Reset:	soft
Address:	4A0B8h-4A0BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_46_A
Power:	PG1
Reset:	soft
Address:	4A0BCh-4A0BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A0C0h-4A0C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_48\_A  
Power: PG1  
Reset: soft

Address: 4A0C4h-4A0C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_49\_A  
Power: PG1  
Reset: soft

Address: 4A0C8h-4A0CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_50\_A  
Power: PG1  
Reset: soft

Address: 4A0CCh-4A0CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_51\_A  
Power: PG1  
Reset: soft

Address: 4A0D0h-4A0D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_52\_A  
Power: PG1  
Reset: soft

Address: 4A0D4h-4A0D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_53\_A  
Power: PG1  
Reset: soft

Address: 4A0D8h-4A0DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_54\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A0DCh-4A0DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_55_A
Power:	PG1
Reset:	soft
Address:	4A0E0h-4A0E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_56_A
Power:	PG1
Reset:	soft
Address:	4A0E4h-4A0E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_A
Power:	PG1
Reset:	soft
Address:	4A0E8h-4A0EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_A
Power:	PG1
Reset:	soft
Address:	4A0ECh-4A0EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_A
Power:	PG1
Reset:	soft
Address:	4A0F0h-4A0F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_A
Power:	PG1
Reset:	soft
Address:	4A0F4h-4A0F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A0F8h-4A0FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_62\_A  
Power: PG1  
Reset: soft

Address: 4A0FCh-4A0FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_63\_A  
Power: PG1  
Reset: soft

Address: 4A100h-4A103h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_64\_A  
Power: PG1  
Reset: soft

Address: 4A104h-4A107h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_65\_A  
Power: PG1  
Reset: soft

Address: 4A108h-4A10Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_66\_A  
Power: PG1  
Reset: soft

Address: 4A10Ch-4A10Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_67\_A  
Power: PG1  
Reset: soft

Address: 4A110h-4A113h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_68\_A  
Power: PG1  
Reset: soft



## PAL\_LGC

Address: 4A114h-4A117h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_69\_A  
Power: PG1  
Reset: soft

Address: 4A118h-4A11Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_70\_A  
Power: PG1  
Reset: soft

Address: 4A11Ch-4A11Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_71\_A  
Power: PG1  
Reset: soft

Address: 4A120h-4A123h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_72\_A  
Power: PG1  
Reset: soft

Address: 4A124h-4A127h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_73\_A  
Power: PG1  
Reset: soft

Address: 4A128h-4A12Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_74\_A  
Power: PG1  
Reset: soft

Address: 4A12Ch-4A12Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_75\_A  
Power: PG1  
Reset: soft



## PAL\_LGC

Address: 4A130h-4A133h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_76\_A  
Power: PG1  
Reset: soft

Address: 4A134h-4A137h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_77\_A  
Power: PG1  
Reset: soft

Address: 4A138h-4A13Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_78\_A  
Power: PG1  
Reset: soft

Address: 4A13Ch-4A13Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_79\_A  
Power: PG1  
Reset: soft

Address: 4A140h-4A143h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_80\_A  
Power: PG1  
Reset: soft

Address: 4A144h-4A147h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_81\_A  
Power: PG1  
Reset: soft

Address: 4A148h-4A14Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_82\_A  
Power: PG1  
Reset: soft





PAL_LGC	
Address:	4A14Ch-4A14Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_A
Power:	PG1
Reset:	soft
Address:	4A150h-4A153h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_A
Power:	PG1
Reset:	soft
Address:	4A154h-4A157h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_A
Power:	PG1
Reset:	soft
Address:	4A158h-4A15Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_86_A
Power:	PG1
Reset:	soft
Address:	4A15Ch-4A15Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_87_A
Power:	PG1
Reset:	soft
Address:	4A160h-4A163h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_88_A
Power:	PG1
Reset:	soft
Address:	4A164h-4A167h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_89_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A168h-4A16Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_90\_A  
Power: PG1  
Reset: soft

Address: 4A16Ch-4A16Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_91\_A  
Power: PG1  
Reset: soft

Address: 4A170h-4A173h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_92\_A  
Power: PG1  
Reset: soft

Address: 4A174h-4A177h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_93\_A  
Power: PG1  
Reset: soft

Address: 4A178h-4A17Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_94\_A  
Power: PG1  
Reset: soft

Address: 4A17Ch-4A17Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_95\_A  
Power: PG1  
Reset: soft

Address: 4A180h-4A183h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_96\_A  
Power: PG1  
Reset: soft



## PAL\_LGC

Address: 4A184h-4A187h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_97\_A  
Power: PG1  
Reset: soft

Address: 4A188h-4A18Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_98\_A  
Power: PG1  
Reset: soft

Address: 4A18Ch-4A18Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_99\_A  
Power: PG1  
Reset: soft

Address: 4A190h-4A193h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_100\_A  
Power: PG1  
Reset: soft

Address: 4A194h-4A197h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_101\_A  
Power: PG1  
Reset: soft

Address: 4A198h-4A19Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_102\_A  
Power: PG1  
Reset: soft

Address: 4A19Ch-4A19Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_103\_A  
Power: PG1  
Reset: soft



## PAL\_LGC

Address: 4A1A0h-4A1A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_104\_A  
Power: PG1  
Reset: soft

Address: 4A1A4h-4A1A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_105\_A  
Power: PG1  
Reset: soft

Address: 4A1A8h-4A1ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_106\_A  
Power: PG1  
Reset: soft

Address: 4A1ACh-4A1AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_107\_A  
Power: PG1  
Reset: soft

Address: 4A1B0h-4A1B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_108\_A  
Power: PG1  
Reset: soft

Address: 4A1B4h-4A1B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_109\_A  
Power: PG1  
Reset: soft

Address: 4A1B8h-4A1BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_110\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A1BCh-4A1BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_A
Power:	PG1
Reset:	soft
Address:	4A1C0h-4A1C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_A
Power:	PG1
Reset:	soft
Address:	4A1C4h-4A1C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_A
Power:	PG1
Reset:	soft
Address:	4A1C8h-4A1CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_114_A
Power:	PG1
Reset:	soft
Address:	4A1CCh-4A1CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_115_A
Power:	PG1
Reset:	soft
Address:	4A1D0h-4A1D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_116_A
Power:	PG1
Reset:	soft
Address:	4A1D4h-4A1D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A1D8h-4A1DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_118\_A  
Power: PG1  
Reset: soft

Address: 4A1DCh-4A1DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_119\_A  
Power: PG1  
Reset: soft

Address: 4A1E0h-4A1E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_120\_A  
Power: PG1  
Reset: soft

Address: 4A1E4h-4A1E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_121\_A  
Power: PG1  
Reset: soft

Address: 4A1E8h-4A1EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_122\_A  
Power: PG1  
Reset: soft

Address: 4A1ECh-4A1EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_123\_A  
Power: PG1  
Reset: soft

Address: 4A1F0h-4A1F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_124\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A1F4h-4A1F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_125_A
Power:	PG1
Reset:	soft
Address:	4A1F8h-4A1FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_126_A
Power:	PG1
Reset:	soft
Address:	4A1FCh-4A1FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_A
Power:	PG1
Reset:	soft
Address:	4A200h-4A203h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_A
Power:	PG1
Reset:	soft
Address:	4A204h-4A207h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_A
Power:	PG1
Reset:	soft
Address:	4A208h-4A20Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_A
Power:	PG1
Reset:	soft
Address:	4A20Ch-4A20Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A210h-4A213h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_132\_A  
Power: PG1  
Reset: soft

Address: 4A214h-4A217h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_133\_A  
Power: PG1  
Reset: soft

Address: 4A218h-4A21Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_134\_A  
Power: PG1  
Reset: soft

Address: 4A21Ch-4A21Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_135\_A  
Power: PG1  
Reset: soft

Address: 4A220h-4A223h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_136\_A  
Power: PG1  
Reset: soft

Address: 4A224h-4A227h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_137\_A  
Power: PG1  
Reset: soft

Address: 4A228h-4A22Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_138\_A  
Power: PG1  
Reset: soft





PAL_LGC	
Address:	4A22Ch-4A22Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_139_A
Power:	PG1
Reset:	soft
Address:	4A230h-4A233h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_140_A
Power:	PG1
Reset:	soft
Address:	4A234h-4A237h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_A
Power:	PG1
Reset:	soft
Address:	4A238h-4A23Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_A
Power:	PG1
Reset:	soft
Address:	4A23Ch-4A23Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_A
Power:	PG1
Reset:	soft
Address:	4A240h-4A243h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_A
Power:	PG1
Reset:	soft
Address:	4A244h-4A247h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A248h-4A24Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_146\_A  
Power: PG1  
Reset: soft

Address: 4A24Ch-4A24Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_147\_A  
Power: PG1  
Reset: soft

Address: 4A250h-4A253h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_148\_A  
Power: PG1  
Reset: soft

Address: 4A254h-4A257h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_149\_A  
Power: PG1  
Reset: soft

Address: 4A258h-4A25Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_150\_A  
Power: PG1  
Reset: soft

Address: 4A25Ch-4A25Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_151\_A  
Power: PG1  
Reset: soft

Address: 4A260h-4A263h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_152\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A264h-4A267h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_153_A
Power:	PG1
Reset:	soft
Address:	4A268h-4A26Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_154_A
Power:	PG1
Reset:	soft
Address:	4A26Ch-4A26Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_A
Power:	PG1
Reset:	soft
Address:	4A270h-4A273h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_A
Power:	PG1
Reset:	soft
Address:	4A274h-4A277h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_A
Power:	PG1
Reset:	soft
Address:	4A278h-4A27Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_A
Power:	PG1
Reset:	soft
Address:	4A27Ch-4A27Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A280h-4A283h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_160\_A  
Power: PG1  
Reset: soft

Address: 4A284h-4A287h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_161\_A  
Power: PG1  
Reset: soft

Address: 4A288h-4A28Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_162\_A  
Power: PG1  
Reset: soft

Address: 4A28Ch-4A28Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_163\_A  
Power: PG1  
Reset: soft

Address: 4A290h-4A293h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_164\_A  
Power: PG1  
Reset: soft

Address: 4A294h-4A297h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_165\_A  
Power: PG1  
Reset: soft

Address: 4A298h-4A29Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_166\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A29Ch-4A29Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_A
Power:	PG1
Reset:	soft
Address:	4A2A0h-4A2A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_A
Power:	PG1
Reset:	soft
Address:	4A2A4h-4A2A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_A
Power:	PG1
Reset:	soft
Address:	4A2A8h-4A2ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_170_A
Power:	PG1
Reset:	soft
Address:	4A2ACh-4A2AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_171_A
Power:	PG1
Reset:	soft
Address:	4A2B0h-4A2B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_172_A
Power:	PG1
Reset:	soft
Address:	4A2B4h-4A2B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A2B8h-4A2BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_174\_A  
Power: PG1  
Reset: soft

Address: 4A2BCh-4A2BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_175\_A  
Power: PG1  
Reset: soft

Address: 4A2C0h-4A2C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_176\_A  
Power: PG1  
Reset: soft

Address: 4A2C4h-4A2C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_177\_A  
Power: PG1  
Reset: soft

Address: 4A2C8h-4A2CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_178\_A  
Power: PG1  
Reset: soft

Address: 4A2CCh-4A2CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_179\_A  
Power: PG1  
Reset: soft

Address: 4A2D0h-4A2D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_180\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A2D4h-4A2D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_A
Power:	PG1
Reset:	soft
Address:	4A2D8h-4A2DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_A
Power:	PG1
Reset:	soft
Address:	4A2DCh-4A2DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_A
Power:	PG1
Reset:	soft
Address:	4A2E0h-4A2E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_A
Power:	PG1
Reset:	soft
Address:	4A2E4h-4A2E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_A
Power:	PG1
Reset:	soft
Address:	4A2E8h-4A2EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_A
Power:	PG1
Reset:	soft
Address:	4A2ECh-4A2EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A2F0h-4A2F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_188\_A  
Power: PG1  
Reset: soft

Address: 4A2F4h-4A2F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_189\_A  
Power: PG1  
Reset: soft

Address: 4A2F8h-4A2FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_190\_A  
Power: PG1  
Reset: soft

Address: 4A2FCh-4A2FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_191\_A  
Power: PG1  
Reset: soft

Address: 4A300h-4A303h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_192\_A  
Power: PG1  
Reset: soft

Address: 4A304h-4A307h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_193\_A  
Power: PG1  
Reset: soft

Address: 4A308h-4A30Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_194\_A  
Power: PG1  
Reset: soft





PAL_LGC	
Address:	4A30Ch-4A30Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_A
Power:	PG1
Reset:	soft
Address:	4A310h-4A313h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_A
Power:	PG1
Reset:	soft
Address:	4A314h-4A317h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_A
Power:	PG1
Reset:	soft
Address:	4A318h-4A31Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_A
Power:	PG1
Reset:	soft
Address:	4A31Ch-4A31Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_A
Power:	PG1
Reset:	soft
Address:	4A320h-4A323h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_A
Power:	PG1
Reset:	soft
Address:	4A324h-4A327h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A328h-4A32Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_202\_A  
Power: PG1  
Reset: soft

Address: 4A32Ch-4A32Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_203\_A  
Power: PG1  
Reset: soft

Address: 4A330h-4A333h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_204\_A  
Power: PG1  
Reset: soft

Address: 4A334h-4A337h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_205\_A  
Power: PG1  
Reset: soft

Address: 4A338h-4A33Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_206\_A  
Power: PG1  
Reset: soft

Address: 4A33Ch-4A33Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_207\_A  
Power: PG1  
Reset: soft

Address: 4A340h-4A343h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_208\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A344h-4A347h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_A
Power:	PG1
Reset:	soft
Address:	4A348h-4A34Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_A
Power:	PG1
Reset:	soft
Address:	4A34Ch-4A34Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_A
Power:	PG1
Reset:	soft
Address:	4A350h-4A353h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_A
Power:	PG1
Reset:	soft
Address:	4A354h-4A357h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_A
Power:	PG1
Reset:	soft
Address:	4A358h-4A35Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_A
Power:	PG1
Reset:	soft
Address:	4A35Ch-4A35Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A360h-4A363h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_216\_A  
Power: PG1  
Reset: soft

Address: 4A364h-4A367h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_217\_A  
Power: PG1  
Reset: soft

Address: 4A368h-4A36Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_218\_A  
Power: PG1  
Reset: soft

Address: 4A36Ch-4A36Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_219\_A  
Power: PG1  
Reset: soft

Address: 4A370h-4A373h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_220\_A  
Power: PG1  
Reset: soft

Address: 4A374h-4A377h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_221\_A  
Power: PG1  
Reset: soft

Address: 4A378h-4A37Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_222\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A37Ch-4A37Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_A
Power:	PG1
Reset:	soft
Address:	4A380h-4A383h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_A
Power:	PG1
Reset:	soft
Address:	4A384h-4A387h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_A
Power:	PG1
Reset:	soft
Address:	4A388h-4A38Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_226_A
Power:	PG1
Reset:	soft
Address:	4A38Ch-4A38Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_227_A
Power:	PG1
Reset:	soft
Address:	4A390h-4A393h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_228_A
Power:	PG1
Reset:	soft
Address:	4A394h-4A397h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_229_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A398h-4A39Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_230\_A  
Power: PG1  
Reset: soft

Address: 4A39Ch-4A39Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_231\_A  
Power: PG1  
Reset: soft

Address: 4A3A0h-4A3A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_232\_A  
Power: PG1  
Reset: soft

Address: 4A3A4h-4A3A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_233\_A  
Power: PG1  
Reset: soft

Address: 4A3A8h-4A3ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_234\_A  
Power: PG1  
Reset: soft

Address: 4A3ACh-4A3AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_235\_A  
Power: PG1  
Reset: soft

Address: 4A3B0h-4A3B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_236\_A  
Power: PG1  
Reset: soft



PAL_LGC	
Address:	4A3B4h-4A3B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_A
Power:	PG1
Reset:	soft
Address:	4A3B8h-4A3BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_A
Power:	PG1
Reset:	soft
Address:	4A3BCh-4A3BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_A
Power:	PG1
Reset:	soft
Address:	4A3C0h-4A3C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_A
Power:	PG1
Reset:	soft
Address:	4A3C4h-4A3C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_A
Power:	PG1
Reset:	soft
Address:	4A3C8h-4A3CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_A
Power:	PG1
Reset:	soft
Address:	4A3CCh-4A3CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_A
Power:	PG1
Reset:	soft



## PAL\_LGC

Address: 4A3D0h-4A3D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_244\_A  
Power: PG1  
Reset: soft

Address: 4A3D4h-4A3D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_245\_A  
Power: PG1  
Reset: soft

Address: 4A3D8h-4A3DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_246\_A  
Power: PG1  
Reset: soft

Address: 4A3DCh-4A3DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_247\_A  
Power: PG1  
Reset: soft

Address: 4A3E0h-4A3E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_248\_A  
Power: PG1  
Reset: soft

Address: 4A3E4h-4A3E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_249\_A  
Power: PG1  
Reset: soft

Address: 4A3E8h-4A3EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_250\_A  
Power: PG1  
Reset: soft





PAL_LGC	
Address:	4A3ECh-4A3EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_A
Power:	PG1
Reset:	soft
Address:	4A3F0h-4A3F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_A
Power:	PG1
Reset:	soft
Address:	4A3F4h-4A3F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_A
Power:	PG1
Reset:	soft
Address:	4A3F8h-4A3FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_254_A
Power:	PG1
Reset:	soft
Address:	4A3FCh-4A3FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_255_A
Power:	PG1
Reset:	soft
Address:	4A800h-4A803h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_0_B
Power:	PG2
Reset:	soft
Address:	4A804h-4A807h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_1_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A808h-4A80Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_2\_B  
Power: PG2  
Reset: soft

Address: 4A80Ch-4A80Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_3\_B  
Power: PG2  
Reset: soft

Address: 4A810h-4A813h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_4\_B  
Power: PG2  
Reset: soft

Address: 4A814h-4A817h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_5\_B  
Power: PG2  
Reset: soft

Address: 4A818h-4A81Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_6\_B  
Power: PG2  
Reset: soft

Address: 4A81Ch-4A81Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_7\_B  
Power: PG2  
Reset: soft

Address: 4A820h-4A823h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_8\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4A824h-4A827h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_9_B
Power:	PG2
Reset:	soft
Address:	4A828h-4A82Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_10_B
Power:	PG2
Reset:	soft
Address:	4A82Ch-4A82Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_11_B
Power:	PG2
Reset:	soft
Address:	4A830h-4A833h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_12_B
Power:	PG2
Reset:	soft
Address:	4A834h-4A837h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_13_B
Power:	PG2
Reset:	soft
Address:	4A838h-4A83Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_14_B
Power:	PG2
Reset:	soft
Address:	4A83Ch-4A83Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A840h-4A843h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_16\_B  
Power: PG2  
Reset: soft

Address: 4A844h-4A847h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_17\_B  
Power: PG2  
Reset: soft

Address: 4A848h-4A84Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_18\_B  
Power: PG2  
Reset: soft

Address: 4A84Ch-4A84Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_19\_B  
Power: PG2  
Reset: soft

Address: 4A850h-4A853h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_20\_B  
Power: PG2  
Reset: soft

Address: 4A854h-4A857h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_21\_B  
Power: PG2  
Reset: soft

Address: 4A858h-4A85Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_22\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4A85Ch-4A85Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_23\_B  
Power: PG2  
Reset: soft

Address: 4A860h-4A863h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_24\_B  
Power: PG2  
Reset: soft

Address: 4A864h-4A867h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_25\_B  
Power: PG2  
Reset: soft

Address: 4A868h-4A86Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_26\_B  
Power: PG2  
Reset: soft

Address: 4A86Ch-4A86Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_27\_B  
Power: PG2  
Reset: soft

Address: 4A870h-4A873h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_28\_B  
Power: PG2  
Reset: soft

Address: 4A874h-4A877h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_29\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4A878h-4A87Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_30\_B  
Power: PG2  
Reset: soft

Address: 4A87Ch-4A87Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_31\_B  
Power: PG2  
Reset: soft

Address: 4A880h-4A883h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_32\_B  
Power: PG2  
Reset: soft

Address: 4A884h-4A887h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_33\_B  
Power: PG2  
Reset: soft

Address: 4A888h-4A88Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_34\_B  
Power: PG2  
Reset: soft

Address: 4A88Ch-4A88Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_35\_B  
Power: PG2  
Reset: soft

Address: 4A890h-4A893h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_36\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4A894h-4A897h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_B
Power:	PG2
Reset:	soft
Address:	4A898h-4A89Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_B
Power:	PG2
Reset:	soft
Address:	4A89Ch-4A89Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_B
Power:	PG2
Reset:	soft
Address:	4A8A0h-4A8A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_40_B
Power:	PG2
Reset:	soft
Address:	4A8A4h-4A8A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_41_B
Power:	PG2
Reset:	soft
Address:	4A8A8h-4A8ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_42_B
Power:	PG2
Reset:	soft
Address:	4A8ACh-4A8AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_43_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A8B0h-4A8B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_44\_B  
Power: PG2  
Reset: soft

Address: 4A8B4h-4A8B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_45\_B  
Power: PG2  
Reset: soft

Address: 4A8B8h-4A8BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_46\_B  
Power: PG2  
Reset: soft

Address: 4A8BCh-4A8BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_47\_B  
Power: PG2  
Reset: soft

Address: 4A8C0h-4A8C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_48\_B  
Power: PG2  
Reset: soft

Address: 4A8C4h-4A8C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_49\_B  
Power: PG2  
Reset: soft

Address: 4A8C8h-4A8CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_50\_B  
Power: PG2  
Reset: soft





## PAL\_LGC

Address: 4A8CCh-4A8CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_51\_B  
Power: PG2  
Reset: soft

Address: 4A8D0h-4A8D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_52\_B  
Power: PG2  
Reset: soft

Address: 4A8D4h-4A8D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_53\_B  
Power: PG2  
Reset: soft

Address: 4A8D8h-4A8DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_54\_B  
Power: PG2  
Reset: soft

Address: 4A8DCh-4A8DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_55\_B  
Power: PG2  
Reset: soft

Address: 4A8E0h-4A8E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_56\_B  
Power: PG2  
Reset: soft

Address: 4A8E4h-4A8E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_57\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4A8E8h-4A8EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_58\_B  
Power: PG2  
Reset: soft

Address: 4A8ECh-4A8EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_59\_B  
Power: PG2  
Reset: soft

Address: 4A8F0h-4A8F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_60\_B  
Power: PG2  
Reset: soft

Address: 4A8F4h-4A8F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_61\_B  
Power: PG2  
Reset: soft

Address: 4A8F8h-4A8FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_62\_B  
Power: PG2  
Reset: soft

Address: 4A8FCh-4A8FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_63\_B  
Power: PG2  
Reset: soft

Address: 4A900h-4A903h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_64\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4A904h-4A907h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_B
Power:	PG2
Reset:	soft
Address:	4A908h-4A90Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_B
Power:	PG2
Reset:	soft
Address:	4A90Ch-4A90Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_B
Power:	PG2
Reset:	soft
Address:	4A910h-4A913h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_68_B
Power:	PG2
Reset:	soft
Address:	4A914h-4A917h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_69_B
Power:	PG2
Reset:	soft
Address:	4A918h-4A91Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_70_B
Power:	PG2
Reset:	soft
Address:	4A91Ch-4A91Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_71_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A920h-4A923h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_72\_B  
Power: PG2  
Reset: soft

Address: 4A924h-4A927h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_73\_B  
Power: PG2  
Reset: soft

Address: 4A928h-4A92Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_74\_B  
Power: PG2  
Reset: soft

Address: 4A92Ch-4A92Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_75\_B  
Power: PG2  
Reset: soft

Address: 4A930h-4A933h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_76\_B  
Power: PG2  
Reset: soft

Address: 4A934h-4A937h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_77\_B  
Power: PG2  
Reset: soft

Address: 4A938h-4A93Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_78\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4A93Ch-4A93Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_B
Power:	PG2
Reset:	soft
Address:	4A940h-4A943h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_B
Power:	PG2
Reset:	soft
Address:	4A944h-4A947h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_B
Power:	PG2
Reset:	soft
Address:	4A948h-4A94Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_82_B
Power:	PG2
Reset:	soft
Address:	4A94Ch-4A94Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_83_B
Power:	PG2
Reset:	soft
Address:	4A950h-4A953h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_84_B
Power:	PG2
Reset:	soft
Address:	4A954h-4A957h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_85_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A958h-4A95Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_86\_B  
Power: PG2  
Reset: soft

Address: 4A95Ch-4A95Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_87\_B  
Power: PG2  
Reset: soft

Address: 4A960h-4A963h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_88\_B  
Power: PG2  
Reset: soft

Address: 4A964h-4A967h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_89\_B  
Power: PG2  
Reset: soft

Address: 4A968h-4A96Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_90\_B  
Power: PG2  
Reset: soft

Address: 4A96Ch-4A96Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_91\_B  
Power: PG2  
Reset: soft

Address: 4A970h-4A973h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_92\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4A974h-4A977h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_93_B
Power:	PG2
Reset:	soft
Address:	4A978h-4A97Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_94_B
Power:	PG2
Reset:	soft
Address:	4A97Ch-4A97Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_95_B
Power:	PG2
Reset:	soft
Address:	4A980h-4A983h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_96_B
Power:	PG2
Reset:	soft
Address:	4A984h-4A987h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_97_B
Power:	PG2
Reset:	soft
Address:	4A988h-4A98Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_98_B
Power:	PG2
Reset:	soft
Address:	4A98Ch-4A98Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A990h-4A993h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_100\_B  
Power: PG2  
Reset: soft

Address: 4A994h-4A997h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_101\_B  
Power: PG2  
Reset: soft

Address: 4A998h-4A99Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_102\_B  
Power: PG2  
Reset: soft

Address: 4A99Ch-4A99Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_103\_B  
Power: PG2  
Reset: soft

Address: 4A9A0h-4A9A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_104\_B  
Power: PG2  
Reset: soft

Address: 4A9A4h-4A9A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_105\_B  
Power: PG2  
Reset: soft

Address: 4A9A8h-4A9ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_106\_B  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4A9ACh-4A9AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_B
Power:	PG2
Reset:	soft
Address:	4A9B0h-4A9B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_B
Power:	PG2
Reset:	soft
Address:	4A9B4h-4A9B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_B
Power:	PG2
Reset:	soft
Address:	4A9B8h-4A9BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_110_B
Power:	PG2
Reset:	soft
Address:	4A9BCh-4A9BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_111_B
Power:	PG2
Reset:	soft
Address:	4A9C0h-4A9C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_112_B
Power:	PG2
Reset:	soft
Address:	4A9C4h-4A9C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_113_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4A9C8h-4A9CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_114\_B  
Power: PG2  
Reset: soft

Address: 4A9CCh-4A9CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_115\_B  
Power: PG2  
Reset: soft

Address: 4A9D0h-4A9D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_116\_B  
Power: PG2  
Reset: soft

Address: 4A9D4h-4A9D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_117\_B  
Power: PG2  
Reset: soft

Address: 4A9D8h-4A9DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_118\_B  
Power: PG2  
Reset: soft

Address: 4A9DCh-4A9DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_119\_B  
Power: PG2  
Reset: soft

Address: 4A9E0h-4A9E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_120\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4A9E4h-4A9E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_121\_B  
Power: PG2  
Reset: soft

Address: 4A9E8h-4A9EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_122\_B  
Power: PG2  
Reset: soft

Address: 4A9ECh-4A9EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_123\_B  
Power: PG2  
Reset: soft

Address: 4A9F0h-4A9F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_124\_B  
Power: PG2  
Reset: soft

Address: 4A9F4h-4A9F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_125\_B  
Power: PG2  
Reset: soft

Address: 4A9F8h-4A9FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_126\_B  
Power: PG2  
Reset: soft

Address: 4A9FCh-4A9FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_127\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4AA00h-4AA03h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_128\_B  
Power: PG2  
Reset: soft

Address: 4AA04h-4AA07h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_129\_B  
Power: PG2  
Reset: soft

Address: 4AA08h-4AA0Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_130\_B  
Power: PG2  
Reset: soft

Address: 4AA0Ch-4AA0Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_131\_B  
Power: PG2  
Reset: soft

Address: 4AA10h-4AA13h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_132\_B  
Power: PG2  
Reset: soft

Address: 4AA14h-4AA17h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_133\_B  
Power: PG2  
Reset: soft

Address: 4AA18h-4AA1Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_134\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4AA1Ch-4AA1Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_135\_B  
Power: PG2  
Reset: soft

Address: 4AA20h-4AA23h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_136\_B  
Power: PG2  
Reset: soft

Address: 4AA24h-4AA27h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_137\_B  
Power: PG2  
Reset: soft

Address: 4AA28h-4AA2Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_138\_B  
Power: PG2  
Reset: soft

Address: 4AA2Ch-4AA2Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_139\_B  
Power: PG2  
Reset: soft

Address: 4AA30h-4AA33h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_140\_B  
Power: PG2  
Reset: soft

Address: 4AA34h-4AA37h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_141\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4AA38h-4AA3Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_142\_B  
Power: PG2  
Reset: soft

Address: 4AA3Ch-4AA3Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_143\_B  
Power: PG2  
Reset: soft

Address: 4AA40h-4AA43h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_144\_B  
Power: PG2  
Reset: soft

Address: 4AA44h-4AA47h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_145\_B  
Power: PG2  
Reset: soft

Address: 4AA48h-4AA4Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_146\_B  
Power: PG2  
Reset: soft

Address: 4AA4Ch-4AA4Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_147\_B  
Power: PG2  
Reset: soft

Address: 4AA50h-4AA53h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_148\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4AA54h-4AA57h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_149\_B  
Power: PG2  
Reset: soft

Address: 4AA58h-4AA5Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_150\_B  
Power: PG2  
Reset: soft

Address: 4AA5Ch-4AA5Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_151\_B  
Power: PG2  
Reset: soft

Address: 4AA60h-4AA63h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_152\_B  
Power: PG2  
Reset: soft

Address: 4AA64h-4AA67h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_153\_B  
Power: PG2  
Reset: soft

Address: 4AA68h-4AA6Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_154\_B  
Power: PG2  
Reset: soft

Address: 4AA6Ch-4AA6Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_155\_B  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4AA70h-4AA73h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_156\_B  
Power: PG2  
Reset: soft

Address: 4AA74h-4AA77h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_157\_B  
Power: PG2  
Reset: soft

Address: 4AA78h-4AA7Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_158\_B  
Power: PG2  
Reset: soft

Address: 4AA7Ch-4AA7Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_159\_B  
Power: PG2  
Reset: soft

Address: 4AA80h-4AA83h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_160\_B  
Power: PG2  
Reset: soft

Address: 4AA84h-4AA87h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_161\_B  
Power: PG2  
Reset: soft

Address: 4AA88h-4AA8Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_162\_B  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4AA8Ch-4AA8Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_B
Power:	PG2
Reset:	soft
Address:	4AA90h-4AA93h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_B
Power:	PG2
Reset:	soft
Address:	4AA94h-4AA97h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_B
Power:	PG2
Reset:	soft
Address:	4AA98h-4AA9Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_166_B
Power:	PG2
Reset:	soft
Address:	4AA9Ch-4AA9Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_167_B
Power:	PG2
Reset:	soft
Address:	4AAA0h-4AAA3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_168_B
Power:	PG2
Reset:	soft
Address:	4AAA4h-4AAA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_169_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4AAA8h-4AAABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_170\_B  
Power: PG2  
Reset: soft

Address: 4AAACH-4AAAFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_171\_B  
Power: PG2  
Reset: soft

Address: 4AAB0h-4AAB3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_172\_B  
Power: PG2  
Reset: soft

Address: 4AAB4h-4AAB7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_173\_B  
Power: PG2  
Reset: soft

Address: 4AAB8h-4AABBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_174\_B  
Power: PG2  
Reset: soft

Address: 4AABCh-4AABFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_175\_B  
Power: PG2  
Reset: soft

Address: 4AAC0h-4AAC3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_176\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4AAC4h-4AAC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_B
Power:	PG2
Reset:	soft
Address:	4AAC8h-4AACBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_B
Power:	PG2
Reset:	soft
Address:	4AACCh-4AACFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_B
Power:	PG2
Reset:	soft
Address:	4AAD0h-4AAD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_180_B
Power:	PG2
Reset:	soft
Address:	4AAD4h-4AAD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_181_B
Power:	PG2
Reset:	soft
Address:	4AAD8h-4AADBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_182_B
Power:	PG2
Reset:	soft
Address:	4AADCh-4AADFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4AAE0h-4AAE3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_184\_B  
Power: PG2  
Reset: soft

Address: 4AAE4h-4AAE7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_185\_B  
Power: PG2  
Reset: soft

Address: 4AAE8h-4AAEBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_186\_B  
Power: PG2  
Reset: soft

Address: 4AAECh-4AAEFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_187\_B  
Power: PG2  
Reset: soft

Address: 4AAF0h-4AAF3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_188\_B  
Power: PG2  
Reset: soft

Address: 4AAF4h-4AAF7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_189\_B  
Power: PG2  
Reset: soft

Address: 4AAF8h-4AAFBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_190\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4AAFCh-4AAFFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_191_B
Power:	PG2
Reset:	soft
Address:	4AB00h-4AB03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_192_B
Power:	PG2
Reset:	soft
Address:	4AB04h-4AB07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_193_B
Power:	PG2
Reset:	soft
Address:	4AB08h-4AB0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_194_B
Power:	PG2
Reset:	soft
Address:	4AB0Ch-4AB0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_195_B
Power:	PG2
Reset:	soft
Address:	4AB10h-4AB13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_196_B
Power:	PG2
Reset:	soft
Address:	4AB14h-4AB17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4AB18h-4AB1Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_198\_B  
Power: PG2  
Reset: soft

Address: 4AB1Ch-4AB1Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_199\_B  
Power: PG2  
Reset: soft

Address: 4AB20h-4AB23h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_200\_B  
Power: PG2  
Reset: soft

Address: 4AB24h-4AB27h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_201\_B  
Power: PG2  
Reset: soft

Address: 4AB28h-4AB2Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_202\_B  
Power: PG2  
Reset: soft

Address: 4AB2Ch-4AB2Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_203\_B  
Power: PG2  
Reset: soft

Address: 4AB30h-4AB33h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_204\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4AB34h-4AB37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_205_B
Power:	PG2
Reset:	soft
Address:	4AB38h-4AB3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_206_B
Power:	PG2
Reset:	soft
Address:	4AB3Ch-4AB3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_207_B
Power:	PG2
Reset:	soft
Address:	4AB40h-4AB43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_208_B
Power:	PG2
Reset:	soft
Address:	4AB44h-4AB47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_209_B
Power:	PG2
Reset:	soft
Address:	4AB48h-4AB4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_210_B
Power:	PG2
Reset:	soft
Address:	4AB4Ch-4AB4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4AB50h-4AB53h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_212\_B  
Power: PG2  
Reset: soft

Address: 4AB54h-4AB57h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_213\_B  
Power: PG2  
Reset: soft

Address: 4AB58h-4AB5Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_214\_B  
Power: PG2  
Reset: soft

Address: 4AB5Ch-4AB5Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_215\_B  
Power: PG2  
Reset: soft

Address: 4AB60h-4AB63h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_216\_B  
Power: PG2  
Reset: soft

Address: 4AB64h-4AB67h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_217\_B  
Power: PG2  
Reset: soft

Address: 4AB68h-4AB6Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_218\_B  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4AB6Ch-4AB6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_B
Power:	PG2
Reset:	soft
Address:	4AB70h-4AB73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_B
Power:	PG2
Reset:	soft
Address:	4AB74h-4AB77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_B
Power:	PG2
Reset:	soft
Address:	4AB78h-4AB7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_222_B
Power:	PG2
Reset:	soft
Address:	4AB7Ch-4AB7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_223_B
Power:	PG2
Reset:	soft
Address:	4AB80h-4AB83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_224_B
Power:	PG2
Reset:	soft
Address:	4AB84h-4AB87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_225_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4AB88h-4AB8Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_226\_B  
Power: PG2  
Reset: soft

Address: 4AB8Ch-4AB8Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_227\_B  
Power: PG2  
Reset: soft

Address: 4AB90h-4AB93h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_228\_B  
Power: PG2  
Reset: soft

Address: 4AB94h-4AB97h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_229\_B  
Power: PG2  
Reset: soft

Address: 4AB98h-4AB9Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_230\_B  
Power: PG2  
Reset: soft

Address: 4AB9Ch-4AB9Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_231\_B  
Power: PG2  
Reset: soft

Address: 4ABA0h-4ABA3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_232\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4ABA4h-4ABA7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_233_B
Power:	PG2
Reset:	soft
Address:	4ABA8h-4ABABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_234_B
Power:	PG2
Reset:	soft
Address:	4ABACH-4ABAFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_235_B
Power:	PG2
Reset:	soft
Address:	4ABB0h-4ABB3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_236_B
Power:	PG2
Reset:	soft
Address:	4ABB4h-4ABB7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_237_B
Power:	PG2
Reset:	soft
Address:	4ABB8h-4ABBBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_238_B
Power:	PG2
Reset:	soft
Address:	4ABBCh-4ABBFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4ABC0h-4ABC3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_240\_B  
Power: PG2  
Reset: soft

Address: 4ABC4h-4ABC7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_241\_B  
Power: PG2  
Reset: soft

Address: 4ABC8h-4ACBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_242\_B  
Power: PG2  
Reset: soft

Address: 4ABCCh-4ABCFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_243\_B  
Power: PG2  
Reset: soft

Address: 4ABD0h-4ABD3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_244\_B  
Power: PG2  
Reset: soft

Address: 4ABD4h-4ABD7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_245\_B  
Power: PG2  
Reset: soft

Address: 4ABD8h-4ABDBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_246\_B  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4ABDCh-4ABDFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_B
Power:	PG2
Reset:	soft
Address:	4ABE0h-4ABE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_B
Power:	PG2
Reset:	soft
Address:	4ABE4h-4ABE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_B
Power:	PG2
Reset:	soft
Address:	4ABE8h-4ABEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_250_B
Power:	PG2
Reset:	soft
Address:	4ABECh-4ABEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_251_B
Power:	PG2
Reset:	soft
Address:	4ABF0h-4ABF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_252_B
Power:	PG2
Reset:	soft
Address:	4ABF4h-4ABF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_253_B
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4ABF8h-4ABFBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_254\_B  
Power: PG2  
Reset: soft

Address: 4ABFCh-4ABFFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_255\_B  
Power: PG2  
Reset: soft

Address: 4B000h-4B003h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_0\_C  
Power: PG2  
Reset: soft

Address: 4B004h-4B007h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_1\_C  
Power: PG2  
Reset: soft

Address: 4B008h-4B00Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_2\_C  
Power: PG2  
Reset: soft

Address: 4B00Ch-4B00Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_3\_C  
Power: PG2  
Reset: soft

Address: 4B010h-4B013h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_4\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B014h-4B017h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_5\_C  
Power: PG2  
Reset: soft

Address: 4B018h-4B01Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_6\_C  
Power: PG2  
Reset: soft

Address: 4B01Ch-4B01Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_7\_C  
Power: PG2  
Reset: soft

Address: 4B020h-4B023h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_8\_C  
Power: PG2  
Reset: soft

Address: 4B024h-4B027h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_9\_C  
Power: PG2  
Reset: soft

Address: 4B028h-4B02Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_10\_C  
Power: PG2  
Reset: soft

Address: 4B02Ch-4B02Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_11\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B030h-4B033h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_12\_C  
Power: PG2  
Reset: soft

Address: 4B034h-4B037h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_13\_C  
Power: PG2  
Reset: soft

Address: 4B038h-4B03Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_14\_C  
Power: PG2  
Reset: soft

Address: 4B03Ch-4B03Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_15\_C  
Power: PG2  
Reset: soft

Address: 4B040h-4B043h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_16\_C  
Power: PG2  
Reset: soft

Address: 4B044h-4B047h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_17\_C  
Power: PG2  
Reset: soft

Address: 4B048h-4B04Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_18\_C  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4B04Ch-4B04Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_C
Power:	PG2
Reset:	soft
Address:	4B050h-4B053h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_C
Power:	PG2
Reset:	soft
Address:	4B054h-4B057h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_C
Power:	PG2
Reset:	soft
Address:	4B058h-4B05Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_22_C
Power:	PG2
Reset:	soft
Address:	4B05Ch-4B05Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_23_C
Power:	PG2
Reset:	soft
Address:	4B060h-4B063h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_24_C
Power:	PG2
Reset:	soft
Address:	4B064h-4B067h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_25_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B068h-4B06Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_26\_C  
Power: PG2  
Reset: soft

Address: 4B06Ch-4B06Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_27\_C  
Power: PG2  
Reset: soft

Address: 4B070h-4B073h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_28\_C  
Power: PG2  
Reset: soft

Address: 4B074h-4B077h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_29\_C  
Power: PG2  
Reset: soft

Address: 4B078h-4B07Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_30\_C  
Power: PG2  
Reset: soft

Address: 4B07Ch-4B07Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_31\_C  
Power: PG2  
Reset: soft

Address: 4B080h-4B083h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_32\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B084h-4B087h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_C
Power:	PG2
Reset:	soft
Address:	4B088h-4B08Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_C
Power:	PG2
Reset:	soft
Address:	4B08Ch-4B08Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_C
Power:	PG2
Reset:	soft
Address:	4B090h-4B093h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_36_C
Power:	PG2
Reset:	soft
Address:	4B094h-4B097h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_37_C
Power:	PG2
Reset:	soft
Address:	4B098h-4B09Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_38_C
Power:	PG2
Reset:	soft
Address:	4B09Ch-4B09Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_39_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B0A0h-4B0A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_40\_C  
Power: PG2  
Reset: soft

Address: 4B0A4h-4B0A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_41\_C  
Power: PG2  
Reset: soft

Address: 4B0A8h-4B0ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_42\_C  
Power: PG2  
Reset: soft

Address: 4B0ACh-4B0AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_43\_C  
Power: PG2  
Reset: soft

Address: 4B0B0h-4B0B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_44\_C  
Power: PG2  
Reset: soft

Address: 4B0B4h-4B0B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_45\_C  
Power: PG2  
Reset: soft

Address: 4B0B8h-4B0BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_46\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B0BCh-4B0BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_47_C
Power:	PG2
Reset:	soft
Address:	4B0C0h-4B0C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_48_C
Power:	PG2
Reset:	soft
Address:	4B0C4h-4B0C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_49_C
Power:	PG2
Reset:	soft
Address:	4B0C8h-4B0CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_50_C
Power:	PG2
Reset:	soft
Address:	4B0CCh-4B0CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_51_C
Power:	PG2
Reset:	soft
Address:	4B0D0h-4B0D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_52_C
Power:	PG2
Reset:	soft
Address:	4B0D4h-4B0D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_53_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B0D8h-4B0DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_54\_C  
Power: PG2  
Reset: soft

Address: 4B0DCh-4B0DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_55\_C  
Power: PG2  
Reset: soft

Address: 4B0E0h-4B0E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_56\_C  
Power: PG2  
Reset: soft

Address: 4B0E4h-4B0E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_57\_C  
Power: PG2  
Reset: soft

Address: 4B0E8h-4B0EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_58\_C  
Power: PG2  
Reset: soft

Address: 4B0ECh-4B0EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_59\_C  
Power: PG2  
Reset: soft

Address: 4B0F0h-4B0F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_60\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B0F4h-4B0F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_C
Power:	PG2
Reset:	soft
Address:	4B0F8h-4B0FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_C
Power:	PG2
Reset:	soft
Address:	4B0FCh-4B0FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_C
Power:	PG2
Reset:	soft
Address:	4B100h-4B103h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_64_C
Power:	PG2
Reset:	soft
Address:	4B104h-4B107h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_65_C
Power:	PG2
Reset:	soft
Address:	4B108h-4B10Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_66_C
Power:	PG2
Reset:	soft
Address:	4B10Ch-4B10Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_67_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B110h-4B113h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_68\_C  
Power: PG2  
Reset: soft

Address: 4B114h-4B117h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_69\_C  
Power: PG2  
Reset: soft

Address: 4B118h-4B11Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_70\_C  
Power: PG2  
Reset: soft

Address: 4B11Ch-4B11Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_71\_C  
Power: PG2  
Reset: soft

Address: 4B120h-4B123h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_72\_C  
Power: PG2  
Reset: soft

Address: 4B124h-4B127h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_73\_C  
Power: PG2  
Reset: soft

Address: 4B128h-4B12Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_74\_C  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4B12Ch-4B12Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_75_C
Power:	PG2
Reset:	soft
Address:	4B130h-4B133h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_76_C
Power:	PG2
Reset:	soft
Address:	4B134h-4B137h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_77_C
Power:	PG2
Reset:	soft
Address:	4B138h-4B13Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_78_C
Power:	PG2
Reset:	soft
Address:	4B13Ch-4B13Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_79_C
Power:	PG2
Reset:	soft
Address:	4B140h-4B143h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_80_C
Power:	PG2
Reset:	soft
Address:	4B144h-4B147h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_81_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B148h-4B14Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_82\_C  
Power: PG2  
Reset: soft

Address: 4B14Ch-4B14Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_83\_C  
Power: PG2  
Reset: soft

Address: 4B150h-4B153h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_84\_C  
Power: PG2  
Reset: soft

Address: 4B154h-4B157h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_85\_C  
Power: PG2  
Reset: soft

Address: 4B158h-4B15Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_86\_C  
Power: PG2  
Reset: soft

Address: 4B15Ch-4B15Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_87\_C  
Power: PG2  
Reset: soft

Address: 4B160h-4B163h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_88\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B164h-4B167h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_89\_C  
Power: PG2  
Reset: soft

Address: 4B168h-4B16Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_90\_C  
Power: PG2  
Reset: soft

Address: 4B16Ch-4B16Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_91\_C  
Power: PG2  
Reset: soft

Address: 4B170h-4B173h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_92\_C  
Power: PG2  
Reset: soft

Address: 4B174h-4B177h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_93\_C  
Power: PG2  
Reset: soft

Address: 4B178h-4B17Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_94\_C  
Power: PG2  
Reset: soft

Address: 4B17Ch-4B17Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_95\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B180h-4B183h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_96\_C  
Power: PG2  
Reset: soft

Address: 4B184h-4B187h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_97\_C  
Power: PG2  
Reset: soft

Address: 4B188h-4B18Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_98\_C  
Power: PG2  
Reset: soft

Address: 4B18Ch-4B18Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_99\_C  
Power: PG2  
Reset: soft

Address: 4B190h-4B193h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_100\_C  
Power: PG2  
Reset: soft

Address: 4B194h-4B197h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_101\_C  
Power: PG2  
Reset: soft

Address: 4B198h-4B19Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_102\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B19Ch-4B19Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_C
Power:	PG2
Reset:	soft
Address:	4B1A0h-4B1A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_C
Power:	PG2
Reset:	soft
Address:	4B1A4h-4B1A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_C
Power:	PG2
Reset:	soft
Address:	4B1A8h-4B1ABh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_106_C
Power:	PG2
Reset:	soft
Address:	4B1ACh-4B1AFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_107_C
Power:	PG2
Reset:	soft
Address:	4B1B0h-4B1B3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_108_C
Power:	PG2
Reset:	soft
Address:	4B1B4h-4B1B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_109_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B1B8h-4B1BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_110\_C  
Power: PG2  
Reset: soft

Address: 4B1BCh-4B1BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_111\_C  
Power: PG2  
Reset: soft

Address: 4B1C0h-4B1C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_112\_C  
Power: PG2  
Reset: soft

Address: 4B1C4h-4B1C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_113\_C  
Power: PG2  
Reset: soft

Address: 4B1C8h-4B1CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_114\_C  
Power: PG2  
Reset: soft

Address: 4B1CCh-4B1CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_115\_C  
Power: PG2  
Reset: soft

Address: 4B1D0h-4B1D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_116\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B1D4h-4B1D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_117_C
Power:	PG2
Reset:	soft
Address:	4B1D8h-4B1DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_118_C
Power:	PG2
Reset:	soft
Address:	4B1DCh-4B1DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_119_C
Power:	PG2
Reset:	soft
Address:	4B1E0h-4B1E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_120_C
Power:	PG2
Reset:	soft
Address:	4B1E4h-4B1E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_121_C
Power:	PG2
Reset:	soft
Address:	4B1E8h-4B1EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_122_C
Power:	PG2
Reset:	soft
Address:	4B1ECh-4B1EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_123_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B1F0h-4B1F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_124\_C  
Power: PG2  
Reset: soft

Address: 4B1F4h-4B1F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_125\_C  
Power: PG2  
Reset: soft

Address: 4B1F8h-4B1FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_126\_C  
Power: PG2  
Reset: soft

Address: 4B1FCh-4B1FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_127\_C  
Power: PG2  
Reset: soft

Address: 4B200h-4B203h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_128\_C  
Power: PG2  
Reset: soft

Address: 4B204h-4B207h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_129\_C  
Power: PG2  
Reset: soft

Address: 4B208h-4B20Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_130\_C  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4B20Ch-4B20Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_C
Power:	PG2
Reset:	soft
Address:	4B210h-4B213h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_C
Power:	PG2
Reset:	soft
Address:	4B214h-4B217h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_C
Power:	PG2
Reset:	soft
Address:	4B218h-4B21Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_134_C
Power:	PG2
Reset:	soft
Address:	4B21Ch-4B21Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_135_C
Power:	PG2
Reset:	soft
Address:	4B220h-4B223h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_136_C
Power:	PG2
Reset:	soft
Address:	4B224h-4B227h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_137_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B228h-4B22Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_138\_C  
Power: PG2  
Reset: soft

Address: 4B22Ch-4B22Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_139\_C  
Power: PG2  
Reset: soft

Address: 4B230h-4B233h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_140\_C  
Power: PG2  
Reset: soft

Address: 4B234h-4B237h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_141\_C  
Power: PG2  
Reset: soft

Address: 4B238h-4B23Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_142\_C  
Power: PG2  
Reset: soft

Address: 4B23Ch-4B23Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_143\_C  
Power: PG2  
Reset: soft

Address: 4B240h-4B243h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_144\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B244h-4B247h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_145\_C  
Power: PG2  
Reset: soft

Address: 4B248h-4B24Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_146\_C  
Power: PG2  
Reset: soft

Address: 4B24Ch-4B24Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_147\_C  
Power: PG2  
Reset: soft

Address: 4B250h-4B253h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_148\_C  
Power: PG2  
Reset: soft

Address: 4B254h-4B257h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_149\_C  
Power: PG2  
Reset: soft

Address: 4B258h-4B25Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_150\_C  
Power: PG2  
Reset: soft

Address: 4B25Ch-4B25Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_151\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B260h-4B263h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_152\_C  
Power: PG2  
Reset: soft

Address: 4B264h-4B267h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_153\_C  
Power: PG2  
Reset: soft

Address: 4B268h-4B26Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_154\_C  
Power: PG2  
Reset: soft

Address: 4B26Ch-4B26Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_155\_C  
Power: PG2  
Reset: soft

Address: 4B270h-4B273h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_156\_C  
Power: PG2  
Reset: soft

Address: 4B274h-4B277h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_157\_C  
Power: PG2  
Reset: soft

Address: 4B278h-4B27Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_158\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B27Ch-4B27Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_C
Power:	PG2
Reset:	soft
Address:	4B280h-4B283h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_C
Power:	PG2
Reset:	soft
Address:	4B284h-4B287h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_C
Power:	PG2
Reset:	soft
Address:	4B288h-4B28Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_162_C
Power:	PG2
Reset:	soft
Address:	4B28Ch-4B28Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_163_C
Power:	PG2
Reset:	soft
Address:	4B290h-4B293h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_164_C
Power:	PG2
Reset:	soft
Address:	4B294h-4B297h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_165_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B298h-4B29Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_166\_C  
Power: PG2  
Reset: soft

Address: 4B29Ch-4B29Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_167\_C  
Power: PG2  
Reset: soft

Address: 4B2A0h-4B2A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_168\_C  
Power: PG2  
Reset: soft

Address: 4B2A4h-4B2A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_169\_C  
Power: PG2  
Reset: soft

Address: 4B2A8h-4B2ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_170\_C  
Power: PG2  
Reset: soft

Address: 4B2ACh-4B2AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_171\_C  
Power: PG2  
Reset: soft

Address: 4B2B0h-4B2B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_172\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B2B4h-4B2B7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_173_C
Power:	PG2
Reset:	soft
Address:	4B2B8h-4B2BBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_174_C
Power:	PG2
Reset:	soft
Address:	4B2BCh-4B2BFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_175_C
Power:	PG2
Reset:	soft
Address:	4B2C0h-4B2C3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_176_C
Power:	PG2
Reset:	soft
Address:	4B2C4h-4B2C7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_177_C
Power:	PG2
Reset:	soft
Address:	4B2C8h-4B2CBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_178_C
Power:	PG2
Reset:	soft
Address:	4B2CCh-4B2CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_179_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B2D0h-4B2D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_180\_C  
Power: PG2  
Reset: soft

Address: 4B2D4h-4B2D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_181\_C  
Power: PG2  
Reset: soft

Address: 4B2D8h-4B2DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_182\_C  
Power: PG2  
Reset: soft

Address: 4B2DCh-4B2DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_183\_C  
Power: PG2  
Reset: soft

Address: 4B2E0h-4B2E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_184\_C  
Power: PG2  
Reset: soft

Address: 4B2E4h-4B2E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_185\_C  
Power: PG2  
Reset: soft

Address: 4B2E8h-4B2EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_186\_C  
Power: PG2  
Reset: soft





## PAL\_LGC

Address: 4B2ECh-4B2EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_187\_C  
Power: PG2  
Reset: soft

Address: 4B2F0h-4B2F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_188\_C  
Power: PG2  
Reset: soft

Address: 4B2F4h-4B2F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_189\_C  
Power: PG2  
Reset: soft

Address: 4B2F8h-4B2FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_190\_C  
Power: PG2  
Reset: soft

Address: 4B2FCh-4B2FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_191\_C  
Power: PG2  
Reset: soft

Address: 4B300h-4B303h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_192\_C  
Power: PG2  
Reset: soft

Address: 4B304h-4B307h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_193\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B308h-4B30Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_194\_C  
Power: PG2  
Reset: soft

Address: 4B30Ch-4B30Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_195\_C  
Power: PG2  
Reset: soft

Address: 4B310h-4B313h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_196\_C  
Power: PG2  
Reset: soft

Address: 4B314h-4B317h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_197\_C  
Power: PG2  
Reset: soft

Address: 4B318h-4B31Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_198\_C  
Power: PG2  
Reset: soft

Address: 4B31Ch-4B31Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_199\_C  
Power: PG2  
Reset: soft

Address: 4B320h-4B323h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_200\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B324h-4B327h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_201\_C  
Power: PG2  
Reset: soft

Address: 4B328h-4B32Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_202\_C  
Power: PG2  
Reset: soft

Address: 4B32Ch-4B32Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_203\_C  
Power: PG2  
Reset: soft

Address: 4B330h-4B333h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_204\_C  
Power: PG2  
Reset: soft

Address: 4B334h-4B337h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_205\_C  
Power: PG2  
Reset: soft

Address: 4B338h-4B33Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_206\_C  
Power: PG2  
Reset: soft

Address: 4B33Ch-4B33Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_207\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B340h-4B343h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_208\_C  
Power: PG2  
Reset: soft

Address: 4B344h-4B347h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_209\_C  
Power: PG2  
Reset: soft

Address: 4B348h-4B34Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_210\_C  
Power: PG2  
Reset: soft

Address: 4B34Ch-4B34Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_211\_C  
Power: PG2  
Reset: soft

Address: 4B350h-4B353h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_212\_C  
Power: PG2  
Reset: soft

Address: 4B354h-4B357h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_213\_C  
Power: PG2  
Reset: soft

Address: 4B358h-4B35Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_214\_C  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B35Ch-4B35Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_C
Power:	PG2
Reset:	soft
Address:	4B360h-4B363h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_C
Power:	PG2
Reset:	soft
Address:	4B364h-4B367h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_C
Power:	PG2
Reset:	soft
Address:	4B368h-4B36Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_218_C
Power:	PG2
Reset:	soft
Address:	4B36Ch-4B36Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_219_C
Power:	PG2
Reset:	soft
Address:	4B370h-4B373h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_220_C
Power:	PG2
Reset:	soft
Address:	4B374h-4B377h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_221_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B378h-4B37Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_222\_C  
Power: PG2  
Reset: soft

Address: 4B37Ch-4B37Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_223\_C  
Power: PG2  
Reset: soft

Address: 4B380h-4B383h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_224\_C  
Power: PG2  
Reset: soft

Address: 4B384h-4B387h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_225\_C  
Power: PG2  
Reset: soft

Address: 4B388h-4B38Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_226\_C  
Power: PG2  
Reset: soft

Address: 4B38Ch-4B38Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_227\_C  
Power: PG2  
Reset: soft

Address: 4B390h-4B393h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_228\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B394h-4B397h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_229\_C  
Power: PG2  
Reset: soft

Address: 4B398h-4B39Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_230\_C  
Power: PG2  
Reset: soft

Address: 4B39Ch-4B39Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_231\_C  
Power: PG2  
Reset: soft

Address: 4B3A0h-4B3A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_232\_C  
Power: PG2  
Reset: soft

Address: 4B3A4h-4B3A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_233\_C  
Power: PG2  
Reset: soft

Address: 4B3A8h-4B3ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_234\_C  
Power: PG2  
Reset: soft

Address: 4B3ACh-4B3AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_235\_C  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B3B0h-4B3B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_236\_C  
Power: PG2  
Reset: soft

Address: 4B3B4h-4B3B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_237\_C  
Power: PG2  
Reset: soft

Address: 4B3B8h-4B3BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_238\_C  
Power: PG2  
Reset: soft

Address: 4B3BCh-4B3BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_239\_C  
Power: PG2  
Reset: soft

Address: 4B3C0h-4B3C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_240\_C  
Power: PG2  
Reset: soft

Address: 4B3C4h-4B3C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_241\_C  
Power: PG2  
Reset: soft

Address: 4B3C8h-4B3CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_242\_C  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4B3CCh-4B3CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_C
Power:	PG2
Reset:	soft
Address:	4B3D0h-4B3D3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_C
Power:	PG2
Reset:	soft
Address:	4B3D4h-4B3D7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_C
Power:	PG2
Reset:	soft
Address:	4B3D8h-4B3DBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_246_C
Power:	PG2
Reset:	soft
Address:	4B3DCh-4B3DFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_247_C
Power:	PG2
Reset:	soft
Address:	4B3E0h-4B3E3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_248_C
Power:	PG2
Reset:	soft
Address:	4B3E4h-4B3E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_249_C
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B3E8h-4B3EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_250\_C  
Power: PG2  
Reset: soft

Address: 4B3ECh-4B3EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_251\_C  
Power: PG2  
Reset: soft

Address: 4B3F0h-4B3F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_252\_C  
Power: PG2  
Reset: soft

Address: 4B3F4h-4B3F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_253\_C  
Power: PG2  
Reset: soft

Address: 4B3F8h-4B3FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_254\_C  
Power: PG2  
Reset: soft

Address: 4B3FCh-4B3FFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_255\_C  
Power: PG2  
Reset: soft

Address: 4B800h-4B803h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_0\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B804h-4B807h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_1\_D  
Power: PG2  
Reset: soft

Address: 4B808h-4B80Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_2\_D  
Power: PG2  
Reset: soft

Address: 4B80Ch-4B80Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_3\_D  
Power: PG2  
Reset: soft

Address: 4B810h-4B813h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_4\_D  
Power: PG2  
Reset: soft

Address: 4B814h-4B817h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_5\_D  
Power: PG2  
Reset: soft

Address: 4B818h-4B81Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_6\_D  
Power: PG2  
Reset: soft

Address: 4B81Ch-4B81Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_7\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B820h-4B823h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_8\_D  
Power: PG2  
Reset: soft

Address: 4B824h-4B827h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_9\_D  
Power: PG2  
Reset: soft

Address: 4B828h-4B82Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_10\_D  
Power: PG2  
Reset: soft

Address: 4B82Ch-4B82Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_11\_D  
Power: PG2  
Reset: soft

Address: 4B830h-4B833h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_12\_D  
Power: PG2  
Reset: soft

Address: 4B834h-4B837h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_13\_D  
Power: PG2  
Reset: soft

Address: 4B838h-4B83Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_14\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B83Ch-4B83Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_15_D
Power:	PG2
Reset:	soft
Address:	4B840h-4B843h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_16_D
Power:	PG2
Reset:	soft
Address:	4B844h-4B847h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_17_D
Power:	PG2
Reset:	soft
Address:	4B848h-4B84Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_18_D
Power:	PG2
Reset:	soft
Address:	4B84Ch-4B84Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_19_D
Power:	PG2
Reset:	soft
Address:	4B850h-4B853h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_20_D
Power:	PG2
Reset:	soft
Address:	4B854h-4B857h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_21_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B858h-4B85Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_22\_D  
Power: PG2  
Reset: soft

Address: 4B85Ch-4B85Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_23\_D  
Power: PG2  
Reset: soft

Address: 4B860h-4B863h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_24\_D  
Power: PG2  
Reset: soft

Address: 4B864h-4B867h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_25\_D  
Power: PG2  
Reset: soft

Address: 4B868h-4B86Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_26\_D  
Power: PG2  
Reset: soft

Address: 4B86Ch-4B86Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_27\_D  
Power: PG2  
Reset: soft

Address: 4B870h-4B873h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_28\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address:	4B874h-4B877h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_29_D
Power:	PG2
Reset:	soft
Address:	4B878h-4B87Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_30_D
Power:	PG2
Reset:	soft
Address:	4B87Ch-4B87Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_31_D
Power:	PG2
Reset:	soft
Address:	4B880h-4B883h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_32_D
Power:	PG2
Reset:	soft
Address:	4B884h-4B887h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_33_D
Power:	PG2
Reset:	soft
Address:	4B888h-4B88Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_34_D
Power:	PG2
Reset:	soft
Address:	4B88Ch-4B88Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_35_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B890h-4B893h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_36\_D  
Power: PG2  
Reset: soft

Address: 4B894h-4B897h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_37\_D  
Power: PG2  
Reset: soft

Address: 4B898h-4B89Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_38\_D  
Power: PG2  
Reset: soft

Address: 4B89Ch-4B89Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_39\_D  
Power: PG2  
Reset: soft

Address: 4B8A0h-4B8A3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_40\_D  
Power: PG2  
Reset: soft

Address: 4B8A4h-4B8A7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_41\_D  
Power: PG2  
Reset: soft

Address: 4B8A8h-4B8ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_42\_D  
Power: PG2  
Reset: soft





## PAL\_LGC

Address: 4B8ACh-4B8AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_43\_D  
Power: PG2  
Reset: soft

Address: 4B8B0h-4B8B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_44\_D  
Power: PG2  
Reset: soft

Address: 4B8B4h-4B8B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_45\_D  
Power: PG2  
Reset: soft

Address: 4B8B8h-4B8BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_46\_D  
Power: PG2  
Reset: soft

Address: 4B8BCh-4B8BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_47\_D  
Power: PG2  
Reset: soft

Address: 4B8C0h-4B8C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_48\_D  
Power: PG2  
Reset: soft

Address: 4B8C4h-4B8C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_49\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B8C8h-4B8CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_50\_D  
Power: PG2  
Reset: soft

Address: 4B8CCh-4B8CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_51\_D  
Power: PG2  
Reset: soft

Address: 4B8D0h-4B8D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_52\_D  
Power: PG2  
Reset: soft

Address: 4B8D4h-4B8D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_53\_D  
Power: PG2  
Reset: soft

Address: 4B8D8h-4B8DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_54\_D  
Power: PG2  
Reset: soft

Address: 4B8DCh-4B8DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_55\_D  
Power: PG2  
Reset: soft

Address: 4B8E0h-4B8E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_56\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B8E4h-4B8E7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_57_D
Power:	PG2
Reset:	soft
Address:	4B8E8h-4B8EBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_58_D
Power:	PG2
Reset:	soft
Address:	4B8ECh-4B8EFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_59_D
Power:	PG2
Reset:	soft
Address:	4B8F0h-4B8F3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_60_D
Power:	PG2
Reset:	soft
Address:	4B8F4h-4B8F7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_61_D
Power:	PG2
Reset:	soft
Address:	4B8F8h-4B8FBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_62_D
Power:	PG2
Reset:	soft
Address:	4B8FCh-4B8FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_63_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B900h-4B903h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_64\_D  
Power: PG2  
Reset: soft

Address: 4B904h-4B907h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_65\_D  
Power: PG2  
Reset: soft

Address: 4B908h-4B90Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_66\_D  
Power: PG2  
Reset: soft

Address: 4B90Ch-4B90Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_67\_D  
Power: PG2  
Reset: soft

Address: 4B910h-4B913h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_68\_D  
Power: PG2  
Reset: soft

Address: 4B914h-4B917h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_69\_D  
Power: PG2  
Reset: soft

Address: 4B918h-4B91Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_70\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B91Ch-4B91Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_71\_D  
Power: PG2  
Reset: soft

Address: 4B920h-4B923h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_72\_D  
Power: PG2  
Reset: soft

Address: 4B924h-4B927h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_73\_D  
Power: PG2  
Reset: soft

Address: 4B928h-4B92Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_74\_D  
Power: PG2  
Reset: soft

Address: 4B92Ch-4B92Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_75\_D  
Power: PG2  
Reset: soft

Address: 4B930h-4B933h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_76\_D  
Power: PG2  
Reset: soft

Address: 4B934h-4B937h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_77\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B938h-4B93Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_78\_D  
Power: PG2  
Reset: soft

Address: 4B93Ch-4B93Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_79\_D  
Power: PG2  
Reset: soft

Address: 4B940h-4B943h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_80\_D  
Power: PG2  
Reset: soft

Address: 4B944h-4B947h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_81\_D  
Power: PG2  
Reset: soft

Address: 4B948h-4B94Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_82\_D  
Power: PG2  
Reset: soft

Address: 4B94Ch-4B94Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_83\_D  
Power: PG2  
Reset: soft

Address: 4B950h-4B953h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_84\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B954h-4B957h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_85\_D  
Power: PG2  
Reset: soft

Address: 4B958h-4B95Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_86\_D  
Power: PG2  
Reset: soft

Address: 4B95Ch-4B95Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_87\_D  
Power: PG2  
Reset: soft

Address: 4B960h-4B963h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_88\_D  
Power: PG2  
Reset: soft

Address: 4B964h-4B967h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_89\_D  
Power: PG2  
Reset: soft

Address: 4B968h-4B96Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_90\_D  
Power: PG2  
Reset: soft

Address: 4B96Ch-4B96Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_91\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B970h-4B973h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_92\_D  
Power: PG2  
Reset: soft

Address: 4B974h-4B977h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_93\_D  
Power: PG2  
Reset: soft

Address: 4B978h-4B97Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_94\_D  
Power: PG2  
Reset: soft

Address: 4B97Ch-4B97Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_95\_D  
Power: PG2  
Reset: soft

Address: 4B980h-4B983h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_96\_D  
Power: PG2  
Reset: soft

Address: 4B984h-4B987h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_97\_D  
Power: PG2  
Reset: soft

Address: 4B988h-4B98Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_98\_D  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4B98Ch-4B98Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_99_D
Power:	PG2
Reset:	soft
Address:	4B990h-4B993h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_100_D
Power:	PG2
Reset:	soft
Address:	4B994h-4B997h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_101_D
Power:	PG2
Reset:	soft
Address:	4B998h-4B99Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_102_D
Power:	PG2
Reset:	soft
Address:	4B99Ch-4B99Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_103_D
Power:	PG2
Reset:	soft
Address:	4B9A0h-4B9A3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_104_D
Power:	PG2
Reset:	soft
Address:	4B9A4h-4B9A7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_105_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4B9A8h-4B9ABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_106\_D  
Power: PG2  
Reset: soft

Address: 4B9ACh-4B9AFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_107\_D  
Power: PG2  
Reset: soft

Address: 4B9B0h-4B9B3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_108\_D  
Power: PG2  
Reset: soft

Address: 4B9B4h-4B9B7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_109\_D  
Power: PG2  
Reset: soft

Address: 4B9B8h-4B9BBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_110\_D  
Power: PG2  
Reset: soft

Address: 4B9BCh-4B9BFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_111\_D  
Power: PG2  
Reset: soft

Address: 4B9C0h-4B9C3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_112\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B9C4h-4B9C7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_113\_D  
Power: PG2  
Reset: soft

Address: 4B9C8h-4B9CBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_114\_D  
Power: PG2  
Reset: soft

Address: 4B9CCh-4B9CFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_115\_D  
Power: PG2  
Reset: soft

Address: 4B9D0h-4B9D3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_116\_D  
Power: PG2  
Reset: soft

Address: 4B9D4h-4B9D7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_117\_D  
Power: PG2  
Reset: soft

Address: 4B9D8h-4B9DBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_118\_D  
Power: PG2  
Reset: soft

Address: 4B9DCh-4B9DFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_119\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4B9E0h-4B9E3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_120\_D  
Power: PG2  
Reset: soft

Address: 4B9E4h-4B9E7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_121\_D  
Power: PG2  
Reset: soft

Address: 4B9E8h-4B9EBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_122\_D  
Power: PG2  
Reset: soft

Address: 4B9ECh-4B9EFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_123\_D  
Power: PG2  
Reset: soft

Address: 4B9F0h-4B9F3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_124\_D  
Power: PG2  
Reset: soft

Address: 4B9F4h-4B9F7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_125\_D  
Power: PG2  
Reset: soft

Address: 4B9F8h-4B9FBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_126\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4B9FCh-4B9FFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_127_D
Power:	PG2
Reset:	soft
Address:	4BA00h-4BA03h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_128_D
Power:	PG2
Reset:	soft
Address:	4BA04h-4BA07h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_129_D
Power:	PG2
Reset:	soft
Address:	4BA08h-4BA0Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_130_D
Power:	PG2
Reset:	soft
Address:	4BA0Ch-4BA0Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_131_D
Power:	PG2
Reset:	soft
Address:	4BA10h-4BA13h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_132_D
Power:	PG2
Reset:	soft
Address:	4BA14h-4BA17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_133_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BA18h-4BA1Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_134\_D  
Power: PG2  
Reset: soft

Address: 4BA1Ch-4BA1Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_135\_D  
Power: PG2  
Reset: soft

Address: 4BA20h-4BA23h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_136\_D  
Power: PG2  
Reset: soft

Address: 4BA24h-4BA27h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_137\_D  
Power: PG2  
Reset: soft

Address: 4BA28h-4BA2Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_138\_D  
Power: PG2  
Reset: soft

Address: 4BA2Ch-4BA2Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_139\_D  
Power: PG2  
Reset: soft

Address: 4BA30h-4BA33h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_140\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4BA34h-4BA37h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_141_D
Power:	PG2
Reset:	soft
Address:	4BA38h-4BA3Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_142_D
Power:	PG2
Reset:	soft
Address:	4BA3Ch-4BA3Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_143_D
Power:	PG2
Reset:	soft
Address:	4BA40h-4BA43h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_144_D
Power:	PG2
Reset:	soft
Address:	4BA44h-4BA47h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_145_D
Power:	PG2
Reset:	soft
Address:	4BA48h-4BA4Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_146_D
Power:	PG2
Reset:	soft
Address:	4BA4Ch-4BA4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_147_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BA50h-4BA53h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_148\_D  
Power: PG2  
Reset: soft

Address: 4BA54h-4BA57h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_149\_D  
Power: PG2  
Reset: soft

Address: 4BA58h-4BA5Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_150\_D  
Power: PG2  
Reset: soft

Address: 4BA5Ch-4BA5Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_151\_D  
Power: PG2  
Reset: soft

Address: 4BA60h-4BA63h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_152\_D  
Power: PG2  
Reset: soft

Address: 4BA64h-4BA67h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_153\_D  
Power: PG2  
Reset: soft

Address: 4BA68h-4BA6Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_154\_D  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4BA6Ch-4BA6Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_155_D
Power:	PG2
Reset:	soft
Address:	4BA70h-4BA73h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_156_D
Power:	PG2
Reset:	soft
Address:	4BA74h-4BA77h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_157_D
Power:	PG2
Reset:	soft
Address:	4BA78h-4BA7Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_158_D
Power:	PG2
Reset:	soft
Address:	4BA7Ch-4BA7Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_159_D
Power:	PG2
Reset:	soft
Address:	4BA80h-4BA83h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_160_D
Power:	PG2
Reset:	soft
Address:	4BA84h-4BA87h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_161_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BA88h-4BA8Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_162\_D  
Power: PG2  
Reset: soft

Address: 4BA8Ch-4BA8Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_163\_D  
Power: PG2  
Reset: soft

Address: 4BA90h-4BA93h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_164\_D  
Power: PG2  
Reset: soft

Address: 4BA94h-4BA97h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_165\_D  
Power: PG2  
Reset: soft

Address: 4BA98h-4BA9Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_166\_D  
Power: PG2  
Reset: soft

Address: 4BA9Ch-4BA9Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_167\_D  
Power: PG2  
Reset: soft

Address: 4BAA0h-4BAA3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_168\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4BAA4h-4BAA7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_169\_D  
Power: PG2  
Reset: soft

Address: 4BAA8h-4BAABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_170\_D  
Power: PG2  
Reset: soft

Address: 4BAACH-4BAAFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_171\_D  
Power: PG2  
Reset: soft

Address: 4BAB0h-4BAB3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_172\_D  
Power: PG2  
Reset: soft

Address: 4BAB4h-4BAB7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_173\_D  
Power: PG2  
Reset: soft

Address: 4BAB8h-4BABBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_174\_D  
Power: PG2  
Reset: soft

Address: 4BABCh-4BABFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_175\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4BAC0h-4BAC3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_176\_D  
Power: PG2  
Reset: soft

Address: 4BAC4h-4BAC7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_177\_D  
Power: PG2  
Reset: soft

Address: 4BAC8h-4BACBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_178\_D  
Power: PG2  
Reset: soft

Address: 4BACCh-4BACFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_179\_D  
Power: PG2  
Reset: soft

Address: 4BAD0h-4BAD3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_180\_D  
Power: PG2  
Reset: soft

Address: 4BAD4h-4BAD7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_181\_D  
Power: PG2  
Reset: soft

Address: 4BAD8h-4BADBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_182\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4BADCh-4BADFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_183_D
Power:	PG2
Reset:	soft
Address:	4BAE0h-4BAE3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_184_D
Power:	PG2
Reset:	soft
Address:	4BAE4h-4BAE7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_185_D
Power:	PG2
Reset:	soft
Address:	4BAE8h-4BAEBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_186_D
Power:	PG2
Reset:	soft
Address:	4BAECh-4BAEFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_187_D
Power:	PG2
Reset:	soft
Address:	4BAF0h-4BAF3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_188_D
Power:	PG2
Reset:	soft
Address:	4BAF4h-4BAF7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_189_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BAF8h-4BAFBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_190\_D  
Power: PG2  
Reset: soft

Address: 4BAFCh-4BAFFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_191\_D  
Power: PG2  
Reset: soft

Address: 4BB00h-4BB03h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_192\_D  
Power: PG2  
Reset: soft

Address: 4BB04h-4BB07h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_193\_D  
Power: PG2  
Reset: soft

Address: 4BB08h-4BB0Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_194\_D  
Power: PG2  
Reset: soft

Address: 4BB0Ch-4BB0Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_195\_D  
Power: PG2  
Reset: soft

Address: 4BB10h-4BB13h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_196\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4BB14h-4BB17h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_197_D
Power:	PG2
Reset:	soft
Address:	4BB18h-4BB1Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_198_D
Power:	PG2
Reset:	soft
Address:	4BB1Ch-4BB1Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_199_D
Power:	PG2
Reset:	soft
Address:	4BB20h-4BB23h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_200_D
Power:	PG2
Reset:	soft
Address:	4BB24h-4BB27h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_201_D
Power:	PG2
Reset:	soft
Address:	4BB28h-4BB2Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_202_D
Power:	PG2
Reset:	soft
Address:	4BB2Ch-4BB2Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_203_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BB30h-4BB33h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_204\_D  
Power: PG2  
Reset: soft

Address: 4BB34h-4BB37h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_205\_D  
Power: PG2  
Reset: soft

Address: 4BB38h-4BB3Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_206\_D  
Power: PG2  
Reset: soft

Address: 4BB3Ch-4BB3Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_207\_D  
Power: PG2  
Reset: soft

Address: 4BB40h-4BB43h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_208\_D  
Power: PG2  
Reset: soft

Address: 4BB44h-4BB47h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_209\_D  
Power: PG2  
Reset: soft

Address: 4BB48h-4BB4Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_210\_D  
Power: PG2  
Reset: soft





PAL_LGC	
Address:	4BB4Ch-4BB4Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_211_D
Power:	PG2
Reset:	soft
Address:	4BB50h-4BB53h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_212_D
Power:	PG2
Reset:	soft
Address:	4BB54h-4BB57h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_213_D
Power:	PG2
Reset:	soft
Address:	4BB58h-4BB5Bh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_214_D
Power:	PG2
Reset:	soft
Address:	4BB5Ch-4BB5Fh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_215_D
Power:	PG2
Reset:	soft
Address:	4BB60h-4BB63h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_216_D
Power:	PG2
Reset:	soft
Address:	4BB64h-4BB67h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_217_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BB68h-4BB6Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_218\_D  
Power: PG2  
Reset: soft

Address: 4BB6Ch-4BB6Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_219\_D  
Power: PG2  
Reset: soft

Address: 4BB70h-4BB73h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_220\_D  
Power: PG2  
Reset: soft

Address: 4BB74h-4BB77h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_221\_D  
Power: PG2  
Reset: soft

Address: 4BB78h-4BB7Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_222\_D  
Power: PG2  
Reset: soft

Address: 4BB7Ch-4BB7Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_223\_D  
Power: PG2  
Reset: soft

Address: 4BB80h-4BB83h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_224\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4BB84h-4BB87h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_225\_D  
Power: PG2  
Reset: soft

Address: 4BB88h-4BB8Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_226\_D  
Power: PG2  
Reset: soft

Address: 4BB8Ch-4BB8Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_227\_D  
Power: PG2  
Reset: soft

Address: 4BB90h-4BB93h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_228\_D  
Power: PG2  
Reset: soft

Address: 4BB94h-4BB97h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_229\_D  
Power: PG2  
Reset: soft

Address: 4BB98h-4BB9Bh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_230\_D  
Power: PG2  
Reset: soft

Address: 4BB9Ch-4BB9Fh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_231\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4BBA0h-4BBA3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_232\_D  
Power: PG2  
Reset: soft

Address: 4BBA4h-4BBA7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_233\_D  
Power: PG2  
Reset: soft

Address: 4BBA8h-4BBABh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_234\_D  
Power: PG2  
Reset: soft

Address: 4BBACH-4BBAFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_235\_D  
Power: PG2  
Reset: soft

Address: 4BBB0h-4BBB3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_236\_D  
Power: PG2  
Reset: soft

Address: 4BBB4h-4BBB7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_237\_D  
Power: PG2  
Reset: soft

Address: 4BBB8h-4BBBBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_238\_D  
Power: PG2  
Reset: soft



PAL_LGC	
Address:	4BBBCh-4BBBFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_239_D
Power:	PG2
Reset:	soft
Address:	4BBC0h-4BBC3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_240_D
Power:	PG2
Reset:	soft
Address:	4BBC4h-4BBC7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_241_D
Power:	PG2
Reset:	soft
Address:	4BBC8h-4BBCBh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_242_D
Power:	PG2
Reset:	soft
Address:	4BBCCh-4BB CFh
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_243_D
Power:	PG2
Reset:	soft
Address:	4BBD0h-4BBD3h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_244_D
Power:	PG2
Reset:	soft
Address:	4BBD4h-4BBD7h
Name:	Pipe Legacy Palette
ShortName:	PAL_LGC_245_D
Power:	PG2
Reset:	soft



## PAL\_LGC

Address: 4BBD8h-4BBDBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_246\_D  
Power: PG2  
Reset: soft

Address: 4BBDCh-4BBDFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_247\_D  
Power: PG2  
Reset: soft

Address: 4BBE0h-4BBE3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_248\_D  
Power: PG2  
Reset: soft

Address: 4BBE4h-4BBE7h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_249\_D  
Power: PG2  
Reset: soft

Address: 4BBE8h-4BBEBh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_250\_D  
Power: PG2  
Reset: soft

Address: 4BBECh-4BBEFh  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_251\_D  
Power: PG2  
Reset: soft

Address: 4BBF0h-4BBF3h  
Name: Pipe Legacy Palette  
ShortName: PAL\_LGC\_252\_D  
Power: PG2  
Reset: soft



## PAL\_LGC

Address: 4BBF4h-4BBF7h  
 Name: Pipe Legacy Palette  
 ShortName: PAL\_LGC\_253\_D  
 Power: PG2  
 Reset: soft

Address: 4BBF8h-4BBFBh  
 Name: Pipe Legacy Palette  
 ShortName: PAL\_LGC\_254\_D  
 Power: PG2  
 Reset: soft

Address: 4BBFCh-4BBFFh  
 Name: Pipe Legacy Palette  
 ShortName: PAL\_LGC\_255\_D  
 Power: PG2  
 Reset: soft

There are 256 instances of this register format per display pipe.

### Restriction

This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	23:16	<b>Red Legacy Palette Entry</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">UUh</td> </tr> </table> Red legacy palette entry value.	Default Value:	UUh
	Default Value:	UUh		
15:8	<b>Green Legacy Palette Entry</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">UUh</td> </tr> </table> Green legacy palette entry value.	Default Value:	UUh	
Default Value:	UUh			
7:0	<b>Blue Legacy Palette Entry</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">UUh</td> </tr> </table> Blue legacy palette entry value.	Default Value:	UUh	
Default Value:	UUh			



## PAL\_PREC\_DATA

PAL_PREC_DATA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	4A404h-4A407h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_A
Power:	PG1
Reset:	soft
Address:	4AC04h-4AC07h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_B
Power:	PG2
Reset:	soft
Address:	4B404h-4B407h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_C
Power:	PG2
Reset:	soft
Address:	4BC04h-4BC07h
Name:	Pipe Precision Palette Data
ShortName:	PAL_PREC_DATA_D
Power:	PG2
Reset:	soft
These are the precision palette entries used for the 10 bpc, split, and 12 bpc gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.	
Programming Notes	
For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSBs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSBs. For split gamma indexes 0 to 511, program with the first gamma (before CSC) color 10 bit palette entry fraction value. For split gamma indexes 512 to 1023, program with the second gamma (after CSC) color 10 bit palette entry fraction value.	





## PAL\_PREC\_DATA

### Restriction

This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

DWord	Bit	Description		
0	31:30	<b>Reserved</b>		
	29:20	<b>Red Precision Palette Entry</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="text-align: center;">UUUUUUUUUUU<b>b</b></td> </tr> </table> Red precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>
	Default Value:	UUUUUUUUUUU <b>b</b>		
	19:10	<b>Green Precision Palette Entry</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="text-align: center;">UUUUUUUUUUU<b>b</b></td> </tr> </table> Green precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>
Default Value:	UUUUUUUUUUU <b>b</b>			
9:0	<b>Blue Precision Palette Entry</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td style="text-align: center;">UUUUUUUUUUU<b>b</b></td> </tr> </table> Blue precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>	
Default Value:	UUUUUUUUUUU <b>b</b>			



## PAL\_PREC\_INDEX

<b>PAL_PREC_INDEX</b>								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	4A400h-4A403h							
Name:	Pipe Precision Palette Index							
ShortName:	PAL_PREC_INDEX_A							
Power:	PG1							
Reset:	soft							
Address:	4AC00h-4AC03h							
Name:	Pipe Precision Palette Index							
ShortName:	PAL_PREC_INDEX_B							
Power:	PG2							
Reset:	soft							
Address:	4B400h-4B403h							
Name:	Pipe Precision Palette Index							
ShortName:	PAL_PREC_INDEX_C							
Power:	PG2							
Reset:	soft							
Address:	4BC00h-4BC03h							
Name:	Pipe Precision Palette Index							
ShortName:	PAL_PREC_INDEX_D							
Power:	PG2							
Reset:	soft							
This index controls access to the array of precision palette data values.								
DWord	Bit	Description						
0	31	<b>Reserved</b> Format: <input type="text"/> MBZ						
	30:16	<b>Reserved</b> Format: <input type="text"/> MBZ						
	15	<b>Index Auto Increment</b> This field enables the index auto increment.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>	Value	Name	Description			
Value	Name	Description						



## PAL\_PREC\_INDEX

PAL_PREC_INDEX			
	0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment	Increment the index value with each read or write to the data register.
14:10	<b>Reserved</b>		
	Format:		MBZ
9:0	<b>Index Value</b>		
	This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.		
	<b>Value</b>	<b>Name</b>	
	[0,1023]		



## PAL\_PREC\_MULTI\_SEG\_DATA

<b>PAL_PREC_MULTI_SEG_DATA</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	4A40Ch-4A40Fh	
Name:	Pipe Precision Multi Segment Palette Data	
ShortName:	PAL_PREC_MULTI_SEG_DATA_A	
Power:	PG1	
Reset:	soft	
Address:	4AC0Ch-4AC0Fh	
Name:	Pipe Precision Multi Segment Palette Data	
ShortName:	PAL_PREC_MULTI_SEG_DATA_B	
Power:	PG2	
Reset:	soft	
Address:	4B40Ch-4B40Fh	
Name:	Pipe Precision Multi Segment Palette Data	
ShortName:	PAL_PREC_MULTI_SEG_DATA_C	
Power:	PG2	
Reset:	soft	
Address:	4BC0Ch-4BC0Fh	
Name:	Pipe Precision Multi Segment Palette Data	
ShortName:	PAL_PREC_MULTI_SEG_DATA_D	
Power:	PG2	
Reset:	soft	
<p>These are the precision palette entries used for the multi segment gamma. The Precision Palette Index Value indicates the precision palette location to be accessed through this register.</p>		
<b>Programming Notes</b>		
<p>For 10 bpc, program with the color 10 bit palette entry fraction value. For 12 bpc gamma odd indexes, program with the upper 10 bits of the color palette entry fraction value. For 12 bpc gamma even indexes, program the MSBs with the lower 6 bits of the color palette entry fraction value, then program all 0s in the LSBs.</p>		
<b>Restriction</b>		
<p>This register must be written only as a full 32 bit dword. Byte or word writes are not supported.</p>		
DWord	Bit	Description



PAL_PREC_MULTI_SEG_DATA				
0	31:30	<b>Reserved</b>		
	29:20	<b>Red Precision Palette Entry</b> <table border="1"><tr><td>Default Value:</td><td>UUUUUUUUUUU<b>b</b></td></tr></table> Red precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>
	Default Value:	UUUUUUUUUUU <b>b</b>		
	19:10	<b>Green Precision Palette Entry</b> <table border="1"><tr><td>Default Value:</td><td>UUUUUUUUUUU<b>b</b></td></tr></table> Green precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>
Default Value:	UUUUUUUUUUU <b>b</b>			
9:0	<b>Blue Precision Palette Entry</b> <table border="1"><tr><td>Default Value:</td><td>UUUUUUUUUUU<b>b</b></td></tr></table> Blue precision palette entry value.	Default Value:	UUUUUUUUUUU <b>b</b>	
Default Value:	UUUUUUUUUUU <b>b</b>			



## PAL\_PREC\_MULTI\_SEG\_INDEX

<b>PAL_PREC_MULTI_SEG_INDEX</b>										
Register Space:	MMIO: 0/2/0									
Source:	BSpec									
Access:	R/W									
Size (in bits):	32									
Address:	4A408h-4A40Bh									
Name:	Pipe Precision Multi Segment Palette Index									
ShortName:	PAL_PREC_MULTI_SEG_INDEX_A									
Power:	PG1									
Reset:	soft									
Address:	4AC08h-4AC0Bh									
Name:	Pipe Precision Multi Segment Palette Index									
ShortName:	PAL_PREC_MULTI_SEG_INDEX_B									
Power:	PG2									
Reset:	soft									
Address:	4B408h-4B40Bh									
Name:	Pipe Precision Multi Segment Palette Index									
ShortName:	PAL_PREC_MULTI_SEG_INDEX_C									
Power:	PG2									
Reset:	soft									
Address:	4BC08h-4BC0Bh									
Name:	Pipe Precision Multi Segment Palette Index									
ShortName:	PAL_PREC_MULTI_SEG_INDEX_D									
Power:	PG2									
Reset:	soft									
This index controls access to the array of precision palette data values used in the multi-segment gamma mode.										
DWord	Bit	Description								
0	31:16	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ						
		MBZ								
15	<b>Index Auto Increment</b> This field enables the index auto increment. <table border="1" style="display: inline-table; vertical-align: middle;"><thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Increment</td> <td>Do not automatically increment the index value.</td> </tr> <tr> <td>1b</td> <td>Auto Increment</td> <td>Increment the index value with each read or write to the data register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	No Increment	Do not automatically increment the index value.	1b	Auto Increment	Increment the index value with each read or write to the data register.
Value	Name	Description								
0b	No Increment	Do not automatically increment the index value.								
1b	Auto Increment	Increment the index value with each read or write to the data register.								



## PAL\_PREC\_MULTI\_SEG\_INDEX

	14:5	<b>Reserved</b>		
		Format:	MBZ	
	4:0	<b>Index Value</b> This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.		
			<b>Value</b>	<b>Name</b>
			[0,17]	



## PASID Capability

PASID_CAP_0_2_0_PCI - PASID Capability						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00104h					
PASID capability reports support for Process Address Space ID(PASID) on Device-2, compliant to PCI-Express PASID ECN.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:13	<b>RESERVED</b>				
		Default Value:	000b			
		Access:	RO			
	Reserved					
	12:8	<b>Maximum PASID Width</b>				
Default Value:		10100b				
Access:		RO				
Indicates the width of the PASID field supported by the Endpoint. Hardwired to 14h to indicate support for all PASID values (20 bits).						
7:3	<b>RESERVED</b>					
	Default Value:	000b				
	Access:	RO				
Reserved						
2	<b>Privilege Mode Supported</b>					
	Default Value:	0b				
	Access:	RO				
Hardwired to 0, the Endpoint supports operating in Non-privileged mode only, and will never request privileged mode in requests-with-PASID.						
1	<b>Execute Permission Supported</b>					
	Access:	RO				
<b>Description</b>						





## PASID\_CAP\_0\_2\_0\_PCI - PASID Capability

		Hardwired to 0, the Endpoint supports requests-with-PASID that requests execute permission.	
		Value	Name
		0b	[Default]
0	<b>RESERVED</b>		
	Default Value:	000b	
	Access:	RO	
	Reserved		



## PASID Control

PASID_CTRL_0_2_0_PCI - PASID Control						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	8					
Address:	00106h					
Process Address Space ID (PASID) control for Device-2.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:3	<b>RESERVED</b>				
		Default Value:	000b			
		Access:	RO			
	Reserved					
2		<b>Privileged Mode Enable</b>				
		Default Value:	0b			
	Access:	RO				
Hardwired to 0, the Endpoint is not permitted to request privileged mode in requests-with-PASID.						
1		<b>Execute Permission Enable</b>				
		Default Value:	0b			
	Access:	R/W				
If Set, the Endpoint is permitted to request execute permission in requests-with-PASID. If Clear, the Endpoint is not permitted to do so. Behavior is undefined if this bit changes value when ATS Enable field in ATS Capability is Set. Processor graphics does not use this field. Software is expected to Set this field before configuring extended-context-entry for Device-2 with the Execute Request Enable field Set.						
0		<b>PASID Enable</b>				
		Default Value:	0b			
	Access:	R/W				
If Set, the Endpoint is permitted to generate requests-with-PASID. If Clear, the Endpoint is not permitted to do so. Behavior is undefined if this bit changes value when ATS Enable field in ATS Capability is Set. If Privileged Mode Supported field in PASID Capability register is Clear, then this field is treated as Reserved(0). Processor graphics does not use this field. Software is expected to Set this field before configuring extended-context-entry for Device-2 with Supervisor Request Enable field Set. For compatibility reasons, this field is implemented as RW.						



<b>PASID_CTRL_0_2_0_PCI - PASID Control</b>		



## PASID Extended Capability Header

PASID_EXTCAP_0_2_0_PCI - PASID Extended Capability Header						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	00100h					
PASID capability reports support for Process Address Space ID(PASID) on Device-2, compliant to PCI-Express PASID ECN.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	31:20	<b>Next Capability Offset</b>				
		Default Value:	001000000000b			
		Access:	RO			
			This is a hardwired pointer to the next item in the capabilities list.			
	19:16	<b>Version</b>				
		Default Value:	0001b			
		Access:	RO			
			Hardwired to capability version 1.			
	15:0	<b>Capability ID</b>				
Default Value:		0000000000011011b				
Access:		RO				
		Hardwired to the PASID Extended Capability ID				



## PAT Index

PAT_INDEX - PAT Index			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	040E0h		
Name:	PAT INDEX 0		
ShortName:	PAT_INDEX_0		
Address:	040E4h		
Name:	PAT INDEX 1		
ShortName:	PAT_INDEX_1		
Address:	040E8h		
Name:	PAT INDEX 2		
ShortName:	PAT_INDEX_2		
Address:	040ECh		
Name:	PAT INDEX 3		
ShortName:	PAT_INDEX_3		
Address:	040F0h		
Name:	PAT INDEX 4		
ShortName:	PAT_INDEX_4		
Address:	040F4h		
Name:	PAT INDEX 5		
ShortName:	PAT_INDEX_5		
Address:	040F8h		
Name:	PAT INDEX 6		
ShortName:	PAT_INDEX_6		
Address:	040FCh		
Name:	PAT INDEX 7		
ShortName:	PAT_INDEX_7		
Address:	040DCh		
Name:	VTD PRIVATE PAT		
ShortName:	VTD_PVT_PAT		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIIsContextSaved</a>	<a href="#">_Custom_GTIStorage</a>	<a href="#">_Custom_GTIAccessProtection</a>



## PAT\_INDEX - PAT Index

DWord	Bit	Description		
0	31:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>000000000000000000000000b</td> </tr> </table>	Default Value:	000000000000000000000000b
Default Value:	000000000000000000000000b			
	9:8	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>00b</td> </tr> </table> <p>Class of Service sent to LLC to determine subset of ways memory accesses will be stored in.</p> <p>00: Class0            01: Class1            10: Class2            11: Class3</p> <p><i>Max* QoS: Class0</i>  <i>Relative* QoS: 0 &gt; 1 &gt; 2 ≥ 3**</i></p> <p>* Max/Relative statements above based on default/non-firmware-overridden GT QoS masks.            ** CLOS2 = CLOS3 equivalence only on 4-way LLC SKUs.</p>	Default Value:	00b
Default Value:	00b			
	7:6	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>00b</td> </tr> </table>	Default Value:	00b
Default Value:	00b			
	5:4	<p><b>LRU AGE</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>00b</td> </tr> </table> <p>00: Take the age value from Uncore CRs            01: Assign the age of "0"            10: Do not change the age on a hit            11: Assign the age of "3"</p>	Default Value:	00b
Default Value:	00b			
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>00b</td> </tr> </table> <p>00: eLLC only            01: LLC only            10: LLC/eLLC allowed            11: LLC/eLLC allowed</p>	Default Value:	00b
Default Value:	00b			
	1:0	<p><b>Mem Type</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Default Value:</td> <td>11b</td> </tr> </table> <p>00: Uncacheable(UC)            01: Write Combining(WC)            10: Write through(WT)            11: Write back(WB)</p>	Default Value:	11b
Default Value:	11b			





## PCI Command

PCICMD_0_2_0_PCI - PCI Command			
Register Space:	PCI: 0/2/0		
Source:	BSpec		
Size (in bits):	16		
Address:	00004h		
This 16-bit register provides basic control over the IGD's ability to respond to PCI cycles. The PCICMD Register in the IGD disables the IGD PCI compliant master accesses to main memory.			
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>		
N	Unspecified		
DWord	Bit	Description	
0	15:11	<b>RESERVED</b>	
		Default Value:	000b
		Access:	RO
		Reserved	
		10	<b>Interrupt Disable</b>
Default Value:	0b		
Access:	R/W		
This bit disables the device from asserting INTx#. 0: Enable the assertion of this device's INTx# signal. 1: Disable the assertion of this device's INTx# signal. DO_INTx messages will not be sent to DMI.			
9	<b>Fast Back-to-Back</b>		
	Default Value:	0b	
	Access:	RO	
Not Implemented. Hardwired to 0.			
8	<b>SERR Enable</b>		
	Default Value:	0b	
	Access:	RO	
Not Implemented. Hardwired to 0.			
7	<b>Wait Cycle Control</b>		
	Default Value:	0b	
	Access:	RO	
Not Implemented. Hardwired to 0.			





## PCICMD\_0\_2\_0\_PCI - PCI Command

6	<p><b>Parity Error Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Not Implemented. Hardwired to 0. Since the IGD belongs to the category of devices that does not corrupt programs or data in system memory or hard drives, the IGD ignores any parity error that it detects and continues with normal operation.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
5	<p><b>Video Palette Snooping</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This bit is hardwired to 0 to disable snooping.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
4	<p><b>Memory Write and Invalidate Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0. The IGD does not support memory write and invalidate commands.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
3	<p><b>Special Cycle Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This bit is hardwired to 0. The IGD ignores Special cycles.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
2	<p><b>Bus Master Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0: Disable IGD bus mastering. 1: Enable the IGD to function as a PCI compliant master.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
1	<p><b>Memory Access Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls the IGD's response to memory space accesses. 0: Disable. 1: Enable.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
0	<p><b>I/O Access Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bit controls the IGD's response to I/O space accesses. 0: Disable. 1: Enable. This field is RO 1'b0 if DEV2CTL[0] IOBARDIS at offset 0x58 is 1b.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				





## PCI Express Capability

PCIECAP_0_2_0_PCI - PCI Express Capability						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00072h					
PCI Express Capability						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:14	<b>RESERVED</b>				
		Default Value:	000b			
		Access:	RO			
		Reserved				
	13:9	<b>Interrupt Message Number</b>				
		Default Value:	00000b			
		Access:	RO			
		This field indicates which MSI vector is used for the interrupt message generated in association with any of the status bits of this Capability structure. Since this device only supports one MSI vector, this field is hardwired to 0.				
	8	<b>Slot Implemented</b>				
		Default Value:	0b			
		Access:	RO			
		This field is hardwired to 0 for an endpoint device.				
	7:4	<b>Device Type</b>				
		Default Value:	1001b			
		Access:	RO			
		This field is hardwired to 9h to indicate a Root Complex Integrated Endpoint.				
	3:0	<b>Capability Version</b>				
		Default Value:	0010b			
		Access:	RO			
		This field is hardwired to 2h to indicate Functions compliant to PCI Express 3.0 Base Specification.				



## PCI Express Capability Header

PCIECAPHDR_0_2_0_PCI - PCI Express Capability Header						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00070h					
PCI Express Capability Header						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:8	<b>Next Capability Pointer</b> <table border="1"> <tr> <td>Default Value:</td> <td>10101100b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field is hardwired to point to the next PCI Capability structure, the MSI Capabilities at ACh.</p>	Default Value:	10101100b	Access:	RO
	Default Value:	10101100b				
Access:	RO					
7:0	<b>Capability Identifier</b> <table border="1"> <tr> <td>Default Value:</td> <td>00010000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field is hardwired to 10h to indicate that this is a PCI Express Capability structure.</p>	Default Value:	00010000b	Access:	RO	
Default Value:	00010000b					
Access:	RO					



## PCI Express Capability Structure

DEVICESTS_0_2_0_PCI - PCI Express Capability Structure						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	0007Ah					
PCI Express Capability Structure						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:6	<b>RESERVED</b>				
		Default Value:	0000000000b			
		Access:	RO			
	Reserved					
	5	<b>Transactions Pending</b>				
Default Value:		0b				
Access:		RO				
When Set, this bit indicates that the Function has issued Non-Posted Requests that have not been completed. A Function reports this bit is cleared only when all outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. This bit must also be cleared upon the completion of an FLR.						
4	<b>Aux Power Detected</b>					
Default Value:		0b				
Access:		RO				
Functions that require Aux power report this bit as Set if Aux power is detected by the Function. Hardwired to 0b, the integrated graphics device does not require Aux power.						
3	<b>Unsupported Request Detected</b>					
Default Value:		0b				
Access:		RO				
This bit indicates the Function received an Unsupported Request. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.						
2	<b>Fatal Error Detected</b>					
Default Value:		0b				



## DEVICESTS\_0\_2\_0\_PCI - PCI Express Capability Structure

		Access:	RO
		This bit indicates the status of Fatal errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.	
1	<b>Non-Fatal Error Detected</b>		
		Default Value:	0b
		Access:	RO
		This bit indicates the status of Non-Fatal errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.	
0	<b>Correctable Error Detected</b>		
		Default Value:	0b
		Access:	RO
		This bit indicates the status of Correctable errors detected. Hardwired to 0b, the Root Complex Integrated Endpoint graphics device does not use the PCI Express error reporting mechanism.	



## PCI Express Device Control

DEVICECTL_0_2_0_PCI - PCI Express Device Control						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00078h					
PCI Express Device Control						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15	<b>Initiate Function Level Reset</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>A write of 1b initiates Function Level Reset to the Function. During FLR, a read will return 1b since device 2 reads abort. If a local panel is powered on and configured to power down on reset, the FLR will typically take several hundred milliseconds to complete. The worst possible, although unrealistic, delay is 5 seconds.</p>	Default Value:	0b	Access:	R/W
	Default Value:	0b				
	Access:	R/W				
	14:12	<b>Max Read Request Size</b>				
<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Functions that do not generate Read Requests larger than 128 bytes and Functions that do not generate Read Requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.</p>		Default Value:	000b	Access:	RO	
Default Value:	000b					
Access:	RO					
11	<b>Enable No Snoop</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This bit is permitted to be hardwired to 0b if a Function would never Set the No Snoop attribute in transactions it initiates. The graphics device never generates a PCI Express TLP.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
10	<b>Aux Power PM Enable</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Functions that do not implement this capability hardwire this bit to 0b.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
9	<b>Phantom Functions Enable</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Functions that do not implement this capability hardwire this bit to 0b.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
8	<b>Extended Tag field Enable</b>					



## DEVICECTL\_0\_2\_0\_PCI - PCI Express Device Control

		Default Value:	0b
		Access:	RO
		Functions that do not implement this capability hardwire this bit to 0b.	
7:5	<b>Max Payload Size</b>		
		Default Value:	000b
		Access:	RO
		Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.	
4	<b>Enable Relaxed Ordering</b>		
		Default Value:	0b
		Access:	RO
		A Function is permitted to hardwire this bit to 0b if it never sets the Relaxed Ordering attribute in transactions it initiates as a Requester. The graphics device never generates a PCI Express TLP.	
3	<b>Unsupported Request Response Enable</b>		
		Default Value:	0b
		Access:	RO
		A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
2	<b>Fatal Error Enable</b>		
		Default Value:	0b
		Access:	RO
		A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
1	<b>Non-Fatal Error Enable</b>		
		Default Value:	0b
		Access:	RO
		A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
0	<b>Correctable Error Enable</b>		
		Default Value:	0b
		Access:	RO
		A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	





## PCI Mirror of GMCH Graphics Control

MGGC0_0_2_0_PCI - PCI Mirror of GMCH Graphics Control						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00050h					
Mirror of GGC register from GTTMMADR Space at offset 0x108040.						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	15:8	<p><b>GMS</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>05h</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics device in VGA (non-linear) and Native (linear) modes. It corresponds to DSM (Data Stolen Memory region) region. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.</p> <p>Hardware does not clear or set any of these bits automatically based on IGD being disabled/enabled.</p> <p>BIOS Requirement: BIOS must not set this field to 0h if IVD (bit 1 of this register) is 0.</p> <p>BIOS Requirement: Given new sizes allow down to 8MB allocation, BIOS has to ensure there is sufficient space for WOPCM and basic GFX Stolen functions.</p> <p>00h:0MB            01h:32MB            02h:64MB            03h:96MB            04h:128MB            05h:160MB            06h:192MB            07h:224MB            08h:256MB            09h:288MB            0Ah:320MB            0Bh:352MB            0Ch:384MB            0Dh:416MB            0Eh:448MB            0Fh:480MB            10h:512MB            11h - 1Fh: Reserved            20h:1024MB            21h - 2Fh: Reserved</p>	Default Value:	05h	Access:	RO Variant
Default Value:	05h					
Access:	RO Variant					



## MGGC0\_0\_2\_0\_PCI - PCI Mirror of GMCH Graphics Control

	<p>30h:1536MB            31h - 3Fh: Reserved            40h: 2048MB            41h - EFh: Reserved            F0h: 4MB            F1h: 8MB            F2h: 12MB            F3h: 16MB            F4h: 20MB            F5h: 24MB            F6h: 28MB            F7h: 32MB            F8h: 36MB            F9h: 40MB            FAh: 44MB            FBh: 48MB            FCh: 52MB            FDh: 56MB            FEh: 60MB            FFh: Reserved Hardware functionality in case of programming this value to Reserved is not guaranteed.</p>				
7:6	<p><b>GGMS</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This field is used to select the amount of Main Memory that is pre-allocated to support the Internal Graphics Translation Table. The BIOS ensures that memory is pre-allocated only when Internal graphics is enabled.            GSM is assumed to be a contiguous physical DRAM space with DSM, and BIOS needs to allocate a contiguous memory chunk. Hardware will derive the base of GSM from DSM only using the GSM size programmed in the register.            Hardware functionality in case of programming this value to Reserved is not guaranteed.            0x0:No Preallocated Memory            0x1:2MB of Preallocated Memory            0x2:4MB of Preallocated Memory            0x3:8MB of Preallocated Memory</p>	Default Value:	00b	Access:	RO Variant
Default Value:	00b				
Access:	RO Variant				
5:3	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	000b	Access:	RO
Default Value:	000b				
Access:	RO				
2	<b>VAMEN</b>				



## MGGC0\_0\_2\_0\_PCI - PCI Mirror of GMCH Graphics Control

		Default Value:	0b
		Access:	RO Variant
		<p>Enables the use of the iGFX engines for Versatile Acceleration.</p> <p>0 - iGFX engines are in iGFX Mode. Device 2 Class Code is 030000h.</p> <p>1 - iGFX engines are in Versatile Acceleration Mode. Device 2 Class Code is 038000h.</p>	
	1	<b>IVD</b>	
		Default Value:	0b
		Access:	RO Variant
		<p>0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00.</p> <p>1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80.</p> <p>BIOS Requirement: BIOS must not set this bit to 0 if the GMS field (bits 7:3 of this register) pre-allocates no memory.</p>	
	0	<b>SPARE</b>	
		Default Value:	0b
		Access:	RO Variant
		<p>Note: This bit was maintained as a placeholder for compatibility. Prior to Gen10, it locked the register.</p>	



## PCI Status

PCISTS2_0_2_0_PCI - PCI Status						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	00006h					
<p>PCISTS is a 16-bit status register that reports the occurrence of a PCI compliant master abort and PCI compliant target abort. PCISTS also indicates the DEVSEL# timing that has been set by the IGD.</p>						
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15	<p><b>Detected Parity Error</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Since the IGD does not detect parity, this bit is always hardwired to 0.</p>	Default Value:	0b	Access:	RO
	Default Value:	0b				
	Access:	RO				
	14	<p><b>Signaled System Error</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The IGD never asserts SERR#, therefore this bit is hardwired to 0.</p>	Default Value:	0b	Access:	RO
	Default Value:	0b				
Access:	RO					
13	<p><b>Received Master Abort Status</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The IGD never gets a Master Abort, therefore this bit is hardwired to 0.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
12	<p><b>Received Target Abort Status</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The IGD never gets a Target Abort, therefore this bit is hardwired to 0.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
11	<p><b>Signaled Target Abort Status</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0. The IGD does not use target abort semantics.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
10:9	<b>DEVSEL Timing</b>					



## PCISTS2\_0\_2\_0\_PCI - PCI Status

	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 00.</p>	Default Value:	00b	Access:	RO
Default Value:	00b				
Access:	RO				
8	<p><b>Master Data Parity Error Detected</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Since Parity Error Response is hardwired to disabled, and the IGD does not do any parity detection, this bit is hardwired to 0.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
7	<p><b>Fast Back-to-Back</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0 to be compliant to PCI Express Base Spec (rev 3.0).</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
6	<p><b>User Defined Format</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
5	<p><b>66 MHz PCI Capable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0.</p>	Default Value:	0b	Access:	RO
Default Value:	0b				
Access:	RO				
4	<p><b>Capability List</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This bit is hardwired to 1 to indicate that the register at 34h provides an offset into the function's PCI Configuration Space containing a pointer to the location of the first item in the list.</p>	Default Value:	1b	Access:	RO
Default Value:	1b				
Access:	RO				
3	<p><b>Interrupt Status</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table> <p>This bit reflects the state of the interrupt in the device. Only when the Interrupt Disable bit in the command register is a 0 and this Interrupt Status bit is a 1, will the devices INTx# signal be asserted.</p>	Default Value:	0b	Access:	RO Variant
Default Value:	0b				
Access:	RO Variant				
2:0	<b>RESERVED</b>				



### PCISTS2\_0\_2\_0\_PCI - PCI Status

	Default Value:	000b
	Access:	RO
	Reserved	



## PCU Interrupt Definition

PCU Interrupt Definition		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	444E0h-444EFh	
Name:	PCU Interrupts	
ShortName:	PCU_INTERRUPT	
<p>This table indicates which events are mapped to each bit of the PCU Interrupt registers.            0x444E0 = ISR            0x444E4 = IMR            0x444E8 = IIR            0x444EC = IER</p>		
DWord	Bit	Description
0	31	<b>DDIA DC9 HPD</b> This field indicates DDIA hotplug activity was detected during DC9.
	30	<b>DDIB DC9 HPD</b> This field indicates DDIB hotplug activity was detected during DC9.
	29	<b>DDIC DC9 HPD</b> This field indicates DDIC hotplug activity was detected during DC9.
	28	<b>Spare_28</b> Spare bit
	27	<b>Spare_27</b> Spare bit
	26	<b>Spare_26</b> Spare bit
	25	<b>PCU_Pcode2driver_Mailbox_Event</b>
	24	<b>PCU_Thermal_Event</b>
	23	<b>Spare_23</b> Spare bit
	22	<b>Spare_22</b> Spare bit
	21	<b>Spare_21</b> Spare bit
	20	<b>Spare_20</b> Spare bit
19	<b>Spare_19</b> Spare bit	



## PCU Interrupt Definition

18	<b>Spare_18</b> Spare bit
17	<b>Spare_17</b> Spare bit
16	<b>Spare_16</b> Spare bit
15	<b>Spare_15</b> Spare bit
14	<b>Spare_14</b> Spare bit
13	<b>Spare_13</b> Spare bit
12	<b>Spare_12</b> Spare bit
11	<b>Spare_11</b> Spare bit
10	<b>Spare_10</b> Spare bit
9	<b>Spare_9</b> Spare bit
8	<b>Spare_8</b> Spare bit
7	<b>Spare_7</b> Spare bit
6	<b>Spare_6</b> Spare bit
5	<b>Spare_5</b> Spare bit
4	<b>Spare_4</b> Spare bit
3	<b>Spare_3</b> Spare bit
2	<b>Spare_2</b> Spare bit
1	<b>Spare_1</b> KVMR Release Display Enable - This field indicates that KVMR is no longer requesting driver to enable a display output.
0	<b>Spare_0</b> KVMR Request Display Enable -This field indicates that KVMR is requesting driver to enable a display output.





## Performance Counter 1 LSB

PERFCNT1_LSB - Performance Counter 1 LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091B8h			
<p>GT implements 2 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>				
DWord	Bit	Description		
0	31:0	<b>Counter Value (LSB - 31:0 of 43:0)</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr></table> <p>The Counter Value: This is the field where the counter value can be observed via a simple read to the register.</p>	Access:	RO
Access:	RO			



## Performance Counter 1 MSB

PERFCNT1_MSB - Performance Counter 1 MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091BCh			
<p>GT implements 2 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>				
DWord	Bit	Description		
0	31	<p><b>Counter 1 Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter#1 Enable.            0: Counter is disabled. The count value is not deterministic.            1: Counter is enabled. Once enabled, the counter is activated if the global enable (from NCU) is also asserted.</p>	Access:	R/W
	Access:	R/W		
	30	<p><b>Overflow Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Overflow Enable.            0: Overflow reporting is enabled.            1: Overflow reporting is disabled.</p>	Access:	R/W
	Access:	R/W		
	29	<p><b>Edge Detect</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Edge Detect:            0: Edge detect is enabled.            1: Edge detect is disabled.</p>	Access:	R/W
Access:	R/W			
28	<p><b>Counter Clear</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter Clear.</p>	Access:	R/W	
Access:	R/W			
27:20	<p><b>Event Selection</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Event Selection: The event list (see attached). Used as a MUX control to select the event to Counter.</p>	Access:	R/W	
Access:	R/W			



## PERFCNT1\_MSB - Performance Counter 1 MSB

	19:12	<b>RSVD</b>
		Access: RO
	11:0	<b>Counter Value (MSB - 43:32 of 43:0)</b>
		Access: RO The Counter Value: This is the field where the counter value can be observed via a simple read to the register.



## Performance Counter 2 LSB

PERFCNT2_LSB - Performance Counter 2 LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091C0h			
<p>GT implements 2 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p>				
DWord	Bit	Description		
0	31:0	<p><b>Counter Value (LSB - 31:0 of 43:0)</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The Counter Value: This is the field where the counter value can be observed via a simple read to the register.</p>	Access:	RO
Access:	RO			



## Performance Counter 2 MSB

PERFCNT2_MSB - Performance Counter 2 MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091C4h			
<p>GT implements 2 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p>				
DWord	Bit	Description		
0	31	<p><b>Counter 2 Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter#2 Enable.            0: Counter is disabled. The count value is not deterministic.            1: Counter is enabled. Once enabled, the counter is activated if the global enable (from NCU) is also asserted.</p>	Access:	R/W
	Access:	R/W		
	30	<p><b>Overflow Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Overflow Enable.            0: Overflow reporting is enabled.            1: Overflow reporting is disabled.</p>	Access:	R/W
	Access:	R/W		
	29	<p><b>Edge Detect</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Edge Detect.            0: Edge detect is enabled.            1: Edge detect is disabled.</p>	Access:	R/W
Access:	R/W			
28	<p><b>Counter Clear</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter Clear.</p>	Access:	R/W	
Access:	R/W			
27:20	<p><b>Event Selection</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Event Selection: The event list (see attached). Used as a MUX control to select the event to Counter.</p>	Access:	R/W	
Access:	R/W			



## PERFCNT2\_MSB - Performance Counter 2 MSB

	19:12	<b>RSVD</b>	
		Access:	RO
	11:0	<b>Counter Value (MSB - 43:32 of 43:0)</b>	
		Access:	RO
The Counter Value: This is the field where the counter value can be observed via a simple read to the register.			



## Performance Counter 3 LSB

PERFCNT3_LSB - Performance Counter 3 LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091C8h			
<p>GT implements 4 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>				
DWord	Bit	Description		
0	31:0	<b>Counter Value (LSB - 31:0 of 43:0)</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr></table> <p>The Counter Value: This is the field where the counter value can be observed via a simple read to the register.</p>	Access:	RO
Access:	RO			



## Performance Counter 3 MSB

PERFCNT3_MSB - Performance Counter 3 MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091CCh			
<p>GT implements 4 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>				
DWord	Bit	Description		
0	31	<p><b>Counter 3 Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter#3 Enable.            0: Counter is disabled. The count value is not deterministic.            1: Counter is enabled. Once enabled, the counter is activated if the global enable (from NCU) is also asserted.</p>	Access:	R/W
	Access:	R/W		
	30	<p><b>Overflow Enable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Overflow Enable.            0: Overflow reporting is enabled.            1: Overflow reporting is disabled.</p>	Access:	R/W
	Access:	R/W		
	29	<p><b>Edge Detect</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Edge Detect:            0: Edge detect is enabled.            1: Edge detect is disabled.</p>	Access:	R/W
Access:	R/W			
28	<p><b>Counter Clear</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Counter Clear.</p>	Access:	R/W	
Access:	R/W			
27:20	<p><b>Event Selection</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Event Selection: The event list (see attached). Used as a MUX control to select the event to Counter.</p>	Access:	R/W	
Access:	R/W			





## PERFCNT3\_MSB - Performance Counter 3 MSB

	19:12	<b>RSVD</b>
		Access: RO
	11:0	<b>Counter Value (MSB - 43:32 of 43:0)</b>
		Access: RO The Counter Value: This is the field where the counter value can be observed via a simple read to the register.



## Performance Counter 4 LSB

<b>PERFCNT4_LSB - Performance Counter 4 LSB</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	091D8h			
GT implements 4 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=>1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.				
DWord	Bit	Description		
0	31:0	<b>Counter Value (LSB - 31:0 of 43:0)</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr></table> <p>The Counter Value: This is the field where the counter value can be observed via a simple read to the register.</p>	Access:	RO
Access:	RO			



## Performance Counter 4 MSB

PERFCNT4_MSB - Performance Counter 4 MSB		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	091DCh	
<p>GT implements 4 general purpose counters each with 44-bits, each counter can be programmed to count one main event out of set of events (see the event list). Some events are simple duration events and some are edge detects (0=&gt;1 transition is counted). The nature of the event is also programmed to the register that allocates the counter value.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>		
DWord	Bit	Description
0	31	<b>Counter 4 Enable</b> Access: R/W Counter#4 Enable. 0: Counter is disabled. The count value is not deterministic. 1: Counter is enabled. Once enabled, the counter is activated if the global enable (from NCU) is also asserted.
	30	<b>Overflow Enable</b> Access: R/W Overflow Enable. 0: Overflow reporting is enabled. 1: Overflow reporting is disabled.
	29	<b>Edge Detect</b> Access: R/W Edge Detect: 0: Edge detect is enabled. 1: Edge detect is disabled.
	28	<b>Counter Clear</b> Access: R/W Counter Clear.
	27:20	<b>Event Selection</b> Access: R/W Event Selection: The event list (see attached). Used as a MUX control to select the event to Counter.



## PERFCNT4\_MSB - Performance Counter 4 MSB

	19:12	<b>RSVD</b>
		Access: RO
	11:0	<b>Counter Value (MSB - 43:32 of 43:0)</b>
		Access: RO The Counter Value: This is the field where the counter value can be observed via a simple read to the register.



## PHY\_MISC

<b>PHY_MISC</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	64C00h-64C03h	
Name:	PHY_MISC_A	
ShortName:	PHY_MISC_A	
Power:	PG0	
Reset:	global	
Address:	64C04h-64C07h	
Name:	PHY_MISC_B	
ShortName:	PHY_MISC_B	
Power:	PG0	
Reset:	global	
Address:	64C08h-64C0Bh	
Name:	PHY_MISC_C	
ShortName:	PHY_MISC_C	
Power:	PG0	
Reset:	global	
<b>This register is on the ungated clock and the chip reset, not the FLR.</b>		
DWord	Bit	Description
0	31:28	<b>DE to IO Misc</b> Default Value: 0010b
	27:24	<b>IO to DE Misc</b> Access: RO
	23	<b>DE to IO Comp Pwr Down</b>
	22	<b>Spare 22</b>
	21	<b>Spare 21</b>
	20	<b>Spare 20</b>
	19:0	<b>Reserved</b> Format: MBZ



## PIPE\_ARB\_CTL

<b>PIPE_ARB_CTL</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	Double Buffered			
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank OR pipe disabled			
Address:	70028h-7002Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_A			
Power:	PG1			
Reset:	soft			
Address:	71028h-7102Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_B			
Power:	PG2			
Reset:	soft			
Address:	72028h-7202Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_C			
Power:	PG2			
Reset:	soft			
Address:	73028h-7302Bh			
Name:	Pipe Arbiter Control			
ShortName:	PIPE_ARB_CTL_D			
Power:	PG2			
Reset:	soft			
There is one instance of this register per pipe.				
<table border="1" style="width: 100%;"> <tr> <td style="width: 30%;"><a href="#">_Custom_Display_DoubleBufferUpdatePoint</a></td> <td>Start of vertical blank OR pipe disabled</td> </tr> </table>			<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	Start of vertical blank OR pipe disabled
<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	Start of vertical blank OR pipe disabled			
DWord	Bit	Description		
0	31:21	<b>Reserved</b>		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	20	<b>Disable Weighted Arbitration</b>		



## PIPE\_ARB\_CTL

	This field disables the weighted pipe slice arbitration.	
	<b>Value</b>	<b>Name</b>
	0b	Enable <b>[Default]</b>
	1b	Disable
19	<b>Reserved</b>	
18:16	<b>Additional Slots</b> These additional Slots gets added to each arbitration cycle during which the clients gets serviced in a round robin manner.A programmed value of 1b results in 1 additional slot.	
15:14	<b>Reserved</b>	
	Format:	MBZ
13	<b>Use Programmed Slots</b> When this field is set, HW uses the Slots programmed in the PLANE_CTL register instead of the HW defaults.	
12	<b>Disable Block Valid Check</b> The field disables the block valid check done at pipe arbiter.	
	<b>Value</b>	<b>Name</b>
	0b	Enable
	1b	Disable
11:10	<b>Reserved</b>	
	Format:	MBZ
9:8	<b>Request Vs Data Arbitration</b> This field selects the arbitration weightage for the Streamer and the DDB requests.	
	<b>Value</b>	<b>Name</b>
	00b	Allow 1 Streamer requests every 2 DDB requests.
	01b	Allow 1 Streamer requests every 4 DDB requests.
	10b	<b>[Default]</b> Allow 1 Streamer requests every 8 DDB requests.
	11b	Allow 1 Streamer requests every 16 DDB requests.
7:6	<b>Reserved</b>	
	Format:	MBZ
5:0	<b>Frame Start Drain Delay</b> This field contains the time, in microseconds, the pipe waits before draining the data from the Display Buffer.	
	<b>Value</b>	<b>Name</b>
	[0-31]	
	15	<b>[Default]</b>



## PIPE\_BOTTOM\_COLOR

PIPE_BOTTOM_COLOR						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	Double Buffered					
Size (in bits):	32					
Double Buffer Update Point:	Start of vertical blank OR pipe disabled					
Address:	70034h-70037h					
Name:	Pipe Bottom Color					
ShortName:	PIPE_BOTTOM_COLOR_A					
Power:	PG1					
Reset:	soft					
Address:	71034h-71037h					
Name:	Pipe Bottom Color					
ShortName:	PIPE_BOTTOM_COLOR_B					
Power:	PG2					
Reset:	soft					
Address:	72034h-72037h					
Name:	Pipe Bottom Color					
ShortName:	PIPE_BOTTOM_COLOR_C					
Power:	PG2					
Reset:	soft					
Address:	73034h-73037h					
Name:	Pipe Bottom Color					
ShortName:	PIPE_BOTTOM_COLOR_D					
Power:	PG2					
Reset:	soft					
<p>This register sets the color that appears underneath the bottom most plane in the pipe blender Z-order. The value for each color channel is represented in an unsigned 0.10 format with 0 integer and 10 fractional bits.</p>						
<table border="1"> <tr> <td colspan="2"><b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b></td> </tr> <tr> <td colspan="2">Start of vertical blank OR pipe disabled</td> </tr> </table>			<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>		Start of vertical blank OR pipe disabled	
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>						
Start of vertical blank OR pipe disabled						
DWord	Bit	Description				
0	31	<b>Pipe Gamma Enable</b> This bit enables pipe gamma correction for the bottom color. <table border="1" data-bbox="456 1887 1469 1936"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table>	Value	Name		
Value	Name					





PIPE_BOTTOM_COLOR		
	0b	Disable
	1b	Enable
30	<b>Pipe CSC Enable</b> This bit enables pipe color space conversion for the bottom color.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
29:20	<b>V R Bottom Color</b> Format: U0.10 This field sets the bottom color for the V or Red channel.	
19:10	<b>Y G Bottom Color</b> Format: U0.10 This field sets the bottom color for the Y or Green channel.	
9:0	<b>U B Bottom Color</b> Format: U0.10 This field sets the bottom color for the U or Blue channel.	



## PIPE\_DMCSKANLINECOMP

PIPE_DMCSKANLINECOMP								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	7000Ch-7000Fh							
Name:	Pipe Scan Line Compare for DMC							
ShortName:	PIPE_DMCSKANLINECOMP_A							
Power:	PG1							
Reset:	soft							
Address:	7100Ch-7100Fh							
Name:	Pipe Scan Line Compare for DMC							
ShortName:	PIPE_DMCSKANLINECOMP_B							
Power:	PG2							
Reset:	soft							
Address:	7200Ch-7200Fh							
Name:	Pipe Scan Line Compare for DMC							
ShortName:	PIPE_DMCSKANLINECOMP_C							
Power:	PG2							
Reset:	soft							
Address:	7300Ch-7300Fh							
Name:	Pipe Scan Line Compare for DMC							
ShortName:	PIPE_DMCSKANLINECOMP_D							
Power:	PG2							
Reset:	soft							
DWord	Bit	Description						
0	31	<p><b>Enable Compare</b></p> <p>This field enables the scan line compare for DMC event generation. When this register is written with this bit set to 1b, the display engine will, trigger a scan line event after reaching the programmed scan line number. It will do the same on every frame.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Do nothing</td> </tr> <tr> <td>1b</td> <td>Enable compare</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p>	Value	Name	0b	Do nothing	1b	Enable compare
Value	Name							
0b	Do nothing							
1b	Enable compare							



## PIPE\_DMCSKANLINECOMP

		Do not enable this register if the event is not needed in the DMC.	
30:20	<b>Reserved</b>		
	Format:		MBZ
19:0	<b>Scan Line Value</b>	This field specifies the ending scan line number of the scan line window.	



## PIPE\_DSS\_CTL1

PIPE_DSS_CTL1								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	78000h-78003h							
Name:	PIPE DSS Control 1							
ShortName:	PIPE_DSS_CTL1_PA							
Reset:	soft							
Address:	78200h-78203h							
Name:	PIPE DSS Control 1							
ShortName:	PIPE_DSS_CTL1_PB							
Reset:	soft							
Address:	78400h-78403h							
Name:	PIPE DSS Control 1							
ShortName:	PIPE_DSS_CTL1_PC							
Reset:	soft							
Address:	78600h-78603h							
Name:	PIPE DSS Control 1							
ShortName:	PIPE_DSS_CTL1_PD							
Reset:	soft							
Display stream splitter								
DWord	Bit	Description						
0	31	<b>Splitter Enable</b> This field enables stream splitting. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
0b	Disable							
1b	Enable							
		<table border="1"> <thead> <tr> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>Splitter enable is supported for pipe A only.</td> </tr> </tbody> </table>	Restriction	Splitter enable is supported for pipe A only.				
Restriction								
Splitter enable is supported for pipe A only.								
	30	<b>Joiner Enable</b> This field enables stream joiner after compression. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	0b	Disable		
		Value	Name					
0b	Disable							



## PIPE\_DSS\_CTL1

	1b	Enable
29	<b>Big Joiner Enable</b> When big_joiner_enable is '1', this dssunit will be working with another dssunit in adjacent pipe either as a master or as a slave.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
28	<b>Master Big Joiner Enable</b> This bit indicates that this pipe is the master/slave when Big_Joiner_Enable bit is set in this register.	
	<b>Value</b>	<b>Name</b>
	0b	Slave
	1b	Master
27	<b>Reserved</b>	
26	<b>Reserved</b>	
25	<b>Reserved</b>	
24	<b>Dual Link Mode</b> This field selects the split pattern. Applicable only if splitter mode is enabled through DSS configuration bits.	
	<b>Value</b>	<b>Name</b>
	0b	Front-Back mode
	1b	Interleave mode
23:22	<b>Reserved</b>	
21:20	<b>Reserved</b>	
	Format:	MBZ
19:16	<b>Overlap</b> MIPI use case (mainly dual link mode): This field specifies the number of pixels of overlap. 1 to 15 = valid integer number of overlap pixels. 0 = Sink device requires no overlap pixels. eDP use case: This field specifies the number of overlap pixels the sink device uses in the active data. 1 to 8 = valid integer number of overlap pixels. 0 = Sink device requires no overlap pixels.	
15:12	<b>Reserved</b>	
	Format:	MBZ
11:0	<b>Left DL buffer Target Depth</b> This field indicates the number of pixels to hold in the slave link buffer before enabling the	



## PIPE\_DSS\_CTL1

timing generator, so the Master and Slave client controllers are in sync.  
Valid only when operating in front back dual link mode.  
Value should only be programmed for the Slave client controller. If bit 31 is set then the target for the Slave controller must be non-zero.  
Maximum value is 1440 decimal.



## PIPE\_DSS\_CTL2

PIPE_DSS_CTL2								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	78004h-78007h							
Name:	PIPE DSS Control 2							
ShortName:	PIPE_DSS_CTL2_PA							
Reset:	soft							
Address:	78204h-78207h							
Name:	PIPE DSS Control 2							
ShortName:	PIPE_DSS_CTL2_PB							
Reset:	soft							
Address:	78404h-78407h							
Name:	PIPE DSS Control 2							
ShortName:	PIPE_DSS_CTL2_PC							
Reset:	soft							
Address:	78604h-78607h							
Name:	PIPE DSS Control 2							
ShortName:	PIPE_DSS_CTL2_PD							
Reset:	soft							
Display stream splitter								
DWord	Bit	Description						
0	31	<b>Left Branch VDSC Enable</b>						
		<b>Description</b>						
		This bit enables Display Stream Compression on left branch. Its double buffered to rising edge of vblank.						
		Restriction : Display stream compression is supported for pipe active sizes up to 4096 pixels.						
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b
Value	Name							
0b	Disable							
1b	Enable							
	30:27	<b>Reserved</b>						
		Format: MBZ						



## PIPE\_DSS\_CTL2

26	<b>Spare 26</b>												
25	<b>Spare 25</b>												
24	<b>Spare 24</b>												
23:16	<b>Reserved</b>												
	Format: <span style="float: right;">MBZ</span>												
15	<b>Right Branch VDSC Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: center; background-color: #e6f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">Display stream compression on right branch enable/disable. It is double buffered on rising edge of vblank.</td> </tr> <tr> <td colspan="2">Restriction : Display stream compression is supported for pipe active sizes up to 4096 pixels.</td> </tr> <tr> <th style="text-align: center; background-color: #e6f2ff;">Value</th> <th style="text-align: center; background-color: #e6f2ff;">Name</th> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Description		Display stream compression on right branch enable/disable. It is double buffered on rising edge of vblank.		Restriction : Display stream compression is supported for pipe active sizes up to 4096 pixels.		Value	Name	0b	Disable	1b	Enable
Description													
Display stream compression on right branch enable/disable. It is double buffered on rising edge of vblank.													
Restriction : Display stream compression is supported for pipe active sizes up to 4096 pixels.													
Value	Name												
0b	Disable												
1b	Enable												
14	<b>Spare 14</b>												
13	<b>Spare 13</b>												
12	<b>Spare 12</b>												
11:0	<b>Right DL Buffer Target Depth</b> This field indicates the number of pixels to hold in the slave link buffer before enabling the timing generator, so the Master and Slave client controllers are in sync. Valid only when operating in front back dual link mode. Value should only be programmed for the Slave controller. If bit 31 is set then the target for the Slave controller must be non-zero. Maximum value is 1440 decimal. Default is 0.												





## PIPE\_FLIPCNT

PIPE_FLIPCNT				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	70044h-70047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_A			
Power:	PG1			
Reset:	soft			
Address:	71044h-71047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_B			
Power:	PG2			
Reset:	soft			
Address:	72044h-72047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_C			
Power:	PG2			
Reset:	soft			
Address:	73044h-73047h			
Name:	Pipe Flip Count			
ShortName:	PIPE_FLIPCNT_D			
Power:	PG2			
Reset:	soft			
DWord	Bit	Description		
0	31:0	<p><b>Pipe Flip Counter</b></p> <table border="1"> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td> <p>This field provides read back of the display pipe flip counter. The counter increments on the start of each flip. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane surface address. It rolls over back to 0 after <math>(2^{32})-1</math> flips. Flip counting is restricted to one plane at a time. The plane select is programmed in PIPE_MISC2 Flip Timestamp Plane Select.</p> </td> </tr> </tbody> </table>	Description	<p>This field provides read back of the display pipe flip counter. The counter increments on the start of each flip. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane surface address. It rolls over back to 0 after <math>(2^{32})-1</math> flips. Flip counting is restricted to one plane at a time. The plane select is programmed in PIPE_MISC2 Flip Timestamp Plane Select.</p>
Description				
<p>This field provides read back of the display pipe flip counter. The counter increments on the start of each flip. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane surface address. It rolls over back to 0 after <math>(2^{32})-1</math> flips. Flip counting is restricted to one plane at a time. The plane select is programmed in PIPE_MISC2 Flip Timestamp Plane Select.</p>				



## PIPE\_FLIPDONETMSTMP

<b>PIPE_FLIPDONETMSTMP</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	70054h-70057h	
Name:	Pipe Flip Done Time Stamp	
ShortName:	PIPE_FLIPDONETMSTMP_A	
Power:	PG1	
Reset:	soft	
Address:	71054h-71057h	
Name:	Pipe Flip Done Time Stamp	
ShortName:	PIPE_FLIPDONETMSTMP_B	
Power:	PG2	
Reset:	soft	
Address:	72054h-72057h	
Name:	Pipe Flip Done Time Stamp	
ShortName:	PIPE_FLIPDONETMSTMP_C	
Power:	PG2	
Reset:	soft	
Address:	73054h-73057h	
Name:	Pipe Flip Done Time Stamp	
ShortName:	PIPE_FLIPDONETMSTMP_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:0	<p><b>Pipe Flip Done Time Stamp</b></p> <p>This field provides read back of the display pipe flip done time stamp. The time stamp value is sampled when hardware latches on to the new surface and the flip done gets sent. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes to the plane. The <code>TIMESTAMP_CTR</code> register has the current time stamp value.</p> <p>Flip time stamp sampling is restricted to one plane at a time. The plane select is programmed in <code>PIPE_MISC2-&gt;Flip Timestamp Plane Select</code>.</p>



## PIPE\_FLIPTMSTMP

<b>PIPE_FLIPTMSTMP</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	7004Ch-7004Fh	
Name:	Pipe Flip Time Stamp	
ShortName:	PIPE_FLIPTMSTMP_A	
Power:	PG1	
Reset:	soft	
Address:	7104Ch-7104Fh	
Name:	Pipe Flip Time Stamp	
ShortName:	PIPE_FLIPTMSTMP_B	
Power:	PG2	
Reset:	soft	
Address:	7204Ch-7204Fh	
Name:	Pipe Flip Time Stamp	
ShortName:	PIPE_FLIPTMSTMP_C	
Power:	PG2	
Reset:	soft	
Address:	7304Ch-7304Fh	
Name:	Pipe Flip Time Stamp	
ShortName:	PIPE_FLIPTMSTMP_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:0	<p><b>Pipe Flip Time Stamp</b></p> <p style="text-align: center;"><b>Description</b></p> <p>This field provides read back of the display pipe flip time stamp. The time stamp value is sampled on the start of each flip. The start of flip is when the plane surface address is updated, not when the flip completes. The flip can be through command streamer asynchronous and synchronous flips or MMIO writes. The <code>TIMESTAMP_CTR</code> register has the current time stamp value. Writes to this register will overwrite and update the time stamp value.</p> <p>Flip time stamp sampling is restricted to one plane at a time. The plane select is programmed in <code>PIPE_MISC2-&gt;Flip Timestamp Plane Select</code>.</p>



## PIPE\_FRMCNT

PIPE_FRMCNT		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	70040h-70043h	
Name:	Pipe Frame Count	
ShortName:	PIPE_FRMCNT_A	
Power:	PG1	
Reset:	soft	
Address:	71040h-71043h	
Name:	Pipe Frame Count	
ShortName:	PIPE_FRMCNT_B	
Power:	PG2	
Reset:	soft	
Address:	72040h-72043h	
Name:	Pipe Frame Count	
ShortName:	PIPE_FRMCNT_C	
Power:	PG2	
Reset:	soft	
Address:	73040h-73043h	
Name:	Pipe Frame Count	
ShortName:	PIPE_FRMCNT_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:0	<b>Pipe Frame Counter</b> Provides read back of the display pipe frame counter. This counter increments on every start of vertical blank and rolls over back to 0 after $(2^{32})-1$ frames.



## PIPE\_FRMTMSTMP

<b>PIPE_FRMTMSTMP</b>					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Access:	R/W				
Size (in bits):	32				
Address:	70048h-7004Bh				
Name:	Pipe Frame Time Stamp				
ShortName:	PIPE_FRMTMSTMP_A				
Power:	PG1				
Reset:	soft				
Address:	71048h-7104Bh				
Name:	Pipe Frame Time Stamp				
ShortName:	PIPE_FRMTMSTMP_B				
Power:	PG2				
Reset:	soft				
Address:	72048h-7204Bh				
Name:	Pipe Frame Time Stamp				
ShortName:	PIPE_FRMTMSTMP_C				
Power:	PG2				
Reset:	soft				
Address:	73048h-7304Bh				
Name:	Pipe Frame Time Stamp				
ShortName:	PIPE_FRMTMSTMP_D				
Power:	PG2				
Reset:	soft				
DWord	Bit	Description			
0	31:0	<b>Pipe Frame Time Stamp</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e6f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td>This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.</td> </tr> <tr> <td>Writes to this register will overwrite and update the time stamp value.</td> </tr> </tbody> </table>	Description	This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.	Writes to this register will overwrite and update the time stamp value.
Description					
This field provides read back of the display pipe frame time stamp. The time stamp value is sampled at every start of vertical blank. The TIMESTAMP_CTR register has the current time stamp value.					
Writes to this register will overwrite and update the time stamp value.					



## PIPE\_MISC

<b>PIPE_MISC</b>								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	Double Buffered							
Size (in bits):	32							
Double Buffer Update Point:	Start of vertical blank OR pipe disabled							
Address:	70030h-70033h							
Name:	Pipe Miscellaneous							
ShortName:	PIPE_MISC_A							
Power:	PG1							
Reset:	soft							
Address:	71030h-71033h							
Name:	Pipe Miscellaneous							
ShortName:	PIPE_MISC_B							
Power:	PG2							
Reset:	soft							
Address:	72030h-72033h							
Name:	Pipe Miscellaneous							
ShortName:	PIPE_MISC_C							
Power:	PG2							
Reset:	soft							
Address:	73030h-73033h							
Name:	Pipe Miscellaneous							
ShortName:	PIPE_MISC_D							
Power:	PG2							
Reset:	soft							
<table border="1" style="width: 100%;"> <tr> <td colspan="3"><b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b></td> </tr> <tr> <td colspan="3">Start of vertical blank OR pipe disabled</td> </tr> </table>			<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>			Start of vertical blank OR pipe disabled		
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>								
Start of vertical blank OR pipe disabled								
DWord	Bit	Description						
0	31:30	<b>Stereo Mask Pipe Int</b> This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in interrupts during stereo 3D mode. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">Mask None</td> <td>No masking. Report both the left and right eye vertical events.</td> </tr> </tbody> </table>	Value	Name	Description	00b	Mask None	No masking. Report both the left and right eye vertical events.
Value	Name	Description						
00b	Mask None	No masking. Report both the left and right eye vertical events.						



## PIPE\_MISC

	<table border="1"> <tr> <td>01b</td> <td>Mask Left</td> <td>Mask the left eye vertical events. Only report right eye events.</td> </tr> <tr> <td>10b</td> <td>Mask Right</td> <td>Mask the right eye vertical events. Only report left eye events.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </table>	01b	Mask Left	Mask the left eye vertical events. Only report right eye events.	10b	Mask Right	Mask the right eye vertical events. Only report left eye events.	11b	Reserved	Reserved						
01b	Mask Left	Mask the left eye vertical events. Only report right eye events.														
10b	Mask Right	Mask the right eye vertical events. Only report left eye events.														
11b	Reserved	Reserved														
	<p style="text-align: center;"><b>Restriction</b></p> <p>This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame, so masking may cause unexpected behavior for those events.</p>															
29:28	<p><b>Stereo Mask Pipe Render</b></p> <p>This field controls which pipe vertical timing (vertical blank, scan line, and vertical sync) events will be reported in render responses during stereo 3D mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Mask None</td> <td>No masking. Report both the left and right eye vertical events.</td> </tr> <tr> <td>01b</td> <td>Mask Left</td> <td>Mask the left eye vertical events. Only report right eye events.</td> </tr> <tr> <td>10b</td> <td>Mask Right</td> <td>Mask the right eye vertical events. Only report left eye events.</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field must be programmed prior to enabling stereo 3D mode and must not be changed while stereo 3D is enabled. In the stacked frame mode the vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame, so masking may cause unexpected behavior for those events.</p>	Value	Name	Description	00b	Mask None	No masking. Report both the left and right eye vertical events.	01b	Mask Left	Mask the left eye vertical events. Only report right eye events.	10b	Mask Right	Mask the right eye vertical events. Only report left eye events.	11b	Reserved	Reserved
Value	Name	Description														
00b	Mask None	No masking. Report both the left and right eye vertical events.														
01b	Mask Left	Mask the left eye vertical events. Only report right eye events.														
10b	Mask Right	Mask the right eye vertical events. Only report left eye events.														
11b	Reserved	Reserved														
27	<p><b>YUV420 Enable</b></p> <p style="text-align: center;"><b>Description</b></p> <p>This field enables YUV420 output from this pipe. This is only for use with HDMI and DP.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field must be programmed prior to enabling the transcoder attached to this pipe.</p>	Value	Name	0b	Disable	1b	Enable									
Value	Name															
0b	Disable															
1b	Enable															
26	<p><b>YUV420 Mode</b></p> <p>This field specifies the mode in which YUV420 pixels are generated by this pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Bypass</td> </tr> <tr> <td>1b</td> <td>Full blend</td> </tr> </tbody> </table>	Value	Name	0b	Bypass	1b	Full blend									
Value	Name															
0b	Bypass															
1b	Full blend															



## PIPE\_MISC

25	<p><b>Pipe Gamma Input Clamp Disable</b></p> <p>This field controls the pipe post csc gamma input clamp operation. When this bit is set to 0b the negative pixel values get clamped to zero at the gamma input.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Enable <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	0b	Enable <b>[Default]</b>	1b	Disable			
Value	Name									
0b	Enable <b>[Default]</b>									
1b	Disable									
24	<p><b>Allow Double Buffer Update Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>This field controls whether double buffer updates are allowed to be disabled for the double buffered pipe registers listed below. The DOUBLE_BUFFER_CTL register can be configured to globally disable double buffer updates for those resources that allow them to be disabled.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Allowed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Allowed <b>[Default]</b></td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Not Allowed	1b	Allowed <b>[Default]</b>	
Access:	R/W									
Value	Name									
0b	Not Allowed									
1b	Allowed <b>[Default]</b>									
23	<p><b>HDR Mode</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>This field enables the HDR mode, allowing for higher precision output from the HDR supporting planes and bypassing the SDR planes in blending.</td> </tr> <tr> <td>In addition to setting bit 8 of this register (Pixel Rounding), this bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.</td> </tr> </tbody> </table> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Description	This field enables the HDR mode, allowing for higher precision output from the HDR supporting planes and bypassing the SDR planes in blending.	In addition to setting bit 8 of this register (Pixel Rounding), this bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.	Value	Name	0b	Disable	1b	Enable
Description										
This field enables the HDR mode, allowing for higher precision output from the HDR supporting planes and bypassing the SDR planes in blending.										
In addition to setting bit 8 of this register (Pixel Rounding), this bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.										
Value	Name									
0b	Disable									
1b	Enable									
22	<p><b>Change Mask for LDPST</b></p> <p>This field controls the change tracking for the LACE. Change tracking can be used by PSR/SRD and WD</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Masked</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Masked</td> </tr> </tbody> </table>	Value	Name	0b	Not Masked	1b	Masked			
Value	Name									
0b	Not Masked									
1b	Masked									
21	<p><b>Change Mask for Register Write</b></p> <p>This field controls change tracking for the pipe register write. Change tracking can be used by PSR/SRD and WD.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Masked</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Masked</td> </tr> </tbody> </table>	Value	Name	0b	Not Masked	1b	Masked			
Value	Name									
0b	Not Masked									
1b	Masked									
20	<p><b>Change Mask for Vblank Vsync Int</b></p> <p>This field controls change tracking for the vblank or vsync interrupt enable. Change tracking can be used by PSR/SRD and WD.</p>									





## PIPE\_MISC

		Value	Name
		0b	Not Masked
		1b	Masked
19	<b>Reserved</b>		
18	<b>Reserved</b>		
17	<b>Reserved</b>		
16	<b>Reserved</b>		
15:14	<b>Rotation Info</b> This field indicates to internal KVMR screen capture that the display has been rotated through software or hardware rotation. Select the closest value if the rotation is not an exact multiple of 90 degrees. Hardware rotation of the display output is controlled through the plane control registers, not through this field.		
		Value	Name
		Description	
		00b	None
		01b	90
		10b	180
		11b	270
		<b>Restriction</b>	
		This field must be programmed in order for internal KVMR screen capture to work correctly when display is rotated by software or hardware.	
13	<b>Reserved</b>		
		Format:	MBZ
12	<b>OLED Compensation</b>		
		Description	
		This field enables the OLED compensation on the pipe. When this bit is set, plane 5 is used as the OLED compensation plane with up to 10 bits per channel precision. OLED compensation must be used only when the pipe is configured to output RGB format.	
		The OLED compensation plane size must be same as the pipe active size.	
		Value	Name
		0b	Disable
		1b	Enable
11	<b>Pipe output color space select</b>		
		This field indicates the output color space. This field affects the values of the pipe border and some capture functions. This field does not affect the planes, pipe CSC, or ports.	
		Value	Name
		0b	RGB



## PIPE\_MISC

	1b		YUV
	<b>Restriction</b>		
	This field must be set to match the color space that will be output from the pipe CSC or output from the planes if they pipe CSC is bypassed.		
10	<b>xvYCC Color Range Limit</b> This field limits the color range of the pipe output to 1 to 254 for 8-bit components, 4 to 1019 for 10bit components, and 16 to 4079 for 12-bit components. Values outside of the range will be clamped to fit within the range.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Full	Do not limit the range
	1b	Limit	Limit range
9	<b>Pixel Extension</b> This field controls how the pixel extension is handled in the pipe.		
	<b>Value</b>	<b>Name</b>	
	0b	MSB Extend <b>[Default]</b>	
	1b	Zero Extend	
8	<b>Pixel Rounding</b> This field controls the pixel rounding at the end of the pipe. This bit must be set to 1b to passthrough the frame buffer pixels unmodified across the pipe.		
	<b>Value</b>	<b>Name</b>	
	0b	Round Up <b>[Default]</b>	
	1b	Truncate	
7:5	<b>Dithering BPC</b> This field selects the number of bits per color to be used in dithering.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	8 bpc	8 bits per color
	001b	10 bpc	10 bits per color
	010b	6 bpc	6 bits per color
	Others	Reserved	Reserved
	<b>Programming Notes</b>		
	When dithering is enabled, the value selected here should match the bits per color selected in the Transcoder DDI Function Control register attached to this pipe.		
4	<b>Dithering enable</b> This field enables dithering.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	



## PIPE\_MISC

	1b	Enable	
3:2	<b>Dithering type</b> This field selects the dithering type.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Spatial	Spatial
	01b	ST1	Spatio-Temporal 1
	10b	ST2	Spatio-Temporal 2
	11b	Temporal	Temporal
1	<b>Reserved</b>		
	Format:	MBZ	
0	<b>Reserved</b>		



## PIPE\_MISC2

<b>PIPE_MISC2</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	Double Buffered			
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank OR pipe disabled			
Address:	7002Ch-7002Fh			
Name:	Pipe Miscellaneous 2			
ShortName:	PIPE_MISC2_A			
Power:	PG1			
Reset:	soft			
Address:	7102Ch-7102Fh			
Name:	Pipe Miscellaneous 2			
ShortName:	PIPE_MISC2_B			
Power:	PG2			
Reset:	soft			
Address:	7202Ch-7202Fh			
Name:	Pipe Miscellaneous 2			
ShortName:	PIPE_MISC2_C			
Power:	PG2			
Reset:	soft			
Address:	7302Ch-7302Fh			
Name:	Pipe Miscellaneous 2			
ShortName:	PIPE_MISC2_D			
Power:	PG2			
Reset:	soft			
There is one instance of this register per pipe.				
<table border="1" style="width: 100%;"> <tr> <td style="text-align: center;"><a href="#">_Custom_Display_DoubleBufferUpdatePoint</a></td> </tr> <tr> <td>Start of vertical blank OR pipe disabled</td> </tr> </table>		<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	Start of vertical blank OR pipe disabled	
<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>				
Start of vertical blank OR pipe disabled				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
23:20	<b>TLB Throttle</b>			



## PIPE\_MISC2

		Default Value:	8
		This field specifies how often the TLB requests are sent. If the programmed value is x, TLBs requests are sent once in x clocks if there are competing data requests.	
19:16	<b>Reserved</b>		
	Format:	MBZ	
15:12	<b>IPC Demote Req Chunk Size</b>		
		Default Value:	8
	This field specifies the request chunk size during IPC Demote. This field is 0 based.		
11:9	<b>Reserved</b>		
	Format:	MBZ	
8	<b>ASFU Flip exception</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1b	mask	Add exception for Flip for global register update event and Pipe register update event.
	0b	No mask	Do not add exception for Flip for global register update event and Pipe register update event.
7:3	<b>Reserved</b>		
	Format:	MBZ	
2:0	<b>Flip Info Plane Select</b>		
	This field specifies the plane for which flip information is captured. A programmed value of 0b selects plane 1.		
	<b>Value</b>	<b>Name</b>	
	[0h-6h]		



## PIPE\_SCANLINE

<b>PIPE_SCANLINE</b>											
Register Space:	MMIO: 0/2/0										
Source:	BSpec										
Access:	RO										
Size (in bits):	32										
Address:	70000h-70003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_A										
Power:	PG1										
Reset:	soft										
Address:	71000h-71003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_B										
Power:	PG2										
Reset:	soft										
Address:	72000h-72003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_C										
Power:	PG2										
Reset:	soft										
Address:	73000h-73003h										
Name:	Pipe Scan Line										
ShortName:	PIPE_SCANLINE_D										
Power:	PG2										
Reset:	soft										
<p>This register enables the read back of the pipe vertical line counter. The value increments at the leading edge of HSYNC. The value resets to line zero at the first active line of the display. In interlaced display timings, the scan line counter provides the current line in the field. One field can have a total number of lines that is one greater than the other field.</p>											
DWord	Bit	Description									
0	31	<b>Current Field</b>									
		This is an indication of the current display field.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Odd</td> <td>First field (odd field)</td> </tr> <tr> <td>1b</td> <td>Even</td> <td>Second field (even field)</td> </tr> </tbody> </table>	Value	Name	Description	0b	Odd	First field (odd field)	1b	Even	Second field (even field)
		Value	Name	Description							
0b	Odd	First field (odd field)									
1b	Even	Second field (even field)									



<b>PIPE_SCANLINE</b>			
30:20	<b>Reserved</b>		
19:0	<b>Line Counter for Display</b> This is an indication of the current display scan line. <table border="1"><thead><tr><th><b>Programming Notes</b></th></tr></thead><tbody><tr><td>The line count value is from the display output timing generator, representing the scan line currently being output to a receiver. Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.</td></tr></tbody></table>	<b>Programming Notes</b>	The line count value is from the display output timing generator, representing the scan line currently being output to a receiver. Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.
<b>Programming Notes</b>			
The line count value is from the display output timing generator, representing the scan line currently being output to a receiver. Due to buffering within the display engine, the line being fetched (read) from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line.			



## PIPE\_SCANLINECOMP

PIPE_SCANLINECOMP	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	70004h-70007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_A
Power:	PG1
Reset:	soft
Address:	71004h-71007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_B
Power:	PG2
Reset:	soft
Address:	72004h-72007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_C
Power:	PG2
Reset:	soft
Address:	73004h-73007h
Name:	Pipe Scan Line Compare
ShortName:	PIPE_SCANLINECOMP_D
Power:	PG2
Reset:	soft
<p>This register is used to initiate a display scan line compare. This MMIO driven scan line compare can not be used at the same time as the command streamer driven scan line compare on the same pipe. When this register is written with the Initiate Compare bit set to 1b, the Display Engine (DE) will start comparing the display pipe or plane (selectable) current scan line value (current scan line) with the start scan line value (current scan line <math>\geq</math> start scan line) and the end scan line value (current scan line <math>\leq</math> end scan line) to decide if the pipe scan line is inside or outside the scan line window of interest. DE will wait until the current scan line is either outside (Inclusive mode) or inside (Exclusive mode) the scan line window, then trigger a scan line event and stop any further comparing. The scan line event can cause display to send a scan line compare response to the command streamer, (used for releasing a MI_WAIT_FOR_EVENT on scan line window), if unmasked in the DERRMR mask register 0x44050. The scan line event can also cause display to generate a scan line compare interrupt, if the interrupt registers are configured for that. The value programmed should be the desired value - 1, so for scan line 0, the value programmed is vertical total, and for scan line 1, the value programmed is 0. The programmable</p>	





## PIPE\_SCANLINECOMP

range can include the vertical blank. In interlaced display timings, the current scan line is the current line of the current interlaced field. Either MMIO or a MI\_LOAD\_REGISTER\_IMM command can be used to unmask the scan line render response 0x44050. That can be done anytime before programming this register. There is one instance of this register per pipe.

### Restriction

A new scan line compare must not be started until after the previous compare has finished. The end scan line value must be greater than or equal to the start scan line value. When using LRI care must be taken to follow all the programming rules for LRI targeting the display engine.

DWord	Bit	Description									
0	31	<p><b>Initiate Compare</b></p> <p>This field initiates the scan line compare. When this register is written with this bit set to 1b, the display engine will do one complete comparison cycle, trigger a scan line event, then stop comparing.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Do nothing</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Initiate compare</td> </tr> </tbody> </table>	Value	Name	0b	Do nothing	1b	Initiate compare			
		Value	Name								
		0b	Do nothing								
1b	Initiate compare										
<b>Restriction</b>											
		Do not write this register again until after any previous scan line compare has completed.									
0	30	<p><b>Inclusive Exclusive Select</b></p> <p>This field selects whether the scan line compare is done in inclusive mode, where display triggers the scan line event when outside the scan line window, or inclusive mode, where display triggers when inside the window.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Exclusive</td> <td>Exclusive mode: trigger scan line event when inside the scan line window</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Inclusive</td> <td>Inclusive mode: trigger scan line event when outside the scan line window</td> </tr> </tbody> </table>	Value	Name	Description	0b	Exclusive	Exclusive mode: trigger scan line event when inside the scan line window	1b	Inclusive	Inclusive mode: trigger scan line event when outside the scan line window
		Value	Name	Description							
		0b	Exclusive	Exclusive mode: trigger scan line event when inside the scan line window							
		1b	Inclusive	Inclusive mode: trigger scan line event when outside the scan line window							
0	29	<p><b>Counter Select</b></p> <p>This field selects whether the scan line compare is done using the pipe timing generator scanline counter or a plane scanline counter. The pipe timing generator counts the scanlines being output from display. The plane counts the scan lines being fetched from the frame buffer.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Timing generator</td> <td>Use the scanline count from the pipe timing generator</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Plane</td> <td>Use the scanline count from plane selected in PIPE_MISC2.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Timing generator	Use the scanline count from the pipe timing generator	1b	Plane	Use the scanline count from plane selected in PIPE_MISC2.
		Value	Name	Description							
		0b	Timing generator	Use the scanline count from the pipe timing generator							
1b	Plane	Use the scanline count from plane selected in PIPE_MISC2.									
<b>Programming Notes</b>											
		Due to buffering within the display engine, the line being fetched from the frame buffer is not directly linked to the line being output. It is possible for the fetched line to be hundreds of lines ahead of the timing generator output line. The plane scan line count more closely represents what data is currently being fetched by the plane.									
28:16	<b>Start Scan Line</b>										



## PIPE\_SCANLINECOMP

		This field specifies the starting scan line number of the scan line window.	
15	<b>Render Response Destination</b>	This bit indicates what destination to send the scan line event render response to.	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	CS	Send scan line event response to CS
	1b	BCS	Send scan line event response to BCS
14:13	<b>Reserved</b>		
12:0	<b>End Scan Line</b>	This field specifies the ending scan line number of the scan line window.	



## PIPE\_SEAM\_EXCESS

PIPE_SEAM_EXCESS - PIPE_SEAM_EXCESS	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank OR pipe disabled
Update Point:	
Address:	60020h-60023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_A
Power:	PG1
Reset:	soft
Address:	61020h-61023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_B
Power:	PG2
Reset:	soft
Address:	62020h-62023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_C
Power:	PG2
Reset:	soft
Address:	63020h-63023h
Name:	Pipe Seam Excess
ShortName:	PIPE_SEAM_EXCESS_D
Power:	PG2
Reset:	soft
<p>This register defines the number of excess pixels within the Pipe window (on the right or left) that the Scaler will need to remove from the post scaled image.</p> <p>When an image is split across two Pipes, scaled, and then joined at the Port, the Scalers within each Pipe will operate on a splitimage that contains overlap pixels around where the final seam will be to facilitate a seamless join at the Port. For example, if the left portion of an image is being scaled in Pipe A and the right portion of the image is being scaled in Pipe B, then there will be an excess number of pixels (i.e. overlap pixels) on the right side of the Pipe A image and an excess number of pixels on the left side of the Pipe B image. The overlap pixels of the window within each of the Pipes need to be dropped by the Scaler before they are delivered to the Port.</p>	



## PIPE\_SEAM\_EXCESS - PIPE\_SEAM\_EXCESS

**Notes:**

1. Dropping of the overlap/excess pixels is done at the very end of the Pipe within the Scaler regardless of whether a Scaler is bound to the Pipe, or not.
2. The values programmed within this register are one-based (i.e. a programming of 1 equals 1 pixel of excess)
3. The values programmed within this register will be added to the Horizontal Active programming of the TRANS\_HTOTAL register of the port bound to this pipe. I.e. the pipe will see a Horizontal size equal to Horizontal Active + Left Excess Amount + Right Excess Amount

**Restriction :**

1. The number of excess pixels cannot exceed the size of the horizontal blank, otherwise there will not be enough time to throw them away before starting the next line and the image will be corrupted
2. Pillarbox borders must be even
3. The source size on each pipe, including pre-scale excess, must be a multiple of 2. When the Pipe output format is YUV 420 with full blend, the source size is required to be a multiple of 4.

<b><u>Custom_Display_DoubleBufferUpdatePoint</u></b>
Start of vertical blank OR pipe disabled

DWord	Bit	Description
0	31:29	<b>Reserved</b>
		Format: <span style="float: right; border: 1px solid black; padding: 2px;">MBZ</span>
	28:16	<b>Right Excess Amount</b> This field defines the number of excess pixels to drop, if any, on the right side of the Pipe window
	15:13	<b>Reserved</b>
	12:0	<b>Left Excess Amount</b> This field defines the number of excess pixels to drop, if any, on the left side of the Pipe window



## PIPE\_SRC SZ

<b>PIPE_SRC SZ</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	Double Buffered	
Size (in bits):	32	
Double Buffer Update Point:	Start of vertical blank	
Address:	6001Ch-6001Fh	
Name:	Pipe Source Image Size	
ShortName:	PIPE_SRC SZ_A	
Power:	PG1	
Reset:	soft	
Address:	6101Ch-6101Fh	
Name:	Pipe Source Image Size	
ShortName:	PIPE_SRC SZ_B	
Power:	PG2	
Reset:	soft	
Address:	6201Ch-6201Fh	
Name:	Pipe Source Image Size	
ShortName:	PIPE_SRC SZ_C	
Power:	PG2	
Reset:	soft	
Address:	6301Ch-6301Fh	
Name:	Pipe Source Image Size	
ShortName:	PIPE_SRC SZ_D	
Power:	PG2	
Reset:	soft	
There is one instance of this register for each pipe.		
<b>Programming Notes</b>		
In VGA display mode, this register is ignored and the VGA size from the VGA registers is used instead.		
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>		
Start of vertical blank		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:29	<b>Reserved</b>



## PIPE\_SRC SZ

<b>PIPE_SRC SZ</b>			
	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
28:16	<p><b>Horizontal Source Size</b>            This field specifies Horizontal Source Size. This determines the horizontal size of the image created by the display planes. This field is programmed to the number of pixels desired minus one.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled. Refer to PS_CTRL for size restrictions when panel fitting is enabled.            Horizontal source size must always be even. The programmed value must be odd.</p>	<b>Restriction</b>	
<b>Restriction</b>			
15:13	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
12:0	<p><b>Vertical Source Size</b>            This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes. This field is programmed to the number of lines desired minus one.</p> <table border="1" style="width: 100%; background-color: #e6f2ff;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>Vertical source sizes larger than 4320 lines are not supported. This register must always be programmed to the same value as the Vertical Active, except when panel fitting is enabled. Refer to PS_CTRL for size restrictions when panel fitting is enabled.</p>	<b>Restriction</b>	
<b>Restriction</b>			



## PIPE\_STATUS

PIPE_STATUS				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/WC			
Size (in bits):	32			
Address:	70058h-7005Bh			
Name:	Pipe Status			
ShortName:	PIPE_STATUS_A			
Power:	PG1			
Reset:	soft			
Address:	71058h-7105Bh			
Name:	Pipe Status			
ShortName:	PIPE_STATUS_B			
Power:	PG2			
Reset:	soft			
Address:	72058h-7205Bh			
Name:	Pipe Status			
ShortName:	PIPE_STATUS_C			
Power:	PG2			
Reset:	soft			
Address:	73058h-7305Bh			
Name:	Pipe Status			
ShortName:	PIPE_STATUS_D			
Power:	PG2			
Reset:	soft			
There is one instance of this register per pipe.				
DWord	Bit	Description		
0	31	<b>Underrun</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> This field indicates that there is an underrun on the transcoder attached to this pipe.	Access:	R/WC
	Access:	R/WC		
30	<b>Vblank</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> The field is set at the start of the vertical blank of the transcoder attached to this pipe.	Access:	R/WC	
Access:	R/WC			



## PIPE\_STATUS

29	<b>Frame start</b>	Access:	R/WC
	The field is set at the frame start of the transcoder attached to this pipe.		
28	<b>Not Used</b>		
27	<b>Not Used</b>		
26	<b>Not Used</b>	Access:	R/WC
25	<b>Not Used</b>	Access:	R/WC
24	<b>Not Used</b>	Access:	R/WC
23	<b>Not Used</b>	Access:	R/WC
22	<b>Not Used</b>	Access:	R/WC
21	<b>Not Used</b>	Access:	R/WC
20	<b>Not Used</b>	Access:	R/WC
19	<b>Not Used</b>	Access:	R/WC
18	<b>Not Used</b>	Access:	R/WC
17	<b>Not Used</b>	Access:	R/WC
16	<b>Not Used</b>	Access:	R/WC
15	<b>Not Used</b>	Access:	R/WC
14	<b>Not Used</b>	Access:	R/WC
13	<b>Not Used</b>	Access:	R/WC
12	<b>Not Used</b>		





## PIPE\_STATUS

	Access:	R/WC
11	<b>Not Used</b>	
	Access:	R/WC
10	<b>Not Used</b>	
	Access:	R/WC
9	<b>Not Used</b>	
	Access:	R/WC
8	<b>Not Used</b>	
	Access:	R/WC
7	<b>Not Used</b>	
	Access:	R/WC
6	<b>BW Credits Pending At VBlank</b>	
	Access:	R/WC
	A '1' indicates that the there are some pending MBUS BW-Credits at the start of VBlank. Sticky bit cleared by a write of '1'	
5	<b>B Credits Pending At VBlank</b>	
	Access:	R/WC
	A '1' indicates that the there are some pending MBUS B-Credits at the start of VBlank. Sticky bit cleared by a write of '1'	
4	<b>A Credits Pending At VBlank</b>	
	Access:	R/WC
	A '1' indicates that the there are some pending MBUS A-Credits at the start of VBlank. Sticky bit cleared by a write of '1'	
3	<b>Not Used</b>	
	Access:	R/WC
2	<b>Not used</b>	
	Access:	R/WC
1	<b>Valid Block At FrameStart</b>	
	Access:	R/WC
	A '1' indicates that a valid block is still present in Display Buffer at frame start. Sticky bit cleared by a write of '1'.	
0	<b>Valid Block Overwritten</b>	
	Access:	R/WC
	A '1' indicates that a valid block in Display Buffer was overwritten. Sticky bit cleared by a write of	



## PIPE\_STATUS

		'1'
--	--	-----



## PLANE\_AUX\_DIST

PLANE_AUX_DIST	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704C0h-704C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_4_A
Power:	PG1
Reset:	soft
Address:	705C0h-705C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_5_A
Power:	PG1
Reset:	soft
Address:	706C0h-706C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_6_A
Power:	PG1
Reset:	soft
Address:	707C0h-707C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_7_A
Power:	PG1
Reset:	soft
Address:	714C0h-714C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_4_B
Power:	PG2
Reset:	soft



## PLANE\_AUX\_DIST

Address: 715C0h-715C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_5\_B  
Power: PG2  
Reset: soft

Address: 716C0h-716C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_6\_B  
Power: PG2  
Reset: soft

Address: 717C0h-717C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_7\_B  
Power: PG2  
Reset: soft

Address: 724C0h-724C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_4\_C  
Power: PG2  
Reset: soft

Address: 725C0h-725C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_5\_C  
Power: PG2  
Reset: soft

Address: 726C0h-726C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_6\_C  
Power: PG2  
Reset: soft

Address: 727C0h-727C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_7\_C  
Power: PG2  
Reset: soft



## PLANE\_AUX\_DIST

Address:	734C0h-734C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_4_D
Power:	PG2
Reset:	soft
Address:	735C0h-735C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_5_D
Power:	PG2
Reset:	soft
Address:	736C0h-736C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_6_D
Power:	PG2
Reset:	soft
Address:	737C0h-737C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_7_D
Power:	PG2
Reset:	soft
Address:	701C0h-701C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_1_A
Power:	PG1
Reset:	soft
Address:	702C0h-702C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_2_A
Power:	PG1
Reset:	soft
Address:	703C0h-703C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_3_A
Power:	PG1
Reset:	soft



## PLANE\_AUX\_DIST

Address: 711C0h-711C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_1\_B  
Power: PG2  
Reset: soft

Address: 712C0h-712C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_2\_B  
Power: PG2  
Reset: soft

Address: 713C0h-713C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_3\_B  
Power: PG2  
Reset: soft

Address: 721C0h-721C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_1\_C  
Power: PG2  
Reset: soft

Address: 722C0h-722C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_2\_C  
Power: PG2  
Reset: soft

Address: 723C0h-723C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_3\_C  
Power: PG2  
Reset: soft

Address: 731C0h-731C3h  
Name: Plane Auxiliary Surface Distance  
ShortName: PLANE\_AUX\_DIST\_1\_D  
Power: PG2  
Reset: soft



## PLANE\_AUX\_DIST

Address:	732C0h-732C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_2_D
Power:	PG2
Reset:	soft

Address:	733C0h-733C3h
Name:	Plane Auxiliary Surface Distance
ShortName:	PLANE_AUX_DIST_3_D
Power:	PG2
Reset:	soft

This register is used to specify the distance from the main surface base address and the stride of the auxiliary surface. Unlike the surface base address, this register value cannot be updated through flips.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank or pipe not enabled; after armed	Write to PLANE_SURF or plane not enabled

DWord	Bit	Description
0	31:12	<b>Auxiliary Surface Distance</b>
		<b>Description</b>
		When using a compressed surface, this field represents the distance of the control surface in 4K pages, where a value of [31:12] = 1 represents one 4K page.
		<b>Restriction</b>
		It must be 4K page aligned. Allocate an extra 136 Page Table Entries (PTEs) beyond the end of the displayed surface. If 180 or 270 plane rotation capability is required, allocate an extra 136 PTEs before the beginning of the surface. When address range limits are reached, wrap around to finish allocating the extra PTEs. Only the PTEs will be used, not the pages themselves. The end of the surface cannot be within 136 PTEs of the end of the graphics memory.
	11:10	<b>Reserved</b>
0	9:0	<b>Auxiliary Surface Stride</b>
		<b>Description</b>
		When using compressed surface this field represents the stride of the control surface. Refer to PLANE_STRIDE register for stride programming details.
		Restriction : When using render compressed surfaces, the programmed auxiliary surface stride should not exceed 16 (16 * 128 = 2048 bytes).



## PLANE\_BUF\_CFG

PLANE_BUF_CFG	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank, plane not enabled, or pipe not enabled
Update Point:	
Double Buffer Armed Write to PLANE_SURF or plane not enabled	
By:	
Address:	7017Ch-7017Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_A
Power:	PG1
Reset:	soft
Address:	7117Ch-7117Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_B
Power:	PG2
Reset:	soft
Address:	7217Ch-7217Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_C
Power:	PG2
Reset:	soft
Address:	7317Ch-7317Fh
Name:	Cursor Buffer Config
ShortName:	CUR_BUF_CFG_D
Power:	PG2
Reset:	soft
Address:	7057Ch-7057Fh
Name:	Plane Buffer Config
ShortName:	PLANE_BUF_CFG_4_A
Power:	PG1
Reset:	soft





## PLANE\_BUF\_CFG

Address: 7067Ch-7067Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_5\_A  
Power: PG1  
Reset: soft

Address: 7077Ch-7077Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_6\_A  
Power: PG1  
Reset: soft

Address: 7087Ch-7087Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_7\_A  
Power: PG1  
Reset: soft

Address: 7157Ch-7157Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_4\_B  
Power: PG2  
Reset: soft

Address: 7167Ch-7167Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_5\_B  
Power: PG2  
Reset: soft

Address: 7177Ch-7177Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_6\_B  
Power: PG2  
Reset: soft

Address: 7187Ch-7187Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_7\_B  
Power: PG2  
Reset: soft



## PLANE\_BUF\_CFG

Address: 7257Ch-7257Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_4\_C  
Power: PG2  
Reset: soft

Address: 7267Ch-7267Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_5\_C  
Power: PG2  
Reset: soft

Address: 7277Ch-7277Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_6\_C  
Power: PG2  
Reset: soft

Address: 7287Ch-7287Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_7\_C  
Power: PG2  
Reset: soft

Address: 7357Ch-7357Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_4\_D  
Power: PG2  
Reset: soft

Address: 7367Ch-7367Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_5\_D  
Power: PG2  
Reset: soft

Address: 7377Ch-7377Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_6\_D  
Power: PG2  
Reset: soft



## PLANE\_BUF\_CFG

Address: 7387Ch-7387Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_7\_D  
Power: PG2  
Reset: soft

Address: 7027Ch-7027Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_1\_A  
Power: PG1  
Reset: soft

Address: 7037Ch-7037Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_2\_A  
Power: PG1  
Reset: soft

Address: 7047Ch-7047Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_3\_A  
Power: PG1  
Reset: soft

Address: 7127Ch-7127Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_1\_B  
Power: PG2  
Reset: soft

Address: 7137Ch-7137Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_2\_B  
Power: PG2  
Reset: soft

Address: 7147Ch-7147Fh  
Name: Plane Buffer Config  
ShortName: PLANE\_BUF\_CFG\_3\_B  
Power: PG2  
Reset: soft



## PLANE\_BUF\_CFG

Address:	7227Ch-7227Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_1_C					
Power:	PG2					
Reset:	soft					
Address:	7237Ch-7237Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_2_C					
Power:	PG2					
Reset:	soft					
Address:	7247Ch-7247Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_3_C					
Power:	PG2					
Reset:	soft					
Address:	7327Ch-7327Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_1_D					
Power:	PG2					
Reset:	soft					
Address:	7337Ch-7337Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_2_D					
Power:	PG2					
Reset:	soft					
Address:	7347Ch-7347Fh					
Name:	Plane Buffer Config					
ShortName:	PLANE_BUF_CFG_3_D					
Power:	PG2					
Reset:	soft					
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; text-align: center;"><b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b></td> <td style="width: 50%; text-align: center;"><b><u>_Custom_Display_DoubleBufferArmedBy</u></b></td> </tr> <tr> <td style="text-align: center;">Start of vertical blank, plane not enabled, or pipe not enabled</td> <td style="text-align: center;">Write to PLANE_SURF or plane not enabled</td> </tr> </table>			<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>	<b><u>_Custom_Display_DoubleBufferArmedBy</u></b>	Start of vertical blank, plane not enabled, or pipe not enabled	Write to PLANE_SURF or plane not enabled
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>	<b><u>_Custom_Display_DoubleBufferArmedBy</u></b>					
Start of vertical blank, plane not enabled, or pipe not enabled	Write to PLANE_SURF or plane not enabled					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>				
0	31:27	<b>Reserved</b>				
	26:16	<b>Buffer End</b>				



## PLANE\_BUF\_CFG

		Default Value:	000h
		This field contains the buffer end position for this plane.	
	15:11	<b>Reserved</b>	
	10:0	<b>Buffer Start</b>	
		Default Value:	000h
		This field contains the buffer start position for this plane.	



## PLANE\_CC\_VAL

PLANE_CC_VAL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	64
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704B4h-704BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_A
Power:	PG1
Reset:	soft
Address:	705B4h-705BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_A
Power:	PG1
Reset:	soft
Address:	706B4h-706BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_6_A
Power:	PG1
Reset:	soft
Address:	707B4h-707BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_7_A
Power:	PG1
Reset:	soft
Address:	714B4h-714BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_B
Power:	PG2
Reset:	soft



PLANE_CC_VAL	
Address:	715B4h-715BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_B
Power:	PG2
Reset:	soft
Address:	716B4h-716BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_6_B
Power:	PG2
Reset:	soft
Address:	717B4h-717BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_7_B
Power:	PG2
Reset:	soft
Address:	724B4h-724BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_4_C
Power:	PG2
Reset:	soft
Address:	725B4h-725BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_5_C
Power:	PG2
Reset:	soft
Address:	726B4h-726BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_6_C
Power:	PG2
Reset:	soft
Address:	727B4h-727BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_7_C
Power:	PG2
Reset:	soft



## PLANE\_CC\_VAL

Address: 734B4h-734BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_4\_D  
Power: PG2  
Reset: soft

Address: 735B4h-735BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_5\_D  
Power: PG2  
Reset: soft

Address: 736B4h-736BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_6\_D  
Power: PG2  
Reset: soft

Address: 737B4h-737BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_7\_D  
Power: PG2  
Reset: soft

Address: 701B4h-701BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_1\_A  
Power: PG1  
Reset: soft

Address: 702B4h-702BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_2\_A  
Power: PG1  
Reset: soft

Address: 703B4h-703BBh  
Name: Plane Clear Color Value  
ShortName: PLANE\_CC\_VAL\_3\_A  
Power: PG1  
Reset: soft





PLANE_CC_VAL	
Address:	711B4h-711BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_B
Power:	PG2
Reset:	soft
Address:	712B4h-712BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_2_B
Power:	PG2
Reset:	soft
Address:	713B4h-713BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_3_B
Power:	PG2
Reset:	soft
Address:	721B4h-721BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_C
Power:	PG2
Reset:	soft
Address:	722B4h-722BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_2_C
Power:	PG2
Reset:	soft
Address:	723B4h-723BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_3_C
Power:	PG2
Reset:	soft
Address:	731B4h-731BBh
Name:	Plane Clear Color Value
ShortName:	PLANE_CC_VAL_1_D
Power:	PG2
Reset:	soft



## PLANE\_CC\_VAL

Address: 732B4h-732BBh  
 Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_2\_D  
 Power: PG2  
 Reset: soft

Address: 733B4h-733BBh  
 Name: Plane Clear Color Value  
 ShortName: PLANE\_CC\_VAL\_3\_D  
 Power: PG2  
 Reset: soft

### Description

This register programs the clear color value to be used with render decompression. The value is used only when render decompression and clear color are both enabled in the plane control register. The register value can be updated when flipping to a new surface with new clear color value. It does not need to be updated if the new surface has the same clear color value as the previous surface.

This register is not used.

### \_Custom\_Display\_DoubleBufferUpdatePoint

### \_Custom\_Display\_DoubleBufferArmedBy

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description
0	31:0	<b>Clear Color Value DW0</b> This field gives the 32 bit value of the clear color.
1	31:0	<b>Clear Color Value DW1</b> This field gives the upper 32 bit value of the clear color. This field is used only with 64 bits formats, ignored otherwise.



## PLANE\_COLOR\_CTL

PLANE_COLOR_CTL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704CCh-704CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_A
Power:	PG1
Reset:	soft
Address:	705CCh-705CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_5_A
Power:	PG1
Reset:	soft
Address:	706CCh-706CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_6_A
Power:	PG1
Reset:	soft
Address:	707CCh-707CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_7_A
Power:	PG1
Reset:	soft
Address:	714CCh-714CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_4_B
Power:	PG1
Reset:	soft



## PLANE\_COLOR\_CTL

Address: 715CCh-715CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_5\_B  
Power: PG1  
Reset: soft

Address: 716CCh-716CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_6\_B  
Power: PG1  
Reset: soft

Address: 717CCh-717CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_7\_B  
Power: PG1  
Reset: soft

Address: 724CCh-724CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_4\_C  
Power: PG1  
Reset: soft

Address: 725CCh-725CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_5\_C  
Power: PG1  
Reset: soft

Address: 726CCh-726CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_6\_C  
Power: PG1  
Reset: soft

Address: 727CCh-727CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_7\_C  
Power: PG1  
Reset: soft



## PLANE\_COLOR\_CTL

Address: 734CCh-734CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_4\_D  
Power: PG1  
Reset: soft

Address: 735CCh-735CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_5\_D  
Power: PG1  
Reset: soft

Address: 736CCh-736CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_6\_D  
Power: PG1  
Reset: soft

Address: 737CCh-737CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_7\_D  
Power: PG1  
Reset: soft

Address: 701CCh-701CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_A  
Power: PG1  
Reset: soft

Address: 702CCh-702CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_A  
Power: PG1  
Reset: soft

Address: 703CCh-703CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_3\_A  
Power: PG1  
Reset: soft



## PLANE\_COLOR\_CTL

Address: 711CCh-711CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_B  
Power: PG1  
Reset: soft

Address: 712CCh-712CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_B  
Power: PG1  
Reset: soft

Address: 713CCh-713CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_3\_B  
Power: PG1  
Reset: soft

Address: 721CCh-721CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_C  
Power: PG1  
Reset: soft

Address: 722CCh-722CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_2\_C  
Power: PG1  
Reset: soft

Address: 723CCh-723CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_3\_C  
Power: PG1  
Reset: soft

Address: 731CCh-731CFh  
Name: Plane Color Control  
ShortName: PLANE\_COLOR\_CTL\_1\_D  
Power: PG1  
Reset: soft



## PLANE\_COLOR\_CTL

Address:	732CCh-732CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_2_D
Power:	PG1
Reset:	soft

Address:	733CCh-733CFh
Name:	Plane Color Control
ShortName:	PLANE_COLOR_CTL_3_D
Power:	PG1
Reset:	soft

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank or pipe not enabled; after armed	Write to PLANE_SURF or plane not enabled

DWord	Bit	Description								
0	31	<b>Reserved</b>								
		Format: <span style="float: right;">MBZ</span>								
	30	<b>Pipe Gamma Enable</b>								
		<b>Description</b>								
This bit enables pipe gamma correction for the plane pixel data. This field is deprecated. Use 'GAMMA_MODE.Post CSC Gamma Enable' for enabling pipe gamma across all pixels from all planes.										
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable		
Value	Name									
0b	Disable									
1b	Enable									
29	<b>Remove YUV Offset</b>	This field controls whether the plane removes or preserves the 1/2 offset on U and V components when the source pixel format is YUV and the plane YUV to RGB CSC is disabled. This bit has no effect on RGB source pixel formats								
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Remove</td> <td>Remove 1/2 offset on UV components</td> </tr> <tr> <td>1b</td> <td>Preserve</td> <td>Preserve 1/2 offset on UV components</td> </tr> </tbody> </table>	Value	Name	Description	0b	Remove	Remove 1/2 offset on UV components	1b	Preserve
	Value	Name	Description							
	0b	Remove	Remove 1/2 offset on UV components							
1b	Preserve	Preserve 1/2 offset on UV components								
28	<b>YUV Range Correction Disable</b>	Setting this bit disables the YUV range correction logic inside the plane. The range correction logic is used to expand the compressed range YUV to full range YUV. The Y channel is expanded from the 8 bit +16 to +235 range to full range. The U and V channels are expanded from the 8 bit -112 to +112 range to full range. Extended range values will be preserved after the expansion. This bit has no effect on RGB source pixel formats since they automatically bypass range								



## PLANE\_COLOR\_CTL

		correction.	
		<b>Value</b>	<b>Name</b>
		0b	Enable
		1b	Disable
27:24	<b>Reserved</b>		
23	<b>Pipe CSC Enable</b>		
	<b>Description</b>		
	This bit enables pipe color space conversion and the pipe pre color space conversion gamma for the plane pixel data. This is separate from the color conversion logic within the plane.		
	This field is deprecated. Use 'CSC_MODE.Pipe CSC Enable', 'GAMMA_MODE.Pre CSC Gamma Enable' for enabling pipe color space conversion and gamma respectively across all pixels from all planes. Plane CSC must be used for plane specific color space conversion.		
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
22	<b>Reserved</b>		
21	<b>Plane CSC Enable</b>		
	This field enables the plane color space conversion. This field applies only to planes 1 through 3.		
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
20	<b>Plane Input CSC Enable</b>		
	This field enables the plane input color space conversion. This field applies only to planes 1 through 3.		
		<b>Value</b>	<b>Name</b>
		0b	Disable
		1b	Enable
19:17	<b>Plane CSC Mode</b>		
	<b>Description</b>		
	This field specifies the mode of plane color space conversion operation.		
	This is used only for planes 4 through 7. For planes 1 through 3, CSC is programmed in PLANE_CSC_* registers.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	Bypass	Pixel data bypasses the plane color space conversion
	001b	YUV601 to RGB601	YUV BT.601 to RGB BT.601 conversion.





## PLANE\_COLOR\_CTL

	010b	YUV709 to RGB709	YUV BT.709 to RGB BT.709 conversion.
	011b	YUV2020 to RGB2020	YUV BT.2020 to RGB BT.2020 conversion.
	100b	RGB709 to RGB2020	RGB BT.709 to RGB BT.2020 conversion.
16	<b>Reserved</b>		
	Format:		MBZ
15	<b>Reserved</b>		
	Format:		MBZ
14	<b>Plane Pre CSC Gamma Enable</b> This bit controls plane internal pre-CSC gamma correction.		
	<b>Value</b>	<b>Name</b>	
	1b	Enable	
	0b	Disable	
13	<b>Plane Gamma Disable</b> This bit controls plane internal post-CSC gamma correction.		
	<b>Value</b>	<b>Name</b>	
	1b	Disable	
	0b	Enable	
12	<b>Plane Gamma Mode</b> This field specifies the plane gamma mode of operation. This field is ignored if plane gamma is disabled.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Direct <b>[Default]</b>	Direct mode is used for regular plane gamma programming. Lookup is based on incoming pixel individual r, g, b values. The output is a computed by lookup of two nearest points and interpolation.
	1b	Multiply	Multiple mode is used when plane gamma is used for HDR tone mapping. Lookup is based on a pseudo luminance of the incoming pixel calculated using $Lin = 0.25 * \text{Red input} + 0.625 * \text{Green input} + 0.125 * \text{Blue input}$ . An adjustment factor 'F' is computed by lookup of two nearest points and interpolation. Output is computed by multiplying each color channel with the adjustment factor F.
11:6	<b>Reserved</b>		
5:4	<b>Alpha Mode</b>		
	<b>Description</b>		
	This field controls how the plane will use per pixel alpha data from frame buffer. Constant plane alpha is defined in PLANE_KEYMSK and PLANE_KEYMAX registers.		
	RGB 64-bit - only alpha in 0-1 range supported with 8 bit granularity.		
	RGB 64-bit UINT - only 8 upper bits of alpha used.		
	RGB 2:10:10:10 - 2 bit alpha expanded out to 8 bit to give full range of opacity.		



## PLANE\_COLOR\_CTL

XR_BIAS 10:10:10 - 2 bit alpha expanded out to 8 bit to give full range of opacity.		
Value	Name	Description
00b	Disable	Alpha channel ignored.
10b	Enable with SW pre-multiply	Alpha channel used. Color channels should be pre-multiplied with alpha by software.
11b	Enable with HW pre-multiply	Alpha channel used. Color channels will be pre-multiplied with alpha by hardware.
Restriction		
Per pixel alpha is supported only with RGB pixel formats. FBC is not compatible with per pixel alpha.		
3:0	<b>Reserved</b>	



## PLANE\_CSC\_COEFF

PLANE_CSC_COEFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	192
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	70210h-70227h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_1_A
Power:	PG1
Reset:	soft
Address:	70310h-70327h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_2_A
Power:	PG1
Reset:	soft
Address:	70410h-70427h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_3_A
Power:	PG1
Reset:	soft
Address:	71210h-71227h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_1_B
Power:	PG2
Reset:	soft
Address:	71310h-71327h
Name:	Plane CSC Coefficients
ShortName:	PLANE_CSC_COEFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_CSC\_COEFF

Address: 71410h-71427h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_3\_B  
Power: PG2  
Reset: soft

Address: 72210h-72227h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_1\_C  
Power: PG2  
Reset: soft

Address: 72310h-72327h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_2\_C  
Power: PG2  
Reset: soft

Address: 72410h-72427h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_3\_C  
Power: PG2  
Reset: soft

Address: 73210h-73227h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_1\_D  
Power: PG2  
Reset: soft

Address: 73310h-73327h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_2\_D  
Power: PG2  
Reset: soft

Address: 73410h-73427h  
Name: Plane CSC Coefficients  
ShortName: PLANE\_CSC\_COEFF\_3\_D  
Power: PG2  
Reset: soft



## PLANE\_CSC\_COEFF

### Programming Notes

Refer to Color Space Conversion page for programming details and examples.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
---	---

Start of vertical blank after armed	Write to PLANE_SURF
-------------------------------------	---------------------

DWord	Bit	Description
0	31:16	<b>RY</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>GY</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
1	31:16	<b>BY</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
2	31:16	<b>RU</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>GU</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
3	31:16	<b>BU</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
4	31:16	<b>RV</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>GV</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
5	31:16	<b>BV</b> Format: <span style="float: right;"><b>CSC COEFFICIENT FORMAT</b></span>
	15:0	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>



## PLANE\_CSC\_POSTOFF

PLANE_CSC_POSTOFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	96
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	70234h-7023Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_1_A
Power:	PG1
Reset:	soft
Address:	70334h-7033Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_2_A
Power:	PG1
Reset:	soft
Address:	70434h-7043Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_3_A
Power:	PG1
Reset:	soft
Address:	71234h-7123Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_1_B
Power:	PG2
Reset:	soft
Address:	71334h-7133Fh
Name:	Plane CSC Post-offset
ShortName:	PLANE_CSC_POSTOFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_CSC\_POSTOFF

Address: 71434h-7143Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_3\_B  
Power: PG2  
Reset: soft

Address: 72234h-7223Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_1\_C  
Power: PG2  
Reset: soft

Address: 72334h-7233Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_2\_C  
Power: PG2  
Reset: soft

Address: 72434h-7243Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_3\_C  
Power: PG2  
Reset: soft

Address: 73234h-7323Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_1\_D  
Power: PG2  
Reset: soft

Address: 73334h-7333Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_2\_D  
Power: PG2  
Reset: soft

Address: 73434h-7343Fh  
Name: Plane CSC Post-offset  
ShortName: PLANE\_CSC\_POSTOFF\_3\_D  
Power: PG2  
Reset: soft

The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from



## PLANE\_CSC\_POSTOFF

2's complement to excess 0.5 as they exit plane color space conversion (CSC).

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PLANE_SURF

DWord	Bit	Description
0	31:13	<b>Reserved</b> <div style="border: 1px solid black; padding: 2px; margin-top: 5px;">Format: <span style="float: right;">MBZ</span></div>
	12:0	<b>PostCSC High Offset</b> This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
1	31:13	<b>Reserved</b> <div style="border: 1px solid black; padding: 2px; margin-top: 5px;">Format: <span style="float: right;">MBZ</span></div>
	12:0	<b>PostCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).
2	31:13	<b>Reserved</b> <div style="border: 1px solid black; padding: 2px; margin-top: 5px;">Format: <span style="float: right;">MBZ</span></div>
	12:0	<b>PostCSC Low Offset</b> This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).





## PLANE\_CSC\_PREOFF

PLANE_CSC_PREOFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	96
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	70228h-70233h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_1_A
Power:	PG1
Reset:	soft
Address:	70328h-70333h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_2_A
Power:	PG1
Reset:	soft
Address:	70428h-70433h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_3_A
Power:	PG1
Reset:	soft
Address:	71228h-71233h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_1_B
Power:	PG2
Reset:	soft
Address:	71328h-71333h
Name:	Plane CSC Pre-offset
ShortName:	PLANE_CSC_PREOFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_CSC\_PREOFF

Address: 71428h-71433h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_3\_B  
Power: PG2  
Reset: soft

Address: 72228h-72233h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_1\_C  
Power: PG2  
Reset: soft

Address: 72328h-72333h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_2\_C  
Power: PG2  
Reset: soft

Address: 72428h-72433h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_3\_C  
Power: PG2  
Reset: soft

Address: 73228h-73233h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_1\_D  
Power: PG2  
Reset: soft

Address: 73328h-73333h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_2\_D  
Power: PG2  
Reset: soft

Address: 73428h-73433h  
Name: Plane CSC Pre-offset  
ShortName: PLANE\_CSC\_PREOFF\_3\_D  
Power: PG2  
Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from



## PLANE\_CSC\_PREOFF

excess 0.5 to 2's complement as they enter plane color space conversion (CSC).

RGB modes: Red is in the High channel, Green in Medium, and Blue in Low.

YUV modes: V is in the High channel, Y in Medium, and U in Low.

DWord	Bit	Description				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;"><u>_Custom_Display_DoubleBufferUpdatePoint</u></td> <td style="width: 50%;"><u>_Custom_Display_DoubleBufferArmedBy</u></td> </tr> <tr> <td>Start of vertical blank after armed</td> <td>Write to PLANE_SURF</td> </tr> </table>	<u>_Custom_Display_DoubleBufferUpdatePoint</u>	<u>_Custom_Display_DoubleBufferArmedBy</u>	Start of vertical blank after armed	Write to PLANE_SURF
<u>_Custom_Display_DoubleBufferUpdatePoint</u>	<u>_Custom_Display_DoubleBufferArmedBy</u>					
Start of vertical blank after armed	Write to PLANE_SURF					
0	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
12:0	<b>PreCSC High Offset</b> This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).					
1	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
12:0	<b>PreCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).					
2	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
12:0	<b>PreCSC Low Offset</b> This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).					



## PLANE\_CTL

PLANE_CTL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	70480h-70483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_A
Power:	PG1
Reset:	soft
Address:	70580h-70583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_A
Power:	PG1
Reset:	soft
Address:	70680h-70683h
Name:	Plane Control
ShortName:	PLANE_CTL_6_A
Power:	PG1
Reset:	soft
Address:	70780h-70783h
Name:	Plane Control
ShortName:	PLANE_CTL_7_A
Power:	PG1
Reset:	soft
Address:	71480h-71483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_B
Power:	PG2
Reset:	soft



## PLANE\_CTL

Address:	71580h-71583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_B
Power:	PG2
Reset:	soft
Address:	71680h-71683h
Name:	Plane Control
ShortName:	PLANE_CTL_6_B
Power:	PG2
Reset:	soft
Address:	71780h-71783h
Name:	Plane Control
ShortName:	PLANE_CTL_7_B
Power:	PG2
Reset:	soft
Address:	72480h-72483h
Name:	Plane Control
ShortName:	PLANE_CTL_4_C
Power:	PG2
Reset:	soft
Address:	72580h-72583h
Name:	Plane Control
ShortName:	PLANE_CTL_5_C
Power:	PG2
Reset:	soft
Address:	72680h-72683h
Name:	Plane Control
ShortName:	PLANE_CTL_6_C
Power:	PG2
Reset:	soft
Address:	72780h-72783h
Name:	Plane Control
ShortName:	PLANE_CTL_7_C
Power:	PG2
Reset:	soft



## PLANE\_CTL

Address: 73480h-73483h  
Name: Plane Control  
ShortName: PLANE\_CTL\_4\_D  
Power: PG2  
Reset: soft

Address: 73580h-73583h  
Name: Plane Control  
ShortName: PLANE\_CTL\_5\_D  
Power: PG2  
Reset: soft

Address: 73680h-73683h  
Name: Plane Control  
ShortName: PLANE\_CTL\_6\_D  
Power: PG2  
Reset: soft

Address: 73780h-73783h  
Name: Plane Control  
ShortName: PLANE\_CTL\_7\_D  
Power: PG2  
Reset: soft

Address: 70180h-70183h  
Name: Plane Control  
ShortName: PLANE\_CTL\_1\_A  
Power: PG1  
Reset: soft

Address: 70280h-70283h  
Name: Plane Control  
ShortName: PLANE\_CTL\_2\_A  
Power: PG1  
Reset: soft

Address: 70380h-70383h  
Name: Plane Control  
ShortName: PLANE\_CTL\_3\_A  
Power: PG1  
Reset: soft



## PLANE\_CTL

Address:	71180h-71183h
Name:	Plane Control
ShortName:	PLANE_CTL_1_B
Power:	PG2
Reset:	soft
Address:	71280h-71283h
Name:	Plane Control
ShortName:	PLANE_CTL_2_B
Power:	PG2
Reset:	soft
Address:	71380h-71383h
Name:	Plane Control
ShortName:	PLANE_CTL_3_B
Power:	PG2
Reset:	soft
Address:	72180h-72183h
Name:	Plane Control
ShortName:	PLANE_CTL_1_C
Power:	PG2
Reset:	soft
Address:	72280h-72283h
Name:	Plane Control
ShortName:	PLANE_CTL_2_C
Power:	PG2
Reset:	soft
Address:	72380h-72383h
Name:	Plane Control
ShortName:	PLANE_CTL_3_C
Power:	PG2
Reset:	soft
Address:	73180h-73183h
Name:	Plane Control
ShortName:	PLANE_CTL_1_D
Power:	PG2
Reset:	soft



## PLANE\_CTL

Address: 73280h-73283h  
 Name: Plane Control  
 ShortName: PLANE\_CTL\_2\_D  
 Power: PG2  
 Reset: soft

Address: 73380h-73383h  
 Name: Plane Control  
 ShortName: PLANE\_CTL\_3\_D  
 Power: PG2  
 Reset: soft

The pipe scaler can be attached to a plane to scale the plane output before blending.

### Restriction

Refer to 'Plane Capability and Interoperability' page for plane capabilities and restrictions.

#### \_Custom\_Display\_DoubleBufferUpdatePoint

#### \_Custom\_Display\_DoubleBufferArmedBy

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description						
0	31	<p><b>Plane Enable</b>            When this bit is set, the plane will generate pixels for display. When cleared to zero, plane memory fetches cease and plane output is transparent.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
Value	Name							
0b	Disable							
1b	Enable							
	30:28	<p><b>Pipe Slice Arbitration Slots</b>            This field specifies the number of slots allocated to this plane in pipe slice request arbitration. This field is ignored when the 'PIPE_SLICE_ARBITRATION_CTL-&gt;Use Programmed Slots' is not set. This field is zero based; a programmed value of 0 results in 1 slot allocation.</p>						
	27:23	<p><b>Source Pixel Format</b>            This field selects the source pixel format for the plane. Before entering the blender, each source format is converted to the pipe pixel format. The 8-bpp indexed format will always use the pipe palette.            In planar YUV formats Y samples appear first in memory followed by interleaved UV samples. YUV 4:2:2 byte order is programmed separately. YUV 4:2:0 and YUV 4:4:4 byte order is not programmable.            RGB color order is programmed separately for some formats.            Refer to Universal Plane, Plane Pixel Formats section for color channel bit mappings.            YUV 4:2:0 P010, P012 and P016 formats share the same 16 bpc memory layout but use 10, 12 and 16 bits per channel respectively. The color values are stored in the most significant bits.</p>						





## PLANE\_CTL

64-bit formats supported only on the HDR planes.  
P01x output is only allowed from HDR planes.

Value	Name	Description
00000b	YUV 422 Packed 8 bpc	YUV 4:2:2 packed, 8 bpc
00010b	YUV 420 Planar 8 bpc	YUV 4:2:0 Planar, 8 bpc - NV12
00100b	RGB 2101010	RGB 2:10:10:10, 32 bit.
00110b	YUV 420 Planar 10 bpc	YUV 4:2:0 Planar, 10 bpc - P010
01000b	RGB 8888	RGB 8:8:8:8, 32 bit
01010b	YUV 420 Planar 12 bpc	YUV 4:2:0 Planar 12 bpc - P012
01100b	RGB 16161616 Float	RGB 16:16:16:16 Floating Point, 64 bit (FP16)
01110b	YUV 420 Planar 16 bpc	YUV 4:2:0 Planar, 16 bpc - P016
10000b	YUV 444 Packed 8 bpc	YUV 4:4:4 packed (MSB-X:Y:U:V), 8bpc
10100b	RGB 2101010 XR_BIAS	RGB 2:10:10:10 Extended Range Bias (MSB-X:B:G:R), 32 bit
11000b	Indexed 8 bit	Indexed 8-bit
11100b	RGB 565	RGB 5:6:5 (MSB-R:G:B), 16 bit
00001b	YUV 422 Packed 10 bpc	YUV 4:2:2 packed, 10 bpc - Y210
00011b	YUV 422 Packed 12 bpc	YUV 4:2:2 packed, 12 bpc - Y212
00101b	YUV 422 Packed 16 bpc	YUV 4:2:2 packed, 16 bpc - Y216
00111b	YUV 444 Packed 10 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 10 bpc - Y410
01001b	YUV 444 Packed 12 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 12 bpc - Y412
01011b	YUV 444 Packed 16 bpc	YUV 4:4:4 packed (MSB-X:V:Y:U), 16 bpc - Y416

### Restriction

Plane scaling is not compatible with the Indexed 8-bit, XR\_BIAS source pixel formats.

### 22:21 Key Enable

This field enables color keying. The key color, range, channel enables, and mask are programmed in PLANE\_KEYVAL, PLANE\_KEYMSK, and PLANE\_KEYMAX.

Value	Name	Description
00b	Disable	Disable keying for this plane.
01b	Source Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent.
10b	Destination Key Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane above will treat the pixels above as opaque only where this plane is key matched and the plane above is opaque. When plane gamma is enabled, the gamma processing may shift the pixel color values sent to blender and may cause it to not match the



## PLANE\_CTL

		key color as desired. The recommendation is to use the pipe gamma when destination keying is enabled.	
11b	Source Key Window Enable	This plane's pixels will be checked for a key match. The blend between this plane and the plane below will treat the key matched pixels as transparent only where the plane below is opaque.	
<b>Restriction</b>			
Plane color keying is not compatible with the Indexed 8-bit pixel format. Destination key/Source Key Window should be enabled only on one set (a pair) of planes, per pipe, at a time. Source key and Source Key Window must not be enabled on the bottom most active plane. Destination key must not be enabled on the top most active plane.			
20	<b>RGB Color Order</b> This field is used to select the color order when using RGB data formats, except RGB 32-bit XR_BIAS 10:10:10 and 16-bit BGRX 5:6:5. For other formats, this field is ignored.		
	<b>Value</b>	<b>Name</b>	
	<b>Description</b>		
	0b	BGRX	BGRX (MSB-X:R:G:B)
	1b	RGBX	RGBX (MSB-X:B:G:R)
19	<b>Planar YUV420 component</b> This field selects the planar YUV420 component for the plane when NV12/P0xx source pixel formats is used. This field must be set to '0b' for other (YUV non-planar/RGB) surface formats.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	UV	Planes 1 to 5 can be configured as UV plane. Planes 6 and 7 must not be configured as a UV plane.
	1b	Y	Planes 6 and 7 can be configured as Y plane. Planes 1 to 5 must not be configured as a Y plane.
18	<b>Reserved</b>		
	Format:	MBZ	
17:16	<b>YUV 422 Byte Order</b> This field is used to select the byte order for YUV 4:2:2 data formats. For other formats, this field is ignored.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	YUYV	YUYV (MSB-V:Y2:U:Y1)
	01b	UYVY	UYVY (MSB-Y2:V:Y1:U)
	10b	YVYU	YVYU (MSB-U:Y2:V:Y1)
	11b	VYUY	VYUY (MSB-Y2:U:Y1:V)
15	<b>Render Decomp</b>		
	<b>Description</b>		
	This bit enables the Display decompression of Render compressed surfaces.		



## PLANE\_CTL

<b>PLANE_CTL</b>											
	<p>Restriction : Color Clear is not supported.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>Only the Left-right cache-line pair decompression is supported. The compressed surface should be Y (Legacy) or Y F Tiled. Decompression is not supported with 90/270 degree rotation.</p> <p>Decompression is supported with RGB8888, RGB1010102 and FP16 formats.</p> <p>Decompression is supported on all planes and pipes.</p>	Value	Name	0b	Disable	1b	Enable				
Value	Name										
0b	Disable										
1b	Enable										
14	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
13	<p><b>Clear Color Disable</b></p> <p>This field disables the render decompression clear color mode. It is ignored when the Render Decomp field is disabled. The color value must be programmed in PLANE_CC_VAL before flipping to the surface that uses clear color value.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="width: 70%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Enable <b>[Default]</b></td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>This field must be programmed to 1.</p>	Value	Name	1b	Disable	0b	Enable <b>[Default]</b>				
Value	Name										
1b	Disable										
0b	Enable <b>[Default]</b>										
12:10	<p><b>Tiled Surface</b></p> <p>This field indicates that the surface data is in tiled memory. This bit may be updated through MMIO writes or through a command streamer initiated synchronous flip.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="width: 70%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">000b</td> <td style="text-align: center;">Linear memory</td> </tr> <tr> <td style="text-align: center;">001b</td> <td style="text-align: center;">Tile X memory</td> </tr> <tr> <td style="text-align: center;">100b</td> <td style="text-align: center;">Tile Y (Legacy) memory</td> </tr> <tr> <td style="text-align: center;">101b</td> <td style="text-align: center;">Tile Y F memory</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>Interlaced mode is not supported with Y Tiling. Tile Ys is not supported.</p>	Value	Name	000b	Linear memory	001b	Tile X memory	100b	Tile Y (Legacy) memory	101b	Tile Y F memory
Value	Name										
000b	Linear memory										
001b	Tile X memory										
100b	Tile Y (Legacy) memory										
101b	Tile Y F memory										
9	<p><b>Async Address Update Enable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>This bit will enable asynchronous updates of the plane surface address when written by MMIO (MMIO asynchronous flips). The surface address will change as soon as possible. This bit is not</p>	Access:	R/W								
Access:	R/W										



## PLANE\_CTL

		<p>double buffered and the changes will apply immediately. When performing an asynchronous update, only the plane surface can be updated. Changes to stride, pixel, format, RenderCompression, FBC, etc. are not allowed.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 10%;">Name</th> <th style="width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Sync</td> <td>Surface Address MMIO writes will update synchronous to start of vertical blank</td> </tr> <tr> <td>1b</td> <td>Async</td> <td>Surface Address MMIO writes will update asynchronous to start of vertical blank</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Restriction</th> </tr> </thead> <tbody> <tr> <td>No command streamer (ring) flips to this plane are allowed when this bit is enabled. Each surface address write must be followed by a wait for flip done indication before writing the surface address register again.</td> </tr> </tbody> </table>		Value	Name	Description	0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank	1b	Async	Surface Address MMIO writes will update asynchronous to start of vertical blank	Restriction	No command streamer (ring) flips to this plane are allowed when this bit is enabled. Each surface address write must be followed by a wait for flip done indication before writing the surface address register again.
Value	Name	Description												
0b	Sync	Surface Address MMIO writes will update synchronous to start of vertical blank												
1b	Async	Surface Address MMIO writes will update asynchronous to start of vertical blank												
Restriction														
No command streamer (ring) flips to this plane are allowed when this bit is enabled. Each surface address write must be followed by a wait for flip done indication before writing the surface address register again.														
8	<p><b>Horizontal Flip</b></p> <p>This field controls the horizontal flipping of the plane. When horizontal flipping is enabled with rotation, the horizontal flip operation is logically performed first followed by rotation. For further information refer to "Universal Plane" section.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Restriction</th> </tr> </thead> <tbody> <tr> <td>Horizontal flip is not supported with linear surface formats.</td> </tr> </tbody> </table>	Value	Name	0b	Disable <b>[Default]</b>	1b	Enable	Restriction	Horizontal flip is not supported with linear surface formats.					
Value	Name													
0b	Disable <b>[Default]</b>													
1b	Enable													
Restriction														
Horizontal flip is not supported with linear surface formats.														
7:6	<p><b>Stereo Surface Vblank Mask</b></p> <p>This field controls which vertical blank (left eye, right eye, or both) will be used for the plane surface address double-buffering during stereo 3D mode. This field is ignored when not in stereo 3D mode.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Mask None</td> <td>Both the left and right eye vertical blanks will be used.</td> </tr> <tr> <td>01b</td> <td>Mask Left</td> <td>Mask the left eye vertical blank. Only the right eye vertical blank will be used.</td> </tr> <tr> <td>10b</td> <td>Mask Right</td> <td>Mask the right eye vertical blank. Only the left eye vertical blank will be used.</td> </tr> </tbody> </table>	Value	Name	Description	00b	Mask None	Both the left and right eye vertical blanks will be used.	01b	Mask Left	Mask the left eye vertical blank. Only the right eye vertical blank will be used.	10b	Mask Right	Mask the right eye vertical blank. Only the left eye vertical blank will be used.	
Value	Name	Description												
00b	Mask None	Both the left and right eye vertical blanks will be used.												
01b	Mask Left	Mask the left eye vertical blank. Only the right eye vertical blank will be used.												
10b	Mask Right	Mask the right eye vertical blank. Only the left eye vertical blank will be used.												
5	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ													
4	<p><b>Media Decomp</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e6f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td>This bit enables the Display decompression of Media compressed surfaces. 'Media Decomp' and 'Render Decomp' are mutually exclusive and must not be enabled at the same time for a given plane.</td> </tr> </tbody> </table>	Description	This bit enables the Display decompression of Media compressed surfaces. 'Media Decomp' and 'Render Decomp' are mutually exclusive and must not be enabled at the same time for a given plane.											
Description														
This bit enables the Display decompression of Media compressed surfaces. 'Media Decomp' and 'Render Decomp' are mutually exclusive and must not be enabled at the same time for a given plane.														



## PLANE\_CTL

	Media decompression is supported with NV12 and P0xx YUV planar formats.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
<b>3</b>	<b>Allow Double Buffer Update Disable</b>	
	Access:	R/W
	This field controls whether double buffer updates are allowed to be disabled for this plane. The DOUBLE_BUFFER_CTL register can be configured to globally disable double buffer updates for resources that allow them to be disabled. This field applies only to the plane registers that supports double buffering. Scaler registers used for plane scaling purposes are not included in this.	
	<b>Value</b>	<b>Name</b>
	0b	Not Allowed
	1b	Allowed <b>[Default]</b>
<b>2</b>	<b>Reserved</b>	
	Format:	MBZ
<b>1:0</b>	<b>Plane Rotation</b>	
	This field controls hardware rotation of the plane.	
	<b>Value</b>	<b>Name</b>
	00b	No rotation
	01b	90 degree rotation
	10b	180 degree rotation
	11b	270 degree rotation
	<b>Programming Notes</b>	
	Hardware does not change the plane position when rotation is enabled. Software may need to adjust the plane position to match the physical orientation of the display.	
	<b>Restriction</b>	
	90/270 degree rotation requires the surface to be Y Tiled. Interlaced mode is not supported with 90/270 degree rotation. Render-Display decompression is not supported with 90/270 degree rotation.	
	90/270 rotation is supported with plane width (pre-rotation) up to 4096 pixels.	



## PLANE\_CUS\_CTL

PLANE_CUS_CTL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	701C8h-701CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_1_A
Power:	PG1
Reset:	soft
Address:	702C8h-702CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_2_A
Power:	PG1
Reset:	soft
Address:	703C8h-703CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_3_A
Power:	PG1
Reset:	soft
Address:	711C8h-711CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_1_B
Power:	PG2
Reset:	soft
Address:	712C8h-712CBh
Name:	Plane Chroma Upsampler Control
ShortName:	PLANE_CUS_CTL_2_B
Power:	PG2
Reset:	soft



## PLANE\_CUS\_CTL

Address: 713C8h-713CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_3\_B  
Power: PG2  
Reset: soft

Address: 721C8h-721CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_1\_C  
Power: PG2  
Reset: soft

Address: 722C8h-722CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_2\_C  
Power: PG2  
Reset: soft

Address: 723C8h-723CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_3\_C  
Power: PG2  
Reset: soft

Address: 731C8h-731CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_1\_D  
Power: PG2  
Reset: soft

Address: 732C8h-732CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_2\_D  
Power: PG2  
Reset: soft

Address: 733C8h-733CBh  
Name: Plane Chroma Upsampler Control  
ShortName: PLANE\_CUS\_CTL\_3\_D  
Power: PG2  
Reset: soft



## PLANE\_CUS\_CTL

### Description

This register programs the chroma upsampler for processing pixel streams from hybrid planar YUV 420 (NV12, P0xx) surfaces.

This dedicated chroma upsampling capability is available only in Planes 1 through 3. Planes 4 and 5 must use plane scaler (PS\_CTRL) for chroma upsampling.

The following table shows phase programming for frequently used YUV420 to YUV444 chroma upsampling scenarios.

YUV 420 Chroma Siting	Horz Phase	Vert Phase	Programmed Horz Initial Phase	Programmed Horz Initial Phase Sign	Programmed Vert Initial Phase	Programmed Vert Initial Phase Sign
Top Left	0	0	0	0	0	0
Top	-0.25	0	0.25	1	0	0
Left (MPEG-2)	0	-0.25	0	0	0.25	1
Center (MPEG-1)	-0.25	-0.25	0.25	1	0.25	1

Restriction :

When the Chroma upsampler is enabled, then:

1. The maximum horizontal plane size allowed is 4096 pixels
2. The minimum horizontal plane size allowed is 8 pixels
3. The minimum vertical plane size allowed is 4 lines
4. The horizontal and vertical plane size should be even

**\_Custom\_Display\_DoubleBufferUpdatePoint**

**\_Custom\_Display\_DoubleBufferArmedBy**

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description						
0	31	<b>Chroma Upsampler Enable</b> This field enables the plane chroma upsampler for handling hybrid planar YUV 420 (NV12, P0xx) formats. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
0b	Disable							
1b	Enable							
29:20	30	<b>Y Binding</b> This field defines the Y plane from where the chroma upsampler will receive the Y pixels stream when processing hybrid planar YUV 420 (NV12, P0xx) formats. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Plane 6</td> </tr> <tr> <td>1b</td> <td>Plane 7</td> </tr> </tbody> </table>	Value	Name	0b	Plane 6	1b	Plane 7
		Value	Name					
0b	Plane 6							
1b	Plane 7							
29:20		<b>Reserved</b>						





## PLANE\_CUS\_CTL

		Format:	MBZ										
19	<p><b>Horz Initial Phase Sign</b></p> <p>This field is defines the direction of the horizontal initial phase adjustment on the UV stream during upsampling.</p> <p>A positive initial phase will have an effect of shifting the UV pixels to the right with respect to the Y pixels whereas a negative initial phase will have an effect of shifting left.</p> <p>The sign bit must be zero if the initial phase is zero.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive Initial Phase</td> </tr> <tr> <td>1b</td> <td>Negative Initial Phase</td> </tr> </tbody> </table>			Value	Name	0b	Positive Initial Phase	1b	Negative Initial Phase				
Value	Name												
0b	Positive Initial Phase												
1b	Negative Initial Phase												
18	<p><b>Reserved</b></p> <p>Format: MBZ</p>												
17:16	<p><b>Horz Initial Phase</b></p> <p>This field defines the horizontal initial phase adjustment required on the UV stream during upsampling. This field should be programmed based on the YUV 420 chroma siting.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>0</td> </tr> <tr> <td>01b</td> <td>0.25</td> </tr> <tr> <td>10b</td> <td>0.5</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>			Value	Name	00b	0	01b	0.25	10b	0.5	11b	Reserved
Value	Name												
00b	0												
01b	0.25												
10b	0.5												
11b	Reserved												
15	<p><b>Vert Initial Phase Sign</b></p> <p>This field is defines the direction of the vertical initial phase adjustment on the UV stream during upsampling.</p> <p>A positive initial phase will have an effect of shifting the UV pixels down with respect to the Y pixels whereas a negative initial phase will have an effect of shifting up.</p> <p>The sign bit must be zero if the initial phase is zero.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive Initial Phase</td> </tr> <tr> <td>1b</td> <td>Negative Initial Phase</td> </tr> </tbody> </table>			Value	Name	0b	Positive Initial Phase	1b	Negative Initial Phase				
Value	Name												
0b	Positive Initial Phase												
1b	Negative Initial Phase												
14	<p><b>Reserved</b></p> <p>Format: MBZ</p>												
13:12	<p><b>Vert Initial Phase</b></p> <p>This field defines the vertical initial phase adjustment required on the UV stream during upsampling. This field should be programmed based on the YUV 420 chroma siting.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>0</td> </tr> <tr> <td>01b</td> <td>0.25</td> </tr> <tr> <td>10b</td> <td>0.5</td> </tr> </tbody> </table>			Value	Name	00b	0	01b	0.25	10b	0.5		
Value	Name												
00b	0												
01b	0.25												
10b	0.5												



## PLANE\_CUS\_CTL

	11b	Reserved
11	<b>Reserved</b>	
10:9	<b>Power Up Delay</b> This field indicates the wait (in CD clocks) between powering up the line buffer arrays.	
8	<b>Reserved</b>	
7:6	<b>Reserved</b>	
	Format:	MBZ
5	<b>ECC Single Error</b>	
	Access:	R/WC
	This field indicates that an single bit error encountered at the ECC logic. Hardware will correct the single bit errors. Hardware will set the bit; SW can clear with a write of 1.	
4	<b>ECC Double Error</b>	
	Access:	R/WC
	This field indicates that an double bit error encountered at the ECC logic. Hardware will not correct the double bit errors. Hardware will set the bit; SW can clear with a write of 1.	
3:1	<b>Reserved</b>	
	Format:	MBZ
0	<b>Power Up In Progress</b>	
	Access:	RO
	This field is set when the chroma upsampler line buffers are being powered up. Chroma upsampler cannot handle pixel traffic when this bit is set.	



## PLANE\_INPUT\_CSC\_COEFF

PLANE_INPUT_CSC_COEFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	192
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	701E0h-701F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_1_A
Power:	PG1
Reset:	soft
Address:	702E0h-702F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_2_A
Power:	PG1
Reset:	soft
Address:	703E0h-703F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_3_A
Power:	PG1
Reset:	soft
Address:	711E0h-711F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_1_B
Power:	PG2
Reset:	soft
Address:	712E0h-712F7h
Name:	Plane Input CSC Coefficients
ShortName:	PLANE_INPUT_CSC_COEFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_INPUT\_CSC\_COEFF

Address: 713E0h-713F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_3\_B  
Power: PG2  
Reset: soft

Address: 721E0h-721F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_1\_C  
Power: PG2  
Reset: soft

Address: 722E0h-722F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_2\_C  
Power: PG2  
Reset: soft

Address: 723E0h-723F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_3\_C  
Power: PG2  
Reset: soft

Address: 731E0h-731F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_1\_D  
Power: PG2  
Reset: soft

Address: 732E0h-732F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_2\_D  
Power: PG2  
Reset: soft

Address: 733E0h-733F7h  
Name: Plane Input CSC Coefficients  
ShortName: PLANE\_INPUT\_CSC\_COEFF\_3\_D  
Power: PG2  
Reset: soft



## PLANE\_INPUT\_CSC\_COEFF

DWord	Bit	Description
<u>Custom_Display_DoubleBufferUpdatePoint</u>		<u>Custom_Display_DoubleBufferArmedBy</u>
Start of vertical blank after armed		Write to PLANE_SURF
0	31:16	<b>RY</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GY</b> Format: <b>CSC COEFFICIENT FORMAT</b>
1	31:16	<b>BY</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Format: MBZ
2	31:16	<b>RU</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GU</b> Format: <b>CSC COEFFICIENT FORMAT</b>
3	31:16	<b>BU</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Format: MBZ
4	31:16	<b>RV</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>GV</b> Format: <b>CSC COEFFICIENT FORMAT</b>
5	31:16	<b>BV</b> Format: <b>CSC COEFFICIENT FORMAT</b>
	15:0	<b>Reserved</b> Format: MBZ



## PLANE\_INPUT\_CSC\_POSTOFF

PLANE_INPUT_CSC_POSTOFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	96
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	70204h-7020Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_A
Power:	PG1
Reset:	soft
Address:	70304h-7030Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_A
Power:	PG1
Reset:	soft
Address:	70404h-7040Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_3_A
Power:	PG1
Reset:	soft
Address:	71204h-7120Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_1_B
Power:	PG2
Reset:	soft
Address:	71304h-7130Fh
Name:	Plane Input CSC Post-offset
ShortName:	PLANE_INPUT_CSC_POSTOFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_INPUT\_CSC\_POSTOFF

Address: 71404h-7140Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_3\_B  
Power: PG2  
Reset: soft

Address: 72204h-7220Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_1\_C  
Power: PG2  
Reset: soft

Address: 72304h-7230Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_2\_C  
Power: PG2  
Reset: soft

Address: 72404h-7240Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_3\_C  
Power: PG2  
Reset: soft

Address: 73204h-7320Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_1\_D  
Power: PG2  
Reset: soft

Address: 73304h-7330Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_2\_D  
Power: PG2  
Reset: soft

Address: 73404h-7340Fh  
Name: Plane Input CSC Post-offset  
ShortName: PLANE\_INPUT\_CSC\_POSTOFF\_3\_D  
Power: PG2  
Reset: soft

The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from



## PLANE\_INPUT\_CSC\_POSTOFF

2's complement to excess 0.5 as they exit plane input color space conversion (CSC).

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PLANE_SURF

DWord	Bit	Description		
0	31:13	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PostCSC High Offset</b> This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
1	31:13	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PostCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
2	31:13	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PostCSC Low Offset</b> This value is used to give an offset to the low color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			





## PLANE\_INPUT\_CSC\_PREOFF

PLANE_INPUT_CSC_PREOFF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	96
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	701F8h-70203h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_1_A
Power:	PG1
Reset:	soft
Address:	702F8h-70303h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_2_A
Power:	PG1
Reset:	soft
Address:	703F8h-70403h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_3_A
Power:	PG1
Reset:	soft
Address:	711F8h-71203h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_1_B
Power:	PG2
Reset:	soft
Address:	712F8h-71303h
Name:	Plane Input CSC Pre-offset
ShortName:	PLANE_INPUT_CSC_PREOFF_2_B
Power:	PG2
Reset:	soft



## PLANE\_INPUT\_CSC\_PREOFF

Address: 713F8h-71403h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_3\_B  
Power: PG2  
Reset: soft

Address: 721F8h-72203h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_1\_C  
Power: PG2  
Reset: soft

Address: 722F8h-72303h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_2\_C  
Power: PG2  
Reset: soft

Address: 723F8h-72403h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_3\_C  
Power: PG2  
Reset: soft

Address: 731F8h-73203h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_1\_D  
Power: PG2  
Reset: soft

Address: 732F8h-73303h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_2\_D  
Power: PG2  
Reset: soft

Address: 733F8h-73403h  
Name: Plane Input CSC Pre-offset  
ShortName: PLANE\_INPUT\_CSC\_PREOFF\_3\_D  
Power: PG2  
Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels



## PLANE\_INPUT\_CSC\_PREOFF

from excess 0.5 to 2's complement as they enter plane input color space conversion (CSC).

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PLANE_SURF

DWord	Bit	Description		
0	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PreCSC High Offset</b> This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
1	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PreCSC Medium Offset</b> This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
2	31:13	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
12:0	<b>PreCSC Low Offset</b> This value is used to give an offset to the low color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			



## PLANE\_KEYMAX

PLANE_KEYMAX	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	704A0h-704A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_A
Power:	PG1
Reset:	soft
Address:	705A0h-705A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_A
Power:	PG1
Reset:	soft
Address:	706A0h-706A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_6_A
Power:	PG1
Reset:	soft
Address:	707A0h-707A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_7_A
Power:	PG1
Reset:	soft
Address:	714A0h-714A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_B
Power:	PG2
Reset:	soft
Address:	715A0h-715A3h
Name:	Plane Key Color Max



## PLANE\_KEYMAX

ShortName:	PLANE_KEYMAX_5_B
Power:	PG2
Reset:	soft
Address:	716A0h-716A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_6_B
Power:	PG2
Reset:	soft
Address:	717A0h-717A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_7_B
Power:	PG2
Reset:	soft
Address:	724A0h-724A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_4_C
Power:	PG2
Reset:	soft
Address:	725A0h-725A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_5_C
Power:	PG2
Reset:	soft
Address:	726A0h-726A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_6_C
Power:	PG2
Reset:	soft
Address:	727A0h-727A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_7_C
Power:	PG2
Reset:	soft
Address:	734A0h-734A3h
Name:	Plane Key Color Max



## PLANE\_KEYMAX

ShortName: PLANE\_KEYMAX\_4\_D  
Power: PG2  
Reset: soft

Address: 735A0h-735A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_5\_D  
Power: PG2  
Reset: soft

Address: 736A0h-736A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_6\_D  
Power: PG2  
Reset: soft

Address: 737A0h-737A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_7\_D  
Power: PG2  
Reset: soft

Address: 701A0h-701A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_1\_A  
Power: PG1  
Reset: soft

Address: 702A0h-702A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_2\_A  
Power: PG1  
Reset: soft

Address: 703A0h-703A3h  
Name: Plane Key Color Max  
ShortName: PLANE\_KEYMAX\_3\_A  
Power: PG1  
Reset: soft

Address: 711A0h-711A3h  
Name: Plane Key Color Max



## PLANE\_KEYMAX

ShortName:	PLANE_KEYMAX_1_B
Power:	PG2
Reset:	soft
Address:	712A0h-712A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_2_B
Power:	PG2
Reset:	soft
Address:	713A0h-713A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_3_B
Power:	PG2
Reset:	soft
Address:	721A0h-721A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_1_C
Power:	PG2
Reset:	soft
Address:	722A0h-722A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_2_C
Power:	PG2
Reset:	soft
Address:	723A0h-723A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_3_C
Power:	PG2
Reset:	soft
Address:	731A0h-731A3h
Name:	Plane Key Color Max
ShortName:	PLANE_KEYMAX_1_D
Power:	PG2
Reset:	soft
Address:	732A0h-732A3h
Name:	Plane Key Color Max



## PLANE\_KEYMAX

ShortName: PLANE\_KEYMAX\_2\_D  
 Power: PG2  
 Reset: soft

Address: 733A0h-733A3h  
 Name: Plane Key Color Max  
 ShortName: PLANE\_KEYMAX\_3\_D  
 Power: PG2  
 Reset: soft

Key Max Value fields: When plane source is YUV, this register specifies the maximum YUV key value to be used together with the minimum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, these fields are not used.

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank, pipe not enabled, or plane not enabled

DWord	Bit	Description
0	31:24	<b>Plane Alpha Value</b> Specifies the plane alpha value when plane alpha is enabled in PLANE_KEYMSK register.
	23:16	<b>V Key Max Value</b> Specifies the maximum key value for the V channel.
	15:8	<b>Y Key Max Value</b> Specifies the maximum key value for the Y channel.
	7:0	<b>U Key Max Value</b> Specifies the maximum key value for the U channel.





## PLANE\_KEYMSK

PLANE_KEYMSK	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	70498h-7049Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_A
Power:	PG1
Reset:	soft
Address:	70598h-7059Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_5_A
Power:	PG1
Reset:	soft
Address:	70698h-7069Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_6_A
Power:	PG1
Reset:	soft
Address:	70798h-7079Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_7_A
Power:	PG1
Reset:	soft
Address:	71498h-7149Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_4_B
Power:	PG2
Reset:	soft
Address:	71598h-7159Bh
Name:	Plane Key Mask



## PLANE\_KEYMSK

ShortName: PLANE\_KEYMSK\_5\_B  
Power: PG2  
Reset: soft

Address: 71698h-7169Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_6\_B  
Power: PG2  
Reset: soft

Address: 71798h-7179Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_7\_B  
Power: PG2  
Reset: soft

Address: 72498h-7249Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_4\_C  
Power: PG2  
Reset: soft

Address: 72598h-7259Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_5\_C  
Power: PG2  
Reset: soft

Address: 72698h-7269Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_6\_C  
Power: PG2  
Reset: soft

Address: 72798h-7279Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_7\_C  
Power: PG2  
Reset: soft

Address: 73498h-7349Bh  
Name: Plane Key Mask



## PLANE\_KEYMSK

ShortName:	PLANE_KEYMSK_4_D
Power:	PG2
Reset:	soft
Address:	73598h-7359Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_5_D
Power:	PG2
Reset:	soft
Address:	73698h-7369Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_6_D
Power:	PG2
Reset:	soft
Address:	73798h-7379Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_7_D
Power:	PG2
Reset:	soft
Address:	70198h-7019Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_1_A
Power:	PG1
Reset:	soft
Address:	70298h-7029Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_2_A
Power:	PG1
Reset:	soft
Address:	70398h-7039Bh
Name:	Plane Key Mask
ShortName:	PLANE_KEYMSK_3_A
Power:	PG1
Reset:	soft
Address:	71198h-7119Bh
Name:	Plane Key Mask



## PLANE\_KEYMSK

ShortName: PLANE\_KEYMSK\_1\_B  
Power: PG2  
Reset: soft

Address: 71298h-7129Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_2\_B  
Power: PG2  
Reset: soft

Address: 71398h-7139Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_3\_B  
Power: PG2  
Reset: soft

Address: 72198h-7219Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_1\_C  
Power: PG2  
Reset: soft

Address: 72298h-7229Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_2\_C  
Power: PG2  
Reset: soft

Address: 72398h-7239Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_3\_C  
Power: PG2  
Reset: soft

Address: 73198h-7319Bh  
Name: Plane Key Mask  
ShortName: PLANE\_KEYMSK\_1\_D  
Power: PG2  
Reset: soft

Address: 73298h-7329Bh  
Name: Plane Key Mask



## PLANE\_KEYMSK

ShortName: PLANE\_KEYMSK\_2\_D  
 Power: PG2  
 Reset: soft

Address: 73398h-7339Bh  
 Name: Plane Key Mask  
 ShortName: PLANE\_KEYMSK\_3\_D  
 Power: PG2  
 Reset: soft

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank, pipe not enabled, or plane not enabled

DWord	Bit	Description						
0	31	<b>Plane Alpha Enable</b>						
		<b>Description</b>						
		Enables the plane alpha. Color channels will be pre-multiplied by hardware with the plane alpha value from PLANE_KEYMAX register. Per-pixel alpha is defined in the PLANE_COLOR_CTL register.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
	Value	Name						
	0b	Disable						
	1b	Enable						
	30:27	<b>Reserved</b>						
	Format: MBZ							
	26	26	<b>V or R Key Channel Enable</b>					
Enables the V/Red channel for key comparison. A disabled channel will be ignored when determining a key match.								
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>			Value	Name	0b	Disable	1b	Enable
Value			Name					
0b	Disable							
1b	Enable							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable		
Value	Name							
0b	Disable							
1b	Enable							
25	25	<b>Y or G Key Channel Enable</b>						
		Enables the Y/Green channel for key comparison. A disabled channel will be ignored when determining a key match.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
0b	Disable							
1b	Enable							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable		
Value	Name							
0b	Disable							
1b	Enable							
24	24	<b>U or B Key Channel Enable</b>						
		Enables the U/Blue channel for key comparison. A disabled channel will be ignored when determining a key match.						



## PLANE\_KEYMSK

		Value	Name
		0b	Disable
		1b	Enable
23:16	<b>R Key Mask Value</b> Specifies the key mask for the Red channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.		
15:8	<b>G Key Mask Value</b> Specifies the key mask for the Green channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.		
7:0	<b>B Key Mask Value</b> Specifies the key mask for the Blue channel. A zero bit in the mask indicates that the corresponding bit will be ignored when determining a key match.		



## PLANE\_KEYVAL

PLANE_KEYVAL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	70494h-70497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_A
Power:	PG1
Reset:	soft
Address:	70594h-70597h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_A
Power:	PG1
Reset:	soft
Address:	70694h-70697h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_6_A
Power:	PG1
Reset:	soft
Address:	70794h-70797h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_7_A
Power:	PG1
Reset:	soft
Address:	71494h-71497h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_4_B
Power:	PG2
Reset:	soft
Address:	71594h-71597h
Name:	Plane Key Color



## PLANE\_KEYVAL

ShortName: PLANE\_KEYVAL\_5\_B  
Power: PG2  
Reset: soft

Address: 71694h-71697h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_6\_B  
Power: PG2  
Reset: soft

Address: 71794h-71797h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_7\_B  
Power: PG2  
Reset: soft

Address: 72494h-72497h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_4\_C  
Power: PG2  
Reset: soft

Address: 72594h-72597h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_5\_C  
Power: PG2  
Reset: soft

Address: 72694h-72697h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_6\_C  
Power: PG2  
Reset: soft

Address: 72794h-72797h  
Name: Plane Key Color  
ShortName: PLANE\_KEYVAL\_7\_C  
Power: PG2  
Reset: soft

Address: 73494h-73497h  
Name: Plane Key Color





PLANE_KEYVAL	
ShortName:	PLANE_KEYVAL_4_D
Power:	PG2
Reset:	soft
Address:	73594h-73597h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_5_D
Power:	PG2
Reset:	soft
Address:	73694h-73697h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_6_D
Power:	PG2
Reset:	soft
Address:	73794h-73797h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_7_D
Power:	PG2
Reset:	soft
Address:	70194h-70197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_A
Power:	PG1
Reset:	soft
Address:	70294h-70297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_A
Power:	PG1
Reset:	soft
Address:	70394h-70397h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_3_A
Power:	PG1
Reset:	soft
Address:	71194h-71197h
Name:	Plane Key Color



## PLANE\_KEYVAL

ShortName:	PLANE_KEYVAL_1_B
Power:	PG2
Reset:	soft
Address:	71294h-71297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_B
Power:	PG2
Reset:	soft
Address:	71394h-71397h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_3_B
Power:	PG2
Reset:	soft
Address:	72194h-72197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_C
Power:	PG2
Reset:	soft
Address:	72294h-72297h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_2_C
Power:	PG2
Reset:	soft
Address:	72394h-72397h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_3_C
Power:	PG2
Reset:	soft
Address:	73194h-73197h
Name:	Plane Key Color
ShortName:	PLANE_KEYVAL_1_D
Power:	PG2
Reset:	soft
Address:	73294h-73297h
Name:	Plane Key Color



<b>PLANE_KEYVAL</b>				
ShortName:	PLANE_KEYVAL_2_D			
Power:	PG2			
Reset:	soft			
Address:	73394h-73397h			
Name:	Plane Key Color			
ShortName:	PLANE_KEYVAL_3_D			
Power:	PG2			
Reset:	soft			
<p>When plane source is YUV, this register specifies the minimum YUV key value to be used together with the maximum YUV key value and the channel enables to determine if the plane matches the key. When plane source is RGB, this register specifies the RGB key value to be used together with the channel masks to determine if the plane matches the key. RGB key matches can only occur for positive pixel values in the 0 to 1 range. Extended range pixel values will not match. MSB bits are used for comparison.</p>				
<b>_Custom_Display_DoubleBufferUpdatePoint</b>				
Start of vertical blank, pipe not enabled, or plane not enabled				
DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	23:16	<b>V Min or R Key Value</b> Specifies the minimum key value for the V channel or the compare value for Red channel.		
	15:8	<b>Y Min or G Key Value</b> Specifies the minimum key value for the Y channel or the compare value for Green channel.		
7:0	<b>U Min or B Key Value</b> Specifies the minimum key value for the U channel or the compare value for Blue channel.			



## PLANE\_LEFT\_SURF

PLANE_LEFT_SURF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of left or right eye vertical blank (selectable), pipe not enabled. or plane not enabled; after armed
Double Buffer Armed By:	Write to PLANE_SURF or plane not enabled
Address:	704B0h-704B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_A
Power:	PG1
Reset:	soft
Address:	705B0h-705B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_5_A
Power:	PG1
Reset:	soft
Address:	706B0h-706B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_6_A
Power:	PG1
Reset:	soft
Address:	707B0h-707B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_7_A
Power:	PG1
Reset:	soft
Address:	714B0h-714B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_4_B
Power:	PG2
Reset:	soft



## PLANE\_LEFT\_SURF

Address: 715B0h-715B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_5\_B  
Power: PG2  
Reset: soft

Address: 716B0h-716B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_6\_B  
Power: PG2  
Reset: soft

Address: 717B0h-717B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_7\_B  
Power: PG2  
Reset: soft

Address: 724B0h-724B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_4\_C  
Power: PG2  
Reset: soft

Address: 725B0h-725B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_5\_C  
Power: PG2  
Reset: soft

Address: 726B0h-726B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_6\_C  
Power: PG2  
Reset: soft

Address: 727B0h-727B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_7\_C  
Power: PG2  
Reset: soft



## PLANE\_LEFT\_SURF

Address: 734B0h-734B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_4\_D  
Power: PG2  
Reset: soft

Address: 735B0h-735B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_5\_D  
Power: PG2  
Reset: soft

Address: 736B0h-736B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_6\_D  
Power: PG2  
Reset: soft

Address: 737B0h-737B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_7\_D  
Power: PG2  
Reset: soft

Address: 701B0h-701B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_1\_A  
Power: PG1  
Reset: soft

Address: 702B0h-702B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_2\_A  
Power: PG1  
Reset: soft

Address: 703B0h-703B3h  
Name: Plane Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURF\_3\_A  
Power: PG1  
Reset: soft



PLANE_LEFT_SURF	
Address:	711B0h-711B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_B
Power:	PG2
Reset:	soft
Address:	712B0h-712B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_2_B
Power:	PG2
Reset:	soft
Address:	713B0h-713B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_3_B
Power:	PG2
Reset:	soft
Address:	721B0h-721B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_C
Power:	PG2
Reset:	soft
Address:	722B0h-722B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_2_C
Power:	PG2
Reset:	soft
Address:	723B0h-723B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_3_C
Power:	PG2
Reset:	soft
Address:	731B0h-731B3h
Name:	Plane Left Surface Base Address
ShortName:	PLANE_LEFT_SURF_1_D
Power:	PG2
Reset:	soft



<b>PLANE_LEFT_SURF</b>		
Address:	732B0h-732B3h	
Name:	Plane Left Surface Base Address	
ShortName:	PLANE_LEFT_SURF_2_D	
Power:	PG2	
Reset:	soft	
Address:	733B0h-733B3h	
Name:	Plane Left Surface Base Address	
ShortName:	PLANE_LEFT_SURF_3_D	
Power:	PG2	
Reset:	soft	
<b>Restriction</b>		
This register must be programmed with a valid address prior to enabling stereo 3D on this pipe.		
<b>_Custom_Display_DoubleBufferUpdatePoint</b>		<b>_Custom_Display_DoubleBufferArmedBy</b>
Start of left or right eye vertical blank (selectable), pipe not enabled. or plane not enabled; after armed		Write to PLANE_SURF or plane not enabled
DWord	Bit	Description
0	31:12	<b>Left Surface Base Address</b>
		Format: GraphicsAddress[31:12]
		This address specifies the stereo 3D left eye surface base address bits 31:12.
		<b>Restriction</b>
		This surface must have the same stride, tiling, and panning offset parameters as the right eye surface and meet all the same restrictions.
	11:0	<b>Reserved</b>





## PLANE\_OFFSET

PLANE_OFFSET	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank, pipe not enabled, or plane not enabled
Address:	704A4h-704A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_A
Power:	PG1
Reset:	soft
Address:	705A4h-705A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_5_A
Power:	PG1
Reset:	soft
Address:	706A4h-706A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_6_A
Power:	PG1
Reset:	soft
Address:	707A4h-707A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_7_A
Power:	PG1
Reset:	soft
Address:	714A4h-714A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_4_B
Power:	PG2
Reset:	soft
Address:	715A4h-715A7h
Name:	Plane Offset



## PLANE\_OFFSET

ShortName: PLANE\_OFFSET\_5\_B  
Power: PG2  
Reset: soft

Address: 716A4h-716A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_6\_B  
Power: PG2  
Reset: soft

Address: 717A4h-717A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_7\_B  
Power: PG2  
Reset: soft

Address: 724A4h-724A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_4\_C  
Power: PG2  
Reset: soft

Address: 725A4h-725A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_5\_C  
Power: PG2  
Reset: soft

Address: 726A4h-726A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_6\_C  
Power: PG2  
Reset: soft

Address: 727A4h-727A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_7\_C  
Power: PG2  
Reset: soft

Address: 734A4h-734A7h  
Name: Plane Offset



## PLANE\_OFFSET

ShortName:	PLANE_OFFSET_4_D
Power:	PG2
Reset:	soft
Address:	735A4h-735A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_5_D
Power:	PG2
Reset:	soft
Address:	736A4h-736A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_6_D
Power:	PG2
Reset:	soft
Address:	737A4h-737A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_7_D
Power:	PG2
Reset:	soft
Address:	701A4h-701A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_1_A
Power:	PG1
Reset:	soft
Address:	702A4h-702A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_2_A
Power:	PG1
Reset:	soft
Address:	703A4h-703A7h
Name:	Plane Offset
ShortName:	PLANE_OFFSET_3_A
Power:	PG1
Reset:	soft
Address:	711A4h-711A7h
Name:	Plane Offset



## PLANE\_OFFSET

ShortName: PLANE\_OFFSET\_1\_B  
Power: PG2  
Reset: soft

Address: 712A4h-712A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_2\_B  
Power: PG2  
Reset: soft

Address: 713A4h-713A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_3\_B  
Power: PG2  
Reset: soft

Address: 721A4h-721A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_1\_C  
Power: PG2  
Reset: soft

Address: 722A4h-722A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_2\_C  
Power: PG2  
Reset: soft

Address: 723A4h-723A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_3\_C  
Power: PG2  
Reset: soft

Address: 731A4h-731A7h  
Name: Plane Offset  
ShortName: PLANE\_OFFSET\_1\_D  
Power: PG2  
Reset: soft

Address: 732A4h-732A7h  
Name: Plane Offset



## PLANE\_OFFSET

ShortName: PLANE\_OFFSET\_2\_D  
 Power: PG2  
 Reset: soft

Address: 733A4h-733A7h  
 Name: Plane Offset  
 ShortName: PLANE\_OFFSET\_3\_D  
 Power: PG2  
 Reset: soft

This register specifies the panning for the plane surface. The start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180 rotation, hardware will internally add the plane size to the offsets so the plane will start displaying from the bottom right corner of the image. When performing 90 rotation, the offset programmed should take the rotation in to consideration. X offset = (Surface height in tiles \* tile height) - Y offset - Y Size, Y offset = X offset When performing 270 rotation, use the same programming as 90 rotation. For YUV planar format non-rotate cases, the UV surface offsets should be half of the Y surface offsets when the UV surface is tile row aligned. When the UV surface is not tile row aligned, the UV surface Y offset should also include the lines from the previous nearest tile row aligned address.

### Restriction

The plane size + offset must not exceed the maximum supported plane size.

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank, pipe not enabled, or plane not enabled

DWord	Bit	Description
0	31:29	<b>Reserved</b> Format: MBZ
	28:16	<b>Start Y Position</b> The Start Y Position or the Y Offset is the vertical offset in lines of the beginning of the active display plane relative to the display surface. <b>Restriction</b> In 90/270 rotation modes, this offset must be even lines aligned for YUV 4:2:2, YUV 4:2:0 formats.
	15:13	<b>Reserved</b> Format: MBZ
	12:0	<b>Start X Position</b> The Start X Position or the X Offset is the horizontal offset in pixels of the beginning of the active display plane relative to the display surface. <b>Restriction</b> In 0/180 rotation modes, this offset must be even pixel aligned for YUV 4:2:2, YUV 4:2:0 formats.



## PLANE\_PIXEL\_NORMALIZE

PLANE_PIXEL_NORMALIZE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PLANE_SURF	
By:	
Address:	701A8h-701ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_1_A
Power:	PG1
Reset:	soft
Address:	702A8h-702ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_2_A
Power:	PG1
Reset:	soft
Address:	703A8h-703ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_3_A
Power:	PG1
Reset:	soft
Address:	711A8h-711ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_1_B
Power:	PG2
Reset:	soft
Address:	712A8h-712ABh
Name:	Plane Pixel Normalize
ShortName:	PLANE_PIXEL_NORMALIZE_2_B
Power:	PG2
Reset:	soft



## PLANE\_PIXEL\_NORMALIZE

Address: 713A8h-713ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_3\_B  
Power: PG2  
Reset: soft

Address: 721A8h-721ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_1\_C  
Power: PG2  
Reset: soft

Address: 722A8h-722ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_2\_C  
Power: PG2  
Reset: soft

Address: 723A8h-723ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_3\_C  
Power: PG2  
Reset: soft

Address: 731A8h-731ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_1\_D  
Power: PG2  
Reset: soft

Address: 732A8h-732ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_2\_D  
Power: PG2  
Reset: soft

Address: 733A8h-733ABh  
Name: Plane Pixel Normalize  
ShortName: PLANE\_PIXEL\_NORMALIZE\_3\_D  
Power: PG2  
Reset: soft



## PLANE\_PIXEL\_NORMALIZE

DWord	Bit	Description				
		<b>PLANE_PIXEL_NORMALIZE</b>				
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;"><b>_Custom_Display_DoubleBufferUpdatePoint</b></td> <td style="width: 50%;"><b>_Custom_Display_DoubleBufferArmedBy</b></td> </tr> <tr> <td>Start of vertical blank after armed</td> <td>Write to PLANE_SURF</td> </tr> </table>	<b>_Custom_Display_DoubleBufferUpdatePoint</b>	<b>_Custom_Display_DoubleBufferArmedBy</b>	Start of vertical blank after armed	Write to PLANE_SURF
<b>_Custom_Display_DoubleBufferUpdatePoint</b>	<b>_Custom_Display_DoubleBufferArmedBy</b>					
Start of vertical blank after armed	Write to PLANE_SURF					
0	31	<b>Enable</b> This field enables the normalization of FP16 pixels with the specified normalization factor.				
	30:16	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
	15:0	<b>Normalization Factor</b> This field specifies the normalization factor in the FP16 format. This programmed value is multiplied with the input pixel value and normalized to range -1.0 to 1.0, exclusive. Out of bound values get clamped to be within the range from -1.0 to 1.0, exclusive. The programmed half float value must be a positive and not de-normalized, zero or NAN.				





## PLANE\_POS

PLANE_POS	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	7048Ch-7048Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_A
Power:	PG1
Reset:	soft
Address:	7058Ch-7058Fh
Name:	Plane Position
ShortName:	PLANE_POS_5_A
Power:	PG1
Reset:	soft
Address:	7068Ch-7068Fh
Name:	Plane Position
ShortName:	PLANE_POS_6_A
Power:	PG1
Reset:	soft
Address:	7078Ch-7078Fh
Name:	Plane Position
ShortName:	PLANE_POS_7_A
Power:	PG1
Reset:	soft
Address:	7148Ch-7148Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_B
Power:	PG2
Reset:	soft



## PLANE\_POS

Address: 7158Ch-7158Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_5\_B  
Power: PG2  
Reset: soft

Address: 7168Ch-7168Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_6\_B  
Power: PG2  
Reset: soft

Address: 7178Ch-7178Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_7\_B  
Power: PG2  
Reset: soft

Address: 7248Ch-7248Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_4\_C  
Power: PG2  
Reset: soft

Address: 7258Ch-7258Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_5\_C  
Power: PG2  
Reset: soft

Address: 7268Ch-7268Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_6\_C  
Power: PG2  
Reset: soft

Address: 7278Ch-7278Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_7\_C  
Power: PG2  
Reset: soft



## PLANE\_POS

Address:	7348Ch-7348Fh
Name:	Plane Position
ShortName:	PLANE_POS_4_D
Power:	PG2
Reset:	soft
Address:	7358Ch-7358Fh
Name:	Plane Position
ShortName:	PLANE_POS_5_D
Power:	PG2
Reset:	soft
Address:	7368Ch-7368Fh
Name:	Plane Position
ShortName:	PLANE_POS_6_D
Power:	PG2
Reset:	soft
Address:	7378Ch-7378Fh
Name:	Plane Position
ShortName:	PLANE_POS_7_D
Power:	PG2
Reset:	soft
Address:	7018Ch-7018Fh
Name:	Plane Position
ShortName:	PLANE_POS_1_A
Power:	PG1
Reset:	soft
Address:	7028Ch-7028Fh
Name:	Plane Position
ShortName:	PLANE_POS_2_A
Power:	PG1
Reset:	soft
Address:	7038Ch-7038Fh
Name:	Plane Position
ShortName:	PLANE_POS_3_A
Power:	PG1
Reset:	soft



## PLANE\_POS

Address: 7118Ch-7118Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_B  
Power: PG2  
Reset: soft

Address: 7128Ch-7128Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_2\_B  
Power: PG2  
Reset: soft

Address: 7138Ch-7138Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_3\_B  
Power: PG2  
Reset: soft

Address: 7218Ch-7218Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_C  
Power: PG2  
Reset: soft

Address: 7228Ch-7228Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_2\_C  
Power: PG2  
Reset: soft

Address: 7238Ch-7238Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_3\_C  
Power: PG2  
Reset: soft

Address: 7318Ch-7318Fh  
Name: Plane Position  
ShortName: PLANE\_POS\_1\_D  
Power: PG2  
Reset: soft



## PLANE\_POS

Address:	7328Ch-7328Fh
Name:	Plane Position
ShortName:	PLANE_POS_2_D
Power:	PG2
Reset:	soft

Address:	7338Ch-7338Fh
Name:	Plane Position
ShortName:	PLANE_POS_3_D
Power:	PG2
Reset:	soft

This register specifies the screen position of the plane. The origin of the plane position is always the upper left corner of the display pipe source image area. When plane scaling is not enabled on this plane, this is the position of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window position is the position of the plane when blended with other planes on this pipe. When performing rotation, the plane image is rotated by hardware, but the position is not, so it must be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

### Restriction

When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size  $\geq$  plane position + plane size. When plane scaling is enabled on this plane, the X and Y positions must be programmed to 0.

### \_Custom\_Display\_DoubleBufferUpdatePoint

### \_Custom\_Display\_DoubleBufferArmedBy

Start of vertical blank or pipe not enabled; after armed	Write to PLANE_SURF or plane not enabled
--	--

DWord	Bit	Description		
0	31:29	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td style="text-align: center;">MBZ</td></tr></table>		MBZ
		MBZ		
	28:16	<b>Y Position</b> This specifies the vertical position of the plane upper left corner in lines.		
	15:13	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td style="text-align: center;">MBZ</td></tr></table>		MBZ
	MBZ			
12:0	<b>X Position</b> This specifies the horizontal position of the plane upper left corner in pixels.			



## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

PLANE_POST_CSC_GAMC_DATA_ENH	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	701DCh-701DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_1_A
Power:	PG1
Reset:	soft
Address:	702DCh-702DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_2_A
Power:	PG1
Reset:	soft
Address:	703DCh-703DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_3_A
Power:	PG1
Reset:	soft
Address:	711DCh-711DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_1_B
Power:	PG2
Reset:	soft
Address:	712DCh-712DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_2_B
Power:	PG2
Reset:	soft
Address:	713DCh-713DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_ENH_3_B
Power:	PG2



## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

Reset: soft

Address: 721DCh-721DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_1\_C

Power: PG2

Reset: soft

Address: 722DCh-722DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_2\_C

Power: PG2

Reset: soft

Address: 723DCh-723DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_3\_C

Power: PG2

Reset: soft

Address: 731DCh-731DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_1\_D

Power: PG2

Reset: soft

Address: 732DCh-732DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_2\_D

Power: PG2

Reset: soft

Address: 733DCh-733DFh

Name: Plane Post CSC Gamma Data

ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_ENH\_3\_D

Power: PG2

Reset: soft

PLANE\_POST\_CSC\_GAMC\_INDEX and PLANE\_POST\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed. The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma



## PLANE\_POST\_CSC\_GAMC\_DATA\_ENH

calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 24 bits per color in an unsigned 0.24 format with 0 integer and 24 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 27 bits per color in an unsigned 3.24 format with 3 integer and 24 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Pipe CSC Enable" bit in the plane control register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

For HDR tone mapping usages, only the first 33 entries gets used. The entries are used either in an unsigned 0.24 format or unsigned 8.16 format based on PLANE\_COLOR\_CTL->Plane Gamma Multiplier Precision programming.

### Restriction

The gamma curve must be flat or increasing, never decreasing when used in the direct lookup mode. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Format:	MBZ
	26:0	<b>Gamma Value</b>	
		Default Value:	0000000000000000000000000000b
		Format:	U3.24





## PLANE\_POST\_CSC\_GAMC\_DATA

PLANE_POST_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704DCh-704DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_A
Power:	PG1
Reset:	soft
Address:	705DCh-705DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_5_A
Power:	PG1
Reset:	soft
Address:	706DCh-706DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_6_A
Power:	PG1
Reset:	soft
Address:	707DCh-707DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_7_A
Power:	PG1
Reset:	soft
Address:	714DCh-714DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_B
Power:	PG2
Reset:	soft



## PLANE\_POST\_CSC\_GAMC\_DATA

Address: 715DCh-715DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_5\_B  
Power: PG2  
Reset: soft

Address: 716DCh-716DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_6\_B  
Power: PG2  
Reset: soft

Address: 717DCh-717DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_7\_B  
Power: PG2  
Reset: soft

Address: 724DCh-724DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_4\_C  
Power: PG2  
Reset: soft

Address: 725DCh-725DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_5\_C  
Power: PG2  
Reset: soft

Address: 726DCh-726DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_6\_C  
Power: PG2  
Reset: soft

Address: 727DCh-727DFh  
Name: Plane Post CSC Gamma Data  
ShortName: PLANE\_POST\_CSC\_GAMC\_DATA\_7\_C  
Power: PG2  
Reset: soft



<b>PLANE_POST_CSC_GAMC_DATA</b>	
Address:	734DCh-734DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_4_D
Power:	PG2
Reset:	soft
Address:	735DCh-735DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_5_D
Power:	PG2
Reset:	soft
Address:	736DCh-736DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_6_D
Power:	PG2
Reset:	soft
Address:	737DCh-737DFh
Name:	Plane Post CSC Gamma Data
ShortName:	PLANE_POST_CSC_GAMC_DATA_7_D
Power:	PG2
Reset:	soft
<p>PLANE_POST_CSC_GAMC_INDEX and PLANE_POST_CSC_GAMC_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data after plane Color Space Conversion.</p> <p>The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.</p> <p>For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.</p> <p>For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.</p> <p>For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.</p> <p>For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.</p> <p>Plane Post-CSC Gamma correction gets enabled or disabled based on the 'Plane Gamma Disable' bit in the 'PLANE_COLOR_CTL' register. The same set of values is used for gamma correction of the red, blue and green</p>	



## PLANE\_POST\_CSC\_GAMC\_DATA

channels.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing in Direct mode. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

#### \_Custom\_Display\_DoubleBufferUpdatePoint

#### \_Custom\_Display\_DoubleBufferArmedBy

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Format:	MBZ
	18:0	<b>Gamma Value</b>	
		Default Value:	0000000000000000000b
		Format:	U3.16



## PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH

PLANE_POST_CSC_GAMC_INDEX_ENH	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	701D8h-701DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_A
Power:	PG1
Reset:	soft
Address:	702D8h-702DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_A
Power:	PG1
Reset:	soft
Address:	703D8h-703DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_A
Power:	PG1
Reset:	soft
Address:	711D8h-711DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_B
Power:	PG2
Reset:	soft
Address:	712D8h-712DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_B
Power:	PG2
Reset:	soft
Address:	713D8h-713DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_B
Power:	PG2



## PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH

Reset:	soft		
Address:	721D8h-721DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_C		
Power:	PG2		
Reset:	soft		
Address:	722D8h-722DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_C		
Power:	PG2		
Reset:	soft		
Address:	723D8h-723DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_C		
Power:	PG2		
Reset:	soft		
Address:	731D8h-731DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_1_D		
Power:	PG2		
Reset:	soft		
Address:	732D8h-732DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_2_D		
Power:	PG2		
Reset:	soft		
Address:	733D8h-733DBh		
Name:	Plane Post CSC Gamma Index		
ShortName:	PLANE_POST_CSC_GAMC_INDEX_ENH_3_D		
Power:	PG2		
Reset:	soft		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:11	<b>Reserved</b>	
		Format:	MBZ
	10	<b>Index Auto Increment</b>	
		This field enables the index auto increment.	



## PLANE\_POST\_CSC\_GAMC\_INDEX\_ENH

Value	Name	Description
0b	No Increment	Do not automatically increment the index value.
1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.
9:6	<b>Reserved</b>	
Format:		MBZ
5:0	<b>Index Value</b>	
Access:		Write/Read Status
<p>This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the current automatically calculated index value can be read here, and the index will roll over to 0 after reaching the end of the allowed range.</p> <p>While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.</p>		
Value	Name	
[0,34]		



## PLANE\_POST\_CSC\_GAMC\_INDEX

PLANE_POST_CSC_GAMC_INDEX	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704D8h-704DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_A
Power:	PG1
Reset:	soft
Address:	705D8h-705DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_A
Power:	PG1
Reset:	soft
Address:	706D8h-706DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_6_A
Power:	PG1
Reset:	soft
Address:	707D8h-707DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_7_A
Power:	PG1
Reset:	soft
Address:	714D8h-714DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_B
Power:	PG2
Reset:	soft





## PLANE\_POST\_CSC\_GAMC\_INDEX

Address:	715D8h-715DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_B
Power:	PG2
Reset:	soft
Address:	716D8h-716DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_6_B
Power:	PG2
Reset:	soft
Address:	717D8h-717DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_7_B
Power:	PG2
Reset:	soft
Address:	724D8h-724DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_4_C
Power:	PG2
Reset:	soft
Address:	725D8h-725DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_5_C
Power:	PG2
Reset:	soft
Address:	726D8h-726DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_6_C
Power:	PG2
Reset:	soft
Address:	727D8h-727DBh
Name:	Plane Post CSC Gamma Index
ShortName:	PLANE_POST_CSC_GAMC_INDEX_7_C
Power:	PG2
Reset:	soft



## PLANE\_POST\_CSC\_GAMC\_INDEX

Address: 734D8h-734DBh  
 Name: Plane Post CSC Gamma Index  
 ShortName: PLANE\_POST\_CSC\_GAMC\_INDEX\_4\_D  
 Power: PG2  
 Reset: soft

Address: 735D8h-735DBh  
 Name: Plane Post CSC Gamma Index  
 ShortName: PLANE\_POST\_CSC\_GAMC\_INDEX\_5\_D  
 Power: PG2  
 Reset: soft

Address: 736D8h-736DBh  
 Name: Plane Post CSC Gamma Index  
 ShortName: PLANE\_POST\_CSC\_GAMC\_INDEX\_6\_D  
 Power: PG2  
 Reset: soft

Address: 737D8h-737DBh  
 Name: Plane Post CSC Gamma Index  
 ShortName: PLANE\_POST\_CSC\_GAMC\_INDEX\_7\_D  
 Power: PG2  
 Reset: soft

<b>_Custom_Display_DoubleBufferUpdatePoint</b>	<b>_Custom_Display_DoubleBufferArmedBy</b>
Start of vertical blank or pipe not enabled; after armed	Write to PLANE_SURF or plane not enabled

DWord	Bit	Description									
0	31:11	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
	Format:	MBZ									
	10	<b>Index Auto Increment</b> This field enables the index auto increment. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>No Increment</td> <td>Do not automatically increment the index value.</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Auto Increment [Default]</td> <td>Increment the index value with each read or write to the data register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	No Increment	Do not automatically increment the index value.	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.
	Value	Name	Description								
	0b	No Increment	Do not automatically increment the index value.								
1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.									
9:6	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
5:0	<b>Index Value</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td style="width: 60%;">Write/Read Status</td> </tr> </table> This index controls access to the array of plane pre color space conversion gamma values.	Access:	Write/Read Status								
Access:	Write/Read Status										



## PLANE\_POST\_CSC\_GAMC\_INDEX

This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.

When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.

While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.

Value	Name
[0,34]	



## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

PLANE_PRE_CSC_GAMC_DATA_ENH	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Address:	701D4h-701D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_A
Power:	PG1
Reset:	soft
Address:	702D4h-702D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_A
Power:	PG1
Reset:	soft
Address:	703D4h-703D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_A
Power:	PG1
Reset:	soft
Address:	711D4h-711D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_1_B
Power:	PG2
Reset:	soft
Address:	712D4h-712D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_2_B
Power:	PG2
Reset:	soft
Address:	713D4h-713D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_ENH_3_B
Power:	PG2



## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

Reset: soft

Address: 721D4h-721D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_1\_C

Power: PG2

Reset: soft

Address: 722D4h-722D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_2\_C

Power: PG2

Reset: soft

Address: 723D4h-723D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_3\_C

Power: PG2

Reset: soft

Address: 731D4h-731D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_1\_D

Power: PG2

Reset: soft

Address: 732D4h-732D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_2\_D

Power: PG2

Reset: soft

Address: 733D4h-733D7h

Name: Plane Pre CSC Gamma Data

ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH\_3\_D

Power: PG2

Reset: soft

PLANE\_PRE\_CSC\_GAMC\_INDEX and PLANE\_PRE\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma



## PLANE\_PRE\_CSC\_GAMC\_DATA\_ENH

calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 129 gamma entries to create the result value. The first 128 entries are stored as 24 bits per color in an unsigned 0.24 format with 0 integer and 24 fractional. The 129<sup>th</sup>, 130<sup>th</sup> and 131<sup>th</sup> entries are stored as 27 bits per color in an unsigned 3.24 format with 3 integer and 24 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 129<sup>th</sup> and 130<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 130<sup>th</sup> and 131<sup>st</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Plane Pre CSC Gamma Enable" bit in the plane color control register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 128 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 129<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 130<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Format:	MBZ
	26:0	<b>Gamma Value</b>	
		Default Value:	000000000000000000000000b
		Format:	U3.24



## PLANE\_PRE\_CSC\_GAMC\_DATA

PLANE_PRE_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704D4h-704D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_A
Power:	PG1
Reset:	soft
Address:	705D4h-705D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_5_A
Power:	PG1
Reset:	soft
Address:	706D4h-706D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_6_A
Power:	PG1
Reset:	soft
Address:	707D4h-707D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_7_A
Power:	PG1
Reset:	soft
Address:	714D4h-714D7h
Name:	Plane Pre CSC Gamma Data
ShortName:	PLANE_PRE_CSC_GAMC_DATA_4_B
Power:	PG2
Reset:	soft



## PLANE\_PRE\_CSC\_GAMC\_DATA

Address: 715D4h-715D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_5\_B  
Power: PG2  
Reset: soft

Address: 716D4h-716D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_6\_B  
Power: PG2  
Reset: soft

Address: 717D4h-717D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_7\_B  
Power: PG2  
Reset: soft

Address: 724D4h-724D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_4\_C  
Power: PG2  
Reset: soft

Address: 725D4h-725D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_5\_C  
Power: PG2  
Reset: soft

Address: 726D4h-726D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_6\_C  
Power: PG2  
Reset: soft

Address: 727D4h-727D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_7\_C  
Power: PG2  
Reset: soft





## PLANE\_PRE\_CSC\_GAMC\_DATA

Address: 734D4h-734D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_4\_D  
Power: PG2  
Reset: soft

Address: 735D4h-735D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_5\_D  
Power: PG2  
Reset: soft

Address: 736D4h-736D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_6\_D  
Power: PG2  
Reset: soft

Address: 737D4h-737D7h  
Name: Plane Pre CSC Gamma Data  
ShortName: PLANE\_PRE\_CSC\_GAMC\_DATA\_7\_D  
Power: PG2  
Reset: soft

PLANE\_PRE\_CSC\_GAMC\_INDEX and PLANE\_PRE\_CSC\_GAMC\_DATA registers are used to program the values that determine the characteristics of the gamma correction for the plane pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion, if needed.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Plane Pre-CSC Gamma correction gets enabled or disabled based on the 'Plane Pre CSC Gamma Enable' bit in the 'PLANE\_COLOR\_CTL' register. The same set of values is used for gamma correction of the red, blue and green



## PLANE\_PRE\_CSC\_GAMC\_DATA

channels.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

#### \_Custom\_Display\_DoubleBufferUpdatePoint

#### \_Custom\_Display\_DoubleBufferArmedBy

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Format:	MBZ
	18:0	<b>Gamma Value</b>	
		Default Value:	00000000000000000000b
	Format:	U3.16	



## PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH

PLANE_PRE_CSC_GAMC_INDEX_ENH	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Address:	701D0h-701D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_A
Power:	PG1
Reset:	soft
Address:	702D0h-702D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_A
Power:	PG1
Reset:	soft
Address:	703D0h-703D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_A
Power:	PG1
Reset:	soft
Address:	711D0h-711D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_B
Power:	PG2
Reset:	soft
Address:	712D0h-712D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_B
Power:	PG2
Reset:	soft
Address:	713D0h-713D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_B
Power:	PG2



## PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH

Reset:	soft	
Address:	721D0h-721D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_C	
Power:	PG2	
Reset:	soft	
Address:	722D0h-722D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_C	
Power:	PG2	
Reset:	soft	
Address:	723D0h-723D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_C	
Power:	PG2	
Reset:	soft	
Address:	731D0h-731D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_1_D	
Power:	PG2	
Reset:	soft	
Address:	732D0h-732D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_2_D	
Power:	PG2	
Reset:	soft	
Address:	733D0h-733D3h	
Name:	Plane Pre CSC Gamma Index	
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_ENH_3_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:11	<b>Reserved</b>
		Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>
	10	<b>Index Auto Increment</b> This field enables the index auto increment.



## PLANE\_PRE\_CSC\_GAMC\_INDEX\_ENH

		Value	Name	Description
		0b	No Increment	Do not automatically increment the index value.
		1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.
9:8	<b>Reserved</b>			
	Format:	MBZ		
7:0	<b>Index Value</b>			
	Access:	Write/Read Status		
<p>This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.</p> <p>While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.</p>				
		Value	Name	
		[0,130]		



## PLANE\_PRE\_CSC\_GAMC\_INDEX

PLANE_PRE_CSC_GAMC_INDEX	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	704D0h-704D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_4_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	705D0h-705D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	706D0h-706D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_6_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	707D0h-707D3h
Name:	Plane Pre CSC Gamma Index
ShortName:	PLANE_PRE_CSC_GAMC_INDEX_7_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	714D0h-714D3h
Name:	Plane Pre CSC Gamma Index



## PLANE\_PRE\_CSC\_GAMC\_INDEX

ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_4\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 715D0h-715D3h  
Name: Plane Pre CSC Gamma Index  
ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 716D0h-716D3h  
Name: Plane Pre CSC Gamma Index  
ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 717D0h-717D3h  
Name: Plane Pre CSC Gamma Index  
ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 724D0h-724D3h  
Name: Plane Pre CSC Gamma Index  
ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_4\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 725D0h-725D3h  
Name: Plane Pre CSC Gamma Index  
ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_5\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 726D0h-726D3h  
Name: Plane Pre CSC Gamma Index



## PLANE\_PRE\_CSC\_GAMC\_INDEX

ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_6\_C  
 Valid Projects:  
 Power: PG2  
 Reset: soft

Address: 727D0h-727D3h  
 Name: Plane Pre CSC Gamma Index  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_7\_C  
 Valid Projects:  
 Power: PG2  
 Reset: soft

Address: 734D0h-734D3h  
 Name: Plane Pre CSC Gamma Index  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_4\_D  
 Valid Projects:  
 Power: PG2  
 Reset: soft

Address: 735D0h-735D3h  
 Name: Plane Pre CSC Gamma Index  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_5\_D  
 Valid Projects:  
 Power: PG2  
 Reset: soft

Address: 736D0h-736D3h  
 Name: Plane Pre CSC Gamma Index  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_6\_D  
 Valid Projects:  
 Power: PG2  
 Reset: soft

Address: 737D0h-737D3h  
 Name: Plane Pre CSC Gamma Index  
 ShortName: PLANE\_PRE\_CSC\_GAMC\_INDEX\_7\_D  
 Valid Projects:  
 Power: PG2  
 Reset: soft

**\_Custom\_Display\_DoubleBufferUpdatePoint**

**\_Custom\_Display\_DoubleBufferArmedBy**

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled





DWord	Bit	Description									
0	31:11	<b>Reserved</b> Format: MBZ									
	10	<b>Index Auto Increment</b> This field enables the index auto increment. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>No Increment</td> <td>Do not automatically increment the index value.</td> </tr> <tr> <td>1b</td> <td>Auto Increment [Default]</td> <td>Increment the index value with each read or write to the data register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	No Increment	Do not automatically increment the index value.	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.
	Value	Name	Description								
	0b	No Increment	Do not automatically increment the index value.								
	1b	Auto Increment [Default]	Increment the index value with each read or write to the data register.								
9:6	<b>Reserved</b> Format: MBZ										
5:0	<b>Index Value</b> Access: Write/Read Status This index controls access to the array of plane pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range. While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,34]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,34]							
Value	Name										
[0,34]											



## PLANE\_SIZE

PLANE_SIZE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	70490h-70493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_A
Power:	PG1
Reset:	soft
Address:	70590h-70593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_A
Power:	PG1
Reset:	soft
Address:	70690h-70693h
Name:	Plane Size
ShortName:	PLANE_SIZE_6_A
Power:	PG1
Reset:	soft
Address:	70790h-70793h
Name:	Plane Size
ShortName:	PLANE_SIZE_7_A
Power:	PG1
Reset:	soft
Address:	71490h-71493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_B
Power:	PG2
Reset:	soft



## PLANE\_SIZE

Address:	71590h-71593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_B
Power:	PG2
Reset:	soft
Address:	71690h-71693h
Name:	Plane Size
ShortName:	PLANE_SIZE_6_B
Power:	PG2
Reset:	soft
Address:	71790h-71793h
Name:	Plane Size
ShortName:	PLANE_SIZE_7_B
Power:	PG2
Reset:	soft
Address:	72490h-72493h
Name:	Plane Size
ShortName:	PLANE_SIZE_4_C
Power:	PG2
Reset:	soft
Address:	72590h-72593h
Name:	Plane Size
ShortName:	PLANE_SIZE_5_C
Power:	PG2
Reset:	soft
Address:	72690h-72693h
Name:	Plane Size
ShortName:	PLANE_SIZE_6_C
Power:	PG2
Reset:	soft
Address:	72790h-72793h
Name:	Plane Size
ShortName:	PLANE_SIZE_7_C
Power:	PG2
Reset:	soft



## PLANE\_SIZE

Address: 73490h-73493h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_4\_D  
Power: PG2  
Reset: soft

Address: 73590h-73593h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_5\_D  
Power: PG2  
Reset: soft

Address: 73690h-73693h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_6\_D  
Power: PG2  
Reset: soft

Address: 73790h-73793h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_7\_D  
Power: PG2  
Reset: soft

Address: 70190h-70193h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_1\_A  
Power: PG1  
Reset: soft

Address: 70290h-70293h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_2\_A  
Power: PG1  
Reset: soft

Address: 70390h-70393h  
Name: Plane Size  
ShortName: PLANE\_SIZE\_3\_A  
Power: PG1  
Reset: soft



## PLANE\_SIZE

Address:	71190h-71193h
Name:	Plane Size
ShortName:	PLANE_SIZE_1_B
Power:	PG2
Reset:	soft
Address:	71290h-71293h
Name:	Plane Size
ShortName:	PLANE_SIZE_2_B
Power:	PG2
Reset:	soft
Address:	71390h-71393h
Name:	Plane Size
ShortName:	PLANE_SIZE_3_B
Power:	PG2
Reset:	soft
Address:	72190h-72193h
Name:	Plane Size
ShortName:	PLANE_SIZE_1_C
Power:	PG2
Reset:	soft
Address:	72290h-72293h
Name:	Plane Size
ShortName:	PLANE_SIZE_2_C
Power:	PG2
Reset:	soft
Address:	72390h-72393h
Name:	Plane Size
ShortName:	PLANE_SIZE_3_C
Power:	PG2
Reset:	soft
Address:	73190h-73193h
Name:	Plane Size
ShortName:	PLANE_SIZE_1_D
Power:	PG2
Reset:	soft



## PLANE\_SIZE

Address: 73290h-73293h  
 Name: Plane Size  
 ShortName: PLANE\_SIZE\_2\_D  
 Power: PG2  
 Reset: soft

Address: 73390h-73393h  
 Name: Plane Size  
 ShortName: PLANE\_SIZE\_3\_D  
 Power: PG2  
 Reset: soft

This register specifies the plane source size, the size of the image fetched from the frame buffer. When plane scaling is not enabled on this plane, this is the size of the plane when blended with other planes on this pipe. When plane scaling is enabled on this plane, the scaler window size is the size of the plane when blended with other planes on this pipe.

### Restriction

When plane scaling is not enabled on this plane, the plane must be completely contained within the pipe source area. Pipe source size  $\geq$  plane position + plane size.

For OLED compensation plane size restrictions, refer to PIPE\_MISC->OLED Compensation (bit[12]).

Height and Width restrictions are specified in the following table. For formats not specified in the table, both odd and even sizes are supported.

PixelFormat	Rotate	Width	Height
YUV 420 Planar - NV12	All	Even	Even
YUV 420 Planar - P01x	All	Even	Even
YUV 422	All	Even	Even
RGB565	90, 270	Even	Even

If Plane Scaling or using the Chroma Up-Sampler (CUS) for this plane, please refer to **PS\_CTRL** or **PLANE\_CUS\_CTL** respectively, for further size restrictions.

**\_Custom\_Display\_DoubleBufferUpdatePoint**

**\_Custom\_Display\_DoubleBufferArmedBy**

Start of vertical blank or pipe not enabled; after armed

Write to PLANE\_SURF or plane not enabled

DWord	Bit	Description
0	31:29	<b>Reserved</b> Format: MBZ
	28:16	<b>Height</b> This specifies the height of the plane in lines. The value in the register is the height minus one. <b>Restriction</b> The height must be at least one line when non-interlaced, two lines when interlaced. The



## PLANE\_SIZE

		height is limited to maximum of 4320 lines. Refer to size restrictions within PS_CTRL when plane scaling is enabled.														
15:13	<b>Reserved</b>															
	Format:	MBZ														
12:0	<b>Width</b>	<p>This specifies the width of the plane in pixels. The value in the register is the width minus one.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>The width must be even (programmed value odd) when YUV 4:2:2 or YUV 4:2:0 source pixel format is used. The width must not be 0. The width should be less than or equal to the stride in pixels.</p> <p>For YUV4:2:0(NV12), the UV plane must be greater than or equal to 8 and the Y plane must be greater than or equal to 16. The width must be greater than or equal to 4 for 32bpp formats, greater than or equal to 8 for 16bpp formats, and greater than or equal to 16 for 8bpp formats. The width must be greater than or equal to 2 for 64bpp formats. The width should be less than or equal to the stride in pixels. For planar YUV 420 formats, refer to chroma upsampler size restrictions in PLANE_CUS_CTL register.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Tiling format</th> <th style="text-align: left;">Bytes per pixel</th> <th style="text-align: left;">Max Width supported in pixels</th> </tr> </thead> <tbody> <tr> <td>Linear, X Tiling</td> <td>1,2,4,8</td> <td>5120</td> </tr> <tr> <td>Y Tiling</td> <td>1,2,4,8</td> <td>5120</td> </tr> <tr> <td rowspan="2">Yf Tiling</td> <td>8</td> <td>Not supported</td> </tr> <tr> <td>1,2,4</td> <td>5120</td> </tr> </tbody> </table>	Tiling format	Bytes per pixel	Max Width supported in pixels	Linear, X Tiling	1,2,4,8	5120	Y Tiling	1,2,4,8	5120	Yf Tiling	8	Not supported	1,2,4	5120
Tiling format	Bytes per pixel	Max Width supported in pixels														
Linear, X Tiling	1,2,4,8	5120														
Y Tiling	1,2,4,8	5120														
Yf Tiling	8	Not supported														
	1,2,4	5120														



## PLANE\_STRIDE

PLANE_STRIDE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank or pipe not enabled; after armed
Update Point:	
Double Buffer Armed	Write to PLANE_SURF or plane not enabled
By:	
Address:	70488h-7048Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_A
Power:	PG1
Reset:	soft
Address:	70588h-7058Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_5_A
Power:	PG1
Reset:	soft
Address:	70688h-7068Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_6_A
Power:	PG1
Reset:	soft
Address:	70788h-7078Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_7_A
Power:	PG1
Reset:	soft
Address:	71488h-7148Bh
Name:	Plane Stride
ShortName:	PLANE_STRIDE_4_B
Power:	PG2
Reset:	soft





## PLANE\_STRIDE

Address: 71588h-7158Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_5\_B  
Power: PG2  
Reset: soft

Address: 71688h-7168Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_6\_B  
Power: PG2  
Reset: soft

Address: 71788h-7178Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_7\_B  
Power: PG2  
Reset: soft

Address: 72488h-7248Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_4\_C  
Power: PG2  
Reset: soft

Address: 72588h-7258Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_5\_C  
Power: PG2  
Reset: soft

Address: 72688h-7268Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_6\_C  
Power: PG2  
Reset: soft

Address: 72788h-7278Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_7\_C  
Power: PG2  
Reset: soft



## PLANE\_STRIDE

Address: 73488h-7348Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_4\_D  
Power: PG2  
Reset: soft

Address: 73588h-7358Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_5\_D  
Power: PG2  
Reset: soft

Address: 73688h-7368Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_6\_D  
Power: PG2  
Reset: soft

Address: 73788h-7378Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_7\_D  
Power: PG2  
Reset: soft

Address: 70188h-7018Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_A  
Power: PG1  
Reset: soft

Address: 70288h-7028Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_A  
Power: PG1  
Reset: soft

Address: 70388h-7038Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_3\_A  
Power: PG1  
Reset: soft



## PLANE\_STRIDE

Address: 71188h-7118Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_B  
Power: PG2  
Reset: soft

Address: 71288h-7128Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_B  
Power: PG2  
Reset: soft

Address: 71388h-7138Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_3\_B  
Power: PG2  
Reset: soft

Address: 72188h-7218Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_C  
Power: PG2  
Reset: soft

Address: 72288h-7228Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_2\_C  
Power: PG2  
Reset: soft

Address: 72388h-7238Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_3\_C  
Power: PG2  
Reset: soft

Address: 73188h-7318Bh  
Name: Plane Stride  
ShortName: PLANE\_STRIDE\_1\_D  
Power: PG2  
Reset: soft



## PLANE\_STRIDE

Address: 73288h-7328Bh  
 Name: Plane Stride  
 ShortName: PLANE\_STRIDE\_2\_D  
 Power: PG2  
 Reset: soft

Address: 73388h-7338Bh  
 Name: Plane Stride  
 ShortName: PLANE\_STRIDE\_3\_D  
 Power: PG2  
 Reset: soft

This register may be updated through MMIO writes or through command streamer initiated synchronous flips.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank or pipe not enabled; after armed	Write to PLANE_SURF or plane not enabled

DWord	Bit	Description																		
0	31:10	<b>Reserved</b>																		
	9:0	<p><b>Stride</b></p> <p>This field specifies the stride for the plane. The field is used to determine the line to line increment for the plane.</p> <p>For Linear memory, this field specifies the stride in chunks of 64 bytes (1 cache line). If the programmed value is 100, the actual stride = <math>100 * 64 = 6400</math> bytes.</p> <p>For X-Tiled &amp; Y-Tiled memory, this field specifies the stride in number of tiles. For Tile X, if the programmed value is 10, the actual stride = <math>10 * 512</math> (X tile width) = 5120 bytes.</p> <p>For Tile Y legacy, if the programmed value is 10, the actual stride = <math>10 * 128</math> (Y tile width) = 1280 bytes.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Tile Format</th> <th style="text-align: center;">Width in bytes</th> </tr> </thead> <tbody> <tr> <td>Tile X</td> <td style="text-align: center;">512</td> </tr> <tr> <td>Tile Y (legacy)</td> <td style="text-align: center;">128</td> </tr> <tr> <td>Tile YF (8 bpp)</td> <td style="text-align: center;">64</td> </tr> <tr> <td>Tile YF (16 bpp, 32 bpp, 64 bpp)</td> <td style="text-align: center;">128</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>For YUV planar (NV12 or P0xx) plane pixel formats, the stride calculated in bytes should be equal for the Y and UV surfaces. In Tile Yf format, the stride value programmed for YUV planar - Y surface should be an even number of tiles in the non-rotate mode.</p> <p>The stride in bytes must not exceed the of the size of 8K pixels.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Tile Format</th> <th style="text-align: center;">Pixel Format</th> <th style="text-align: center;">Maximum Stride in tiles</th> <th style="text-align: center;">Render Decompression Maximum Auxiliary surface stride in tiles</th> </tr> </thead> <tbody> <tr> <td>Linear</td> <td>64 bpp pixel</td> <td style="text-align: center;">1023</td> <td style="text-align: center;">NA</td> </tr> </tbody> </table>	Tile Format	Width in bytes	Tile X	512	Tile Y (legacy)	128	Tile YF (8 bpp)	64	Tile YF (16 bpp, 32 bpp, 64 bpp)	128	Tile Format	Pixel Format	Maximum Stride in tiles	Render Decompression Maximum Auxiliary surface stride in tiles	Linear	64 bpp pixel	1023	NA
Tile Format	Width in bytes																			
Tile X	512																			
Tile Y (legacy)	128																			
Tile YF (8 bpp)	64																			
Tile YF (16 bpp, 32 bpp, 64 bpp)	128																			
Tile Format	Pixel Format	Maximum Stride in tiles	Render Decompression Maximum Auxiliary surface stride in tiles																	
Linear	64 bpp pixel	1023	NA																	



## PLANE\_STRIDE

PLANE_STRIDE			
	format		
	32 bpp pixel format	512	NA
	16 bpp pixel format	256	NA
	8 bpp pixel format	128	NA
X Tiling	64 bpp pixel format	128	NA
	32 bpp pixel format	64	NA
	16 bpp pixel format	32	NA
	8 bpp pixel format	16	NA
Y Tiling (Legacy)	64 bpp pixel format	512	16
	32 bpp pixel format	256	16
	16 bpp pixel format	128	NA
	8 bpp pixel format	64	NA
YF Tiling	32 bpp pixel format	256	8
	16 bpp Pixel format	128	NA
	8 bpp pixel format	128	NA



## PLANE\_SURF

PLANE_SURF	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of left or right eye vertical blank (selectable), pipe not enabled, or plane not enabled
Address:	7049Ch-7049Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_A
Power:	PG1
Reset:	soft
Address:	7059Ch-7059Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_A
Power:	PG1
Reset:	soft
Address:	7069Ch-7069Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_6_A
Power:	PG1
Reset:	soft
Address:	7079Ch-7079Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_7_A
Power:	PG1
Reset:	soft
Address:	7149Ch-7149Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_B
Power:	PG2
Reset:	soft
Address:	7159Ch-7159Fh
Name:	Plane Surface Base Address



## PLANE\_SURF

ShortName:	PLANE_SURF_5_B
Power:	PG2
Reset:	soft
Address:	7169Ch-7169Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_6_B
Power:	PG2
Reset:	soft
Address:	7179Ch-7179Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_7_B
Power:	PG2
Reset:	soft
Address:	7249Ch-7249Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_4_C
Power:	PG2
Reset:	soft
Address:	7259Ch-7259Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_C
Power:	PG2
Reset:	soft
Address:	7269Ch-7269Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_6_C
Power:	PG2
Reset:	soft
Address:	7279Ch-7279Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_7_C
Power:	PG2
Reset:	soft
Address:	7349Ch-7349Fh
Name:	Plane Surface Base Address



## PLANE\_SURF

ShortName:	PLANE_SURF_4_D
Power:	PG2
Reset:	soft
Address:	7359Ch-7359Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_5_D
Power:	PG2
Reset:	soft
Address:	7369Ch-7369Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_6_D
Power:	PG2
Reset:	soft
Address:	7379Ch-7379Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_7_D
Power:	PG2
Reset:	soft
Address:	7019Ch-7019Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_A
Power:	PG1
Reset:	soft
Address:	7029Ch-7029Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_A
Power:	PG1
Reset:	soft
Address:	7039Ch-7039Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_3_A
Power:	PG1
Reset:	soft
Address:	7119Ch-7119Fh
Name:	Plane Surface Base Address





## PLANE\_SURF

ShortName:	PLANE_SURF_1_B
Power:	PG2
Reset:	soft
Address:	7129Ch-7129Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_B
Power:	PG2
Reset:	soft
Address:	7139Ch-7139Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_3_B
Power:	PG2
Reset:	soft
Address:	7219Ch-7219Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_C
Power:	PG2
Reset:	soft
Address:	7229Ch-7229Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_2_C
Power:	PG2
Reset:	soft
Address:	7239Ch-7239Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_3_C
Power:	PG2
Reset:	soft
Address:	7319Ch-7319Fh
Name:	Plane Surface Base Address
ShortName:	PLANE_SURF_1_D
Power:	PG2
Reset:	soft
Address:	7329Ch-7329Fh
Name:	Plane Surface Base Address



## PLANE\_SURF

ShortName: PLANE\_SURF\_2\_D  
 Power: PG2  
 Reset: soft

Address: 7339Ch-7339Fh  
 Name: Plane Surface Base Address  
 ShortName: PLANE\_SURF\_3\_D  
 Power: PG2  
 Reset: soft

**Writes to this register arm primary registers for this pipe.** A write to this register is considered a flip and can cause a flip done interrupt if the interrupt registers are configured for that. The values in this register may be updated through MMIO writes or through command streamer initiated flips. Synchronous updates (synchronous command streamer flips or synchronous MMIO writes) will update the plane surface values at the start of the next vertical blank. Asynchronous updates (asynchronous command streamer flips or asynchronous MMIO writes) will update the plane surface values at the next TLB request or at the start of the next vertical blank. Stereo 3D synchronous updates (stereo 3D command streamer flips or synchronous MMIO writes while stereo 3D is enabled) will update at the start of either the left or right eye vertical blank, selectable by the plane control register stereo surface vblank mask.

Double buffering control does not apply to PLANE\_SURF updates that occur when the plane is disabled. An interrupt event is generated immediately when the PLANE\_SURF is written. If the interrupt is unmasked, the interrupt is logged in the IIR.

Asynchronous flip completion time depends greatly on how much data has been prefetched for power savings, and can take up to 1 full frame to complete. For faster flip completion, disable FBC and render compression and allocate a small amount of data buffer for the plane.

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of left or right eye vertical blank (selectable), pipe not enabled, or plane not enabled

DWord	Bit	Description			
0	31:12	<p><b>Surface Base Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This address specifies the surface base address bits 31:12. In stereo 3D mode this is the right eye base address. In non-stereo 3D mode this is the only base address. It represents an offset from the graphics memory aperture base and is mapped to physical pages through the global GTT.</p> <table border="1" style="width: 100%;"> <tr> <td style="text-align: center;"><b>Restriction</b></td> </tr> </table> <p>When media compression is enabled, allocate an extra 3 PTEs beyond the end of the compression control (tile status) surface. If 180 rotation capability is required, allocate an extra 3 PTEs before the beginning of the compression control surface. When address range limits are reached, wrap around to finish allocating the extra PTEs. Only the PTEs will be used, not the pages themselves.</p> <p>For plane YUV surfaces the above requirement applies individually for Y and UV control surfaces.</p>	Format:	GraphicsAddress[31:12]	<b>Restriction</b>
Format:	GraphicsAddress[31:12]				
<b>Restriction</b>					
	11	<b>Reserved</b>			



## PLANE\_SURF

10	<b>Reserved</b>						
9	<b>Reserved</b>						
8:7	<b>Reserved</b>						
6:4	<b>Reserved</b>						
3	<b>Ring Flip Source</b> This bit indicates if the source of the last ring flip was CS or BCS. This will determine where the flip done response is sent.						
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>CS</td></tr><tr><td>1b</td><td>BCS</td></tr></tbody></table>	Value	Name	0b	CS	1b	BCS
Value	Name						
0b	CS						
1b	BCS						
2	<b>Reserved</b>						
1:0	<b>Reserved</b>						



## PLANE\_SURFLIVE

PLANE_SURFLIVE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Size (in bits):	32
Address:	704ACh-704AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_A
Power:	PG1
Reset:	soft
Address:	704BCh-704BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_A
Power:	PG1
Reset:	soft
Address:	705ACh-705AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_A
Power:	PG1
Reset:	soft
Address:	705BCh-705BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_A
Power:	PG1
Reset:	soft
Address:	706ACh-706AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_6_A
Power:	PG1
Reset:	soft
Address:	706BCh-706BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_6_A
Power:	PG1
Reset:	soft



## PLANE\_SURFLIVE

Address:	707ACh-707AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_7_A
Power:	PG1
Reset:	soft
Address:	707BCh-707BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_7_A
Power:	PG1
Reset:	soft
Address:	714ACh-714AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_B
Power:	PG2
Reset:	soft
Address:	714BCh-714BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_B
Power:	PG2
Reset:	soft
Address:	715ACh-715AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_B
Power:	PG2
Reset:	soft
Address:	715BCh-715BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_5_B
Power:	PG2
Reset:	soft
Address:	716ACh-716AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_6_B
Power:	PG2
Reset:	soft



## PLANE\_SURFLIVE

Address: 716BCh-716BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_6\_B  
Power: PG2  
Reset: soft

Address: 717ACh-717AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_7\_B  
Power: PG2  
Reset: soft

Address: 717BCh-717BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_7\_B  
Power: PG2  
Reset: soft

Address: 724ACh-724AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_4\_C  
Power: PG2  
Reset: soft

Address: 724BCh-724BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_4\_C  
Power: PG2  
Reset: soft

Address: 725ACh-725AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_5\_C  
Power: PG2  
Reset: soft

Address: 725BCh-725BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_5\_C  
Power: PG2  
Reset: soft



PLANE_SURFLIVE	
Address:	726ACh-726AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_6_C
Power:	PG2
Reset:	soft
Address:	726BCh-726BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_6_C
Power:	PG2
Reset:	soft
Address:	727ACh-727AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_7_C
Power:	PG2
Reset:	soft
Address:	727BCh-727BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_7_C
Power:	PG2
Reset:	soft
Address:	734ACh-734AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_4_D
Power:	PG2
Reset:	soft
Address:	734BCh-734BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_4_D
Power:	PG2
Reset:	soft
Address:	735ACh-735AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_5_D
Power:	PG2
Reset:	soft



## PLANE\_SURFLIVE

Address: 735BCh-735BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_5\_D  
Power: PG2  
Reset: soft

Address: 736ACh-736AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_6\_D  
Power: PG2  
Reset: soft

Address: 736BCh-736BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_6\_D  
Power: PG2  
Reset: soft

Address: 737ACh-737AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_7\_D  
Power: PG2  
Reset: soft

Address: 737BCh-737BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_7\_D  
Power: PG2  
Reset: soft

Address: 701ACh-701AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_1\_A  
Power: PG1  
Reset: soft

Address: 701BCh-701BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_1\_A  
Power: PG1  
Reset: soft





## PLANE\_SURFLIVE

Address:	702ACh-702AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_A
Power:	PG1
Reset:	soft
Address:	702BCh-702BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_2_A
Power:	PG1
Reset:	soft
Address:	703ACh-703AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_A
Power:	PG1
Reset:	soft
Address:	703BCh-703BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_3_A
Power:	PG1
Reset:	soft
Address:	711ACh-711AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_B
Power:	PG2
Reset:	soft
Address:	711BCh-711BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_1_B
Power:	PG2
Reset:	soft
Address:	712ACh-712AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_B
Power:	PG2
Reset:	soft



## PLANE\_SURFLIVE

Address: 712BCh-712BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_2\_B  
Power: PG2  
Reset: soft

Address: 713ACh-713AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_3\_B  
Power: PG2  
Reset: soft

Address: 713BCh-713BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_3\_B  
Power: PG2  
Reset: soft

Address: 721ACh-721AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_1\_C  
Power: PG2  
Reset: soft

Address: 721BCh-721BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_1\_C  
Power: PG2  
Reset: soft

Address: 722ACh-722AFh  
Name: Plane Live Surface Base Address  
ShortName: PLANE\_SURFLIVE\_2\_C  
Power: PG2  
Reset: soft

Address: 722BCh-722BFh  
Name: Plane Live Left Surface Base Address  
ShortName: PLANE\_LEFT\_SURFLIVE\_2\_C  
Power: PG2  
Reset: soft



## PLANE\_SURFLIVE

Address:	723ACh-723AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_C
Power:	PG2
Reset:	soft
Address:	723BCh-723BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_3_C
Power:	PG2
Reset:	soft
Address:	731ACh-731AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_1_D
Power:	PG2
Reset:	soft
Address:	731BCh-731BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_1_D
Power:	PG2
Reset:	soft
Address:	732ACh-732AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_2_D
Power:	PG2
Reset:	soft
Address:	732BCh-732BFh
Name:	Plane Live Left Surface Base Address
ShortName:	PLANE_LEFT_SURFLIVE_2_D
Power:	PG2
Reset:	soft
Address:	733ACh-733AFh
Name:	Plane Live Surface Base Address
ShortName:	PLANE_SURFLIVE_3_D
Power:	PG2
Reset:	soft



## PLANE\_SURFLIVE

Address: 733BCh-733BFh  
 Name: Plane Live Left Surface Base Address  
 ShortName: PLANE\_LEFT\_SURFLIVE\_3\_D  
 Power: PG2  
 Reset: soft

There is one instance of this register for each plane.

DWord	Bit	Description		
0	31:12	<b>Live Surface Base Address</b>		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Access:</td> <td style="width: 20%; text-align: center;">RO</td> </tr> </table> <p>This gives the live value of the surface base address as being currently used for the plane.</p>	Access:	RO
	Access:	RO		
	11	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Format:</td> <td style="width: 20%; text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	10:9	<b>Reserved</b>		
	8:6	<b>Reserved</b>		
	5	<b>Reserved</b>		
4	<b>Reserved</b>			
3:0	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Format:</td> <td style="width: 20%; text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			



## PLANE\_WM

PLANE_WM	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank, plane not enabled, or pipe not enabled
Update Point:	
Double Buffer Armed	Write to PLANE_SURF/CUR_BASE or plane/cursor not enabled
By:	
Address:	70140h-70143h
Name:	Cursor Watermarks
ShortName:	CUR_WM_0_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70144h-70147h
Name:	Cursor Watermarks
ShortName:	CUR_WM_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70148h-7014Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7014Ch-7014Fh
Name:	Cursor Watermarks
ShortName:	CUR_WM_3_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70150h-70153h
Name:	Cursor Watermarks



## PLANE\_WM

ShortName: CUR\_WM\_4\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70154h-70157h

Name: Cursor Watermarks

ShortName: CUR\_WM\_5\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70158h-7015Bh

Name: Cursor Watermarks

ShortName: CUR\_WM\_6\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 7015Ch-7015Fh

Name: Cursor Watermarks

ShortName: CUR\_WM\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70168h-7016Bh

Name: Cursor Transition Watermarks

ShortName: CUR\_WM\_TRANS\_A

Power: PG1

Reset: soft

Address: 71140h-71143h

Name: Cursor Watermarks

ShortName: CUR\_WM\_0\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71144h-71147h

Name: Cursor Watermarks

ShortName: CUR\_WM\_1\_B



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 71148h-7114Bh

Name: Cursor Watermarks

ShortName: CUR\_WM\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 7114Ch-7114Fh

Name: Cursor Watermarks

ShortName: CUR\_WM\_3\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71150h-71153h

Name: Cursor Watermarks

ShortName: CUR\_WM\_4\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71154h-71157h

Name: Cursor Watermarks

ShortName: CUR\_WM\_5\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71158h-7115Bh

Name: Cursor Watermarks

ShortName: CUR\_WM\_6\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 7115Ch-7115Fh

Name: Cursor Watermarks

ShortName: CUR\_WM\_7\_B



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 71168h-7116Bh

Name: Cursor Transition Watermarks

ShortName: CUR\_WM\_TRANS\_B

Power: PG2

Reset: soft

Address: 72140h-72143h

Name: Cursor Watermarks

ShortName: CUR\_WM\_0\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72144h-72147h

Name: Cursor Watermarks

ShortName: CUR\_WM\_1\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72148h-7214Bh

Name: Cursor Watermarks

ShortName: CUR\_WM\_2\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 7214Ch-7214Fh

Name: Cursor Watermarks

ShortName: CUR\_WM\_3\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72150h-72153h

Name: Cursor Watermarks

ShortName: CUR\_WM\_4\_C

Valid Projects:





PLANE_WM	
Power:	PG2
Reset:	soft
Address:	72154h-72157h
Name:	Cursor Watermarks
ShortName:	CUR_WM_5_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72158h-7215Bh
Name:	Cursor Watermarks
ShortName:	CUR_WM_6_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7215Ch-7215Fh
Name:	Cursor Watermarks
ShortName:	CUR_WM_7_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72168h-7216Bh
Name:	Cursor Transition Watermarks
ShortName:	CUR_WM_TRANS_C
Power:	PG2
Reset:	soft
Address:	73140h-73143h
Name:	Cursor Watermarks
ShortName:	CUR_WM_0_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73144h-73147h
Name:	Cursor Watermarks
ShortName:	CUR_WM_1_D
Valid Projects:	
Power:	PG2



## PLANE\_WM

Reset: soft  
Address: 73148h-7314Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_2\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7314Ch-7314Fh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_3\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73150h-73153h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73154h-73157h  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_5\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73158h-7315Bh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7315Ch-7315Fh  
Name: Cursor Watermarks  
ShortName: CUR\_WM\_7\_D  
Valid Projects:  
Power: PG2



PLANE_WM	
Reset:	soft
Address:	73168h-7316Bh
Name:	Cursor Transition Watermarks
ShortName:	CUR_WM_TRANS_D
Power:	PG2
Reset:	soft
Address:	70540h-70543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70544h-70547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70548h-7054Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7054Ch-7054Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70550h-70553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_A
Valid Projects:	
Power:	PG1
Reset:	soft



## PLANE\_WM

Address: 70554h-70557h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_4\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70558h-7055Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_4\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 7055Ch-7055Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70568h-7056Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_4\_A  
Power: PG1  
Reset: soft

Address: 70640h-70643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70644h-70647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70648h-7064Bh



## PLANE\_WM

Name:	Plane Watermarks
ShortName:	PLANE_WM_2_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7064Ch-7064Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70650h-70653h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70654h-70657h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70658h-7065Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7065Ch-7065Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70668h-7066Bh



## PLANE\_WM

Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_5\_A  
Power: PG1  
Reset: soft

Address: 70740h-70743h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_6\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70744h-70747h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_6\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70748h-7074Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_6\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 7074Ch-7074Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_6\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70750h-70753h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_6\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70754h-70757h  
Name: Plane Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_5\_6\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70758h-7075Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_6\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 7075Ch-7075Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_6\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70768h-7076Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_6\_A

Power: PG1

Reset: soft

Address: 70840h-70843h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70844h-70847h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70848h-7084Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_2\_7\_A



## PLANE\_WM

Valid Projects:

Power: PG1

Reset: soft

Address: 7084Ch-7084Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_3\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70850h-70853h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70854h-70857h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70858h-7085Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 7085Ch-7085Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_7\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70868h-7086Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_7\_A





PLANE_WM	
Power:	PG1
Reset:	soft
Address:	71540h-71543h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_4_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	71544h-71547h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_4_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	71548h-7154Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_4_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7154Ch-7154Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_4_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	71550h-71553h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_4_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	71554h-71557h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_4_B
Valid Projects:	



## PLANE\_WM

Power: PG2  
Reset: soft

Address: 71558h-7155Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_4\_B  
Valid Projects:

Power: PG2  
Reset: soft

Address: 7155Ch-7155Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_B  
Valid Projects:

Power: PG2  
Reset: soft

Address: 71568h-7156Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_4\_B  
Power: PG2  
Reset: soft

Address: 71640h-71643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_B  
Valid Projects:

Power: PG2  
Reset: soft

Address: 71644h-71647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_B  
Valid Projects:

Power: PG2  
Reset: soft

Address: 71648h-7164Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_5\_B  
Valid Projects:

Power: PG2



## PLANE\_WM

Reset: soft

Address: 7164Ch-7164Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71650h-71653h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71654h-71657h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71658h-7165Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7165Ch-7165Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_5\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71668h-7166Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_5\_B  
Power: PG2  
Reset: soft



## PLANE\_WM

Address: 71740h-71743h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71744h-71747h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71748h-7174Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7174Ch-7174Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71750h-71753h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71754h-71757h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft



## PLANE\_WM

Address: 71758h-7175Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7175Ch-7175Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_6\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71768h-7176Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_6\_B  
Power: PG2  
Reset: soft

Address: 71840h-71843h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71844h-71847h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71848h-7184Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7184Ch-7184Fh



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71850h-71853h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71854h-71857h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71858h-7185Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7185Ch-7185Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_7\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71868h-7186Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_7\_B  
Power: PG2  
Reset: soft

Address: 72540h-72543h  
Name: Plane Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_0\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72544h-72547h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72548h-7254Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_2\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 7254Ch-7254Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_3\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72550h-72553h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72554h-72557h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72558h-7255Bh

Name: Plane Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_6\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 7255Ch-7255Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_4\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72568h-7256Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_4\_C

Power: PG2

Reset: soft

Address: 72640h-72643h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72644h-72647h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72648h-7264Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_2\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 7264Ch-7264Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_3\_5\_C





## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 72650h-72653h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72654h-72657h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72658h-7265Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 7265Ch-7265Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_5\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72668h-7266Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_5\_C

Power: PG2

Reset: soft

Address: 72740h-72743h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_6\_C

Valid Projects:



## PLANE\_WM

Power: PG2  
Reset: soft

Address: 72744h-72747h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_6\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72748h-7274Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_6\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7274Ch-7274Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_6\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72750h-72753h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_6\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72754h-72757h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_6\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72758h-7275Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_6\_C  
Valid Projects:



PLANE_WM	
Power:	PG2
Reset:	soft
Address:	7275Ch-7275Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_6_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72768h-7276Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_6_C
Power:	PG2
Reset:	soft
Address:	72840h-72843h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_7_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72844h-72847h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_7_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72848h-7284Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_7_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7284Ch-7284Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_7_C
Valid Projects:	
Power:	PG2



## PLANE\_WM

Reset: soft

Address: 72850h-72853h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_7\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72854h-72857h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_7\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72858h-7285Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_7\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7285Ch-7285Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_7\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72868h-7286Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_7\_C  
Power: PG2  
Reset: soft

Address: 73540h-73543h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft



## PLANE\_WM

Address: 73544h-73547h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73548h-7354Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7354Ch-7354Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73550h-73553h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73554h-73557h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73558h-7355Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft



## PLANE\_WM

Address: 7355Ch-7355Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_4\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73568h-7356Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_4\_D  
Power: PG2  
Reset: soft

Address: 73640h-73643h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_5\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73644h-73647h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_5\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73648h-7364Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_5\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7364Ch-7364Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_5\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73650h-73653h



## PLANE\_WM

Name:	Plane Watermarks
ShortName:	PLANE_WM_4_5_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73654h-73657h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_5_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73658h-7365Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_5_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7365Ch-7365Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_5_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73668h-7366Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_5_D
Power:	PG2
Reset:	soft
Address:	73740h-73743h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_6_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73744h-73747h
Name:	Plane Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_1\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73748h-7374Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7374Ch-7374Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73750h-73753h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73754h-73757h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73758h-7375Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_6\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7375Ch-7375Fh  
Name: Plane Watermarks





## PLANE\_WM

ShortName:	PLANE_WM_7_6_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73768h-7376Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_6_D
Power:	PG2
Reset:	soft
Address:	73840h-73843h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_7_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73844h-73847h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_7_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73848h-7384Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_7_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7384Ch-7384Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_7_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	73850h-73853h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_7_D



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 73854h-73857h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_7\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73858h-7385Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_7\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 7385Ch-7385Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_7\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73868h-7386Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_7\_D

Power: PG2

Reset: soft

Address: 70240h-70243h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_1\_A

Valid Projects:

Power: PG1

Reset: soft

Address: 70244h-70247h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_1\_A

Valid Projects:



## PLANE\_WM

Power: PG1  
Reset: soft

Address: 70248h-7024Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_1\_A  
Valid Projects:

Power: PG1  
Reset: soft

Address: 7024Ch-7024Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_A  
Valid Projects:

Power: PG1  
Reset: soft

Address: 70250h-70253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_A  
Valid Projects:

Power: PG1  
Reset: soft

Address: 70254h-70257h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_A  
Valid Projects:

Power: PG1  
Reset: soft

Address: 70258h-7025Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_A  
Valid Projects:

Power: PG1  
Reset: soft

Address: 7025Ch-7025Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_1\_A  
Valid Projects:



## PLANE\_WM

Power: PG1  
Reset: soft

Address: 70268h-7026Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_1\_A  
Power: PG1  
Reset: soft

Address: 70340h-70343h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_2\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70344h-70347h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_2\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70348h-7034Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_2\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 7034Ch-7034Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_2\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70350h-70353h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_2\_A  
Valid Projects:  
Power: PG1



PLANE_WM	
Reset:	soft
Address:	70354h-70357h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70358h-7035Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7035Ch-7035Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70368h-7036Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_2_A
Power:	PG1
Reset:	soft
Address:	70440h-70443h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_3_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70444h-70447h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_3_A
Valid Projects:	
Power:	PG1
Reset:	soft



## PLANE\_WM

Address: 70448h-7044Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 7044Ch-7044Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70450h-70453h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70454h-70457h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 70458h-7045Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft

Address: 7045Ch-7045Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_3\_A  
Valid Projects:  
Power: PG1  
Reset: soft



## PLANE\_WM

Address: 70468h-7046Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_3\_A  
Power: PG1  
Reset: soft

Address: 71240h-71243h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71244h-71247h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71248h-7124Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7124Ch-7124Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71250h-71253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71254h-71257h



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71258h-7125Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7125Ch-7125Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71268h-7126Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_1\_B  
Power: PG2  
Reset: soft

Address: 71340h-71343h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71344h-71347h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71348h-7134Bh  
Name: Plane Watermarks





## PLANE\_WM

ShortName: PLANE\_WM\_2\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 7134Ch-7134Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_3\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71350h-71353h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71354h-71357h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71358h-7135Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 7135Ch-7135Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_2\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71368h-7136Bh

Name: Plane Transition Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_TRANS\_2\_B  
Power: PG2  
Reset: soft

Address: 71440h-71443h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_3\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71444h-71447h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_3\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71448h-7144Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_3\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7144Ch-7144Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_3\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71450h-71453h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_3\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 71454h-71457h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_3\_B



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 71458h-7145Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_3\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 7145Ch-7145Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_3\_B

Valid Projects:

Power: PG2

Reset: soft

Address: 71468h-7146Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_3\_B

Power: PG2

Reset: soft

Address: 72240h-72243h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_1\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72244h-72247h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_1\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 72248h-7224Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_2\_1\_C

Valid Projects:



## PLANE\_WM

Power: PG2  
Reset: soft

Address: 7224Ch-7224Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_C  
Valid Projects:

Power: PG2  
Reset: soft

Address: 72250h-72253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_C  
Valid Projects:

Power: PG2  
Reset: soft

Address: 72254h-72257h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_C  
Valid Projects:

Power: PG2  
Reset: soft

Address: 72258h-7225Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_C  
Valid Projects:

Power: PG2  
Reset: soft

Address: 7225Ch-7225Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_1\_C  
Valid Projects:

Power: PG2  
Reset: soft

Address: 72268h-7226Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_1\_C  
Power: PG2



PLANE_WM	
Reset:	soft
Address:	72340h-72343h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72344h-72347h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72348h-7234Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7234Ch-7234Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_3_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72350h-72353h
Name:	Plane Watermarks
ShortName:	PLANE_WM_4_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72354h-72357h
Name:	Plane Watermarks
ShortName:	PLANE_WM_5_2_C
Valid Projects:	
Power:	PG2



## PLANE\_WM

Reset:	soft
Address:	72358h-7235Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_6_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7235Ch-7235Fh
Name:	Plane Watermarks
ShortName:	PLANE_WM_7_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72368h-7236Bh
Name:	Plane Transition Watermarks
ShortName:	PLANE_WM_TRANS_2_C
Power:	PG2
Reset:	soft
Address:	72440h-72443h
Name:	Plane Watermarks
ShortName:	PLANE_WM_0_3_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72444h-72447h
Name:	Plane Watermarks
ShortName:	PLANE_WM_1_3_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	72448h-7244Bh
Name:	Plane Watermarks
ShortName:	PLANE_WM_2_3_C
Valid Projects:	
Power:	PG2
Reset:	soft



## PLANE\_WM

Address: 7244Ch-7244Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_3\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72450h-72453h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_3\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72454h-72457h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_3\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72458h-7245Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_3\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7245Ch-7245Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_3\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 72468h-7246Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_3\_C  
Power: PG2  
Reset: soft

Address: 73240h-73243h



## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73244h-73247h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73248h-7324Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7324Ch-7324Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_3\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73250h-73253h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_4\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73254h-73257h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_5\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73258h-7325Bh





## PLANE\_WM

Name: Plane Watermarks  
ShortName: PLANE\_WM\_6\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7325Ch-7325Fh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_7\_1\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73268h-7326Bh  
Name: Plane Transition Watermarks  
ShortName: PLANE\_WM\_TRANS\_1\_D  
Power: PG2  
Reset: soft

Address: 73340h-73343h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_0\_2\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73344h-73347h  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_1\_2\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 73348h-7334Bh  
Name: Plane Watermarks  
ShortName: PLANE\_WM\_2\_2\_D  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 7334Ch-7334Fh  
Name: Plane Watermarks



## PLANE\_WM

ShortName: PLANE\_WM\_3\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73350h-73353h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73354h-73357h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73358h-7335Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 7335Ch-7335Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73368h-7336Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_2\_D

Power: PG2

Reset: soft

Address: 73440h-73443h

Name: Plane Watermarks

ShortName: PLANE\_WM\_0\_3\_D



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 73444h-73447h

Name: Plane Watermarks

ShortName: PLANE\_WM\_1\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73448h-7344Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_2\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 7344Ch-7344Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_3\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73450h-73453h

Name: Plane Watermarks

ShortName: PLANE\_WM\_4\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73454h-73457h

Name: Plane Watermarks

ShortName: PLANE\_WM\_5\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73458h-7345Bh

Name: Plane Watermarks

ShortName: PLANE\_WM\_6\_3\_D



## PLANE\_WM

Valid Projects:

Power: PG2

Reset: soft

Address: 7345Ch-7345Fh

Name: Plane Watermarks

ShortName: PLANE\_WM\_7\_3\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 73468h-7346Bh

Name: Plane Transition Watermarks

ShortName: PLANE\_WM\_TRANS\_3\_D

Power: PG2

Reset: soft

### Programming Notes

There are eight regular watermarks and a transition watermark per plane/cursor. For YUV planar source formats, only the Y surface watermark value should be programmed. Watermark programming instructions are documented separately.

### Restriction

For minimum watermark requirements refer to Display Watermark Programming section.

#### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank, plane not enabled, or pipe not enabled

#### \_Custom\_Display\_DoubleBufferArmedBy

Write to PLANE\_SURF/CUR\_BASE or plane/cursor not enabled

DWord	Bit	Description						
0	31	<p><b>Enable</b></p> <p>This field enables this watermark. All the watermarks at this level for all enabled planes must be enabled before the level will be used.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Value	Name	1b	Enable	0b	Disable
Value	Name							
1b	Enable							
0b	Disable							
	30	<b>Reserved</b>						
	29:19	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	18:14	<p><b>Lines</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="text-align: center;">01h</td> </tr> </table> <p>This field contains the watermark value in lines. Hardware ignores the lines for the the</p>	Default Value:	01h				
Default Value:	01h							



PLANE_WM	
	transition watermark.
13:11	<b>Reserved</b>
10:0	<b>Blocks</b>
	Default Value: 007h
	This field contains the watermark value in blocks of 8 cachelines.



## POISON DATA HANDLING ENABLE

POISON_DATA_HANDLING_ENABLE - POISON DATA HANDLING ENABLE						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	100120h					
This register holds the enable for Poison data detection and corking behavior for Gunit.						
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					
0	0	<b>ERROR CONTROL</b>				
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
		Access:	R/W			
		Enable Poison Data detection and Corking behavior for Gunit				
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	[Default]	1b	
Value	Name					
0b	[Default]					
1b						



## POISON DATA STATUS

POISON_DATA_STATUS - POISON DATA STATUS						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	100124h					
This register holds the sticky bit which when set will indicate a Poisoned data has been received on IOSF-Primary.						
DWord	Bit	Description				
0	31:1	<b>Reserved</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	00000000h	Access:	RO
Default Value:	00000000h					
Access:	RO					
0	0	<b>ERROR STATUS</b>				
		Access: R/W One Clear				
		Set to 1 when Poisoned data has been received from IOSF-Primary. This sticky bit must survive Platform/SoC level reset.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>[Default]</td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b	[Default]
Value	Name					
0b	[Default]					
1b						



## PORT\_TX\_DFLEXDPCSSS

<b>PORT_TX_DFLEXDPCSSS</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	163894h-163897h			
Name:	PORT_TX_DFLEXDPCSSS			
ShortName:	PORT_TX_DFLEXDPCSSS_FIA1			
Reset:	global			
Address:	16E894h-16E897h			
Name:	PORT_TX_DFLEXDPCSSS			
ShortName:	PORT_TX_DFLEXDPCSSS_FIA2			
Reset:	global			
Address:	16F894h-16F897h			
Name:	PORT_TX_DFLEXDPCSSS			
ShortName:	PORT_TX_DFLEXDPCSSS_FIA3			
Reset:	global			
The Type-C Connector number (e.g. "0" in register DPPMSTC0) is logical number.				
DWord	Bit	Description		
0	31:8	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px; height: 15px;"></td><td style="width: 50px; text-align: center;">MBZ</td></tr></table>		MBZ
		MBZ		
	7	<b>Displayport Phy Mode Status for Type-C Connector 7</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 7.		
	6	<b>Displayport Phy Mode Status for Type-C Connector 6</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 6.		
	5	<b>Displayport Phy Mode Status for Type-C Connector 5</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 5.		
	4	<b>Displayport Phy Mode Status for Type-C Connector 4</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 4.		
	3	<b>Displayport Phy Mode Status for Type-C Connector 3</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 3.		
	2	<b>Displayport Phy Mode Status for Type-C Connector 2</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 2.		
1	<b>Displayport Phy Mode Status for Type-C Connector 1</b> Similar to register DFLEXDPCSSS.DPPMSTC0 but this register is for Type-C Connector 1.			





## PORT\_TX\_DFLEXDPCSSS

0 **Displayport Phy Mode Status for Type-C Connector 0**  
Displayport Phy Mode Status for Type-C Connector 0 (DPPMSTC0):  
The Type-C Connector number is logical number. It is not physical lane numbers.  
Refer to the SoC block diagram for the mapping of Type-C Connector number to the actual physical lane number of the PHY.

Value	Name
1b	DP Controller is not in safe state
0b	DP controller is in safe state



## PORT\_TX\_DFLEXDPMLE1

<b>PORT_TX_DFLEXDPMLE1 - PORT_TX_DFLEXDPMLE1</b>														
Register Space:	MMIO: 0/2/0													
Source:	BSpec													
Access:	R/W													
Size (in bits):	32													
Reset:	soft													
Address:	1638C0h-1638C3h													
Name:	PORT_TX_DFLEXDPMLE1													
ShortName:	PORT_TX_DFLEXDPMLE1_FIA1													
Reset:	soft													
Address:	16E8C0h-16E8C3h													
Name:	PORT_TX_DFLEXDPMLE1													
ShortName:	PORT_TX_DFLEXDPMLE1_FIA2													
Reset:	soft													
Address:	16F8C0h-16F8C3h													
Name:	PORT_TX_DFLEXDPMLE1													
ShortName:	PORT_TX_DFLEXDPMLE1_FIA3													
Reset:	soft													
<p>Display Driver writes to these bits to tell FIA hardware which Main Links of the Display Port are enabled on Type-C Connector 0. FIA hardware uses this information for PHY to Controller signal mapping. For example, in DP Pin Assignment C, the register DFLEXDPSP1.DPX4TXLATC0 tells Display Driver that all the 4 TX Lanes in PHY can be used. However, Display Driver may choose to use only x1, i.e. for ML0. Then Display Driver will program "0001b" to this register. For x2 and x4, Display Driver will program "0011b" and "1111b", respectively.</p> <p><b>Note that display driver should not use its internal lane reversal feature with Type-C ALT connections.</b></p> <p>Display Driver is expected to write to this register when the DDI Interface between DP Controller and FIA is in the Safe Mode, e.g. pllen=pwrreq=lane_enable=0. Display Driver writes to this register and then only it brings up the DP Controller, i.e. to bring the DDI interface out from Safe Mode.</p> <p>A mode set is required to switch the number of DP lanes.</p> <p>This register is applicable in both Type-C connector's Alternate mode and also DP connector mode.</p>														
DWord	Bit	Description												
0	31:28	<p><b>Displayport Main Link Enable for Type-C Connector 7</b>            Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 7.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>0001b</td> <td>ML0</td> <td></td> </tr> <tr> <td>0011b</td> <td>ML[1:0]</td> <td></td> </tr> <tr> <td>1100b</td> <td>ML[3:2]</td> <td>This setting should not be used with Type-C ALT connections.</td> </tr> </tbody> </table>	Value	Name	Programming Notes	0001b	ML0		0011b	ML[1:0]		1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
Value	Name	Programming Notes												
0001b	ML0													
0011b	ML[1:0]													
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.												



## PORT\_TX\_DFLEXDPMLE1 - PORT\_TX\_DFLEXDPMLE1

	1111b	ML[3:0]	
27:24	<b>Displayport Main Link Enable for Type-C Connector 6</b>		
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 6.		
	<b>Value</b>	<b>Name</b>	<b>Programming Notes</b>
	0001b	ML0	
	0011b	ML[1:0]	
	1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
	1111b	ML[3:0]	
23:20	<b>Displayport Main Link Enable for Type-C Connector 5</b>		
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 5.		
	<b>Value</b>	<b>Name</b>	<b>Programming Notes</b>
	0001b	ML0	
	0011b	ML[1:0]	
	1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
	1111b	ML[3:0]	
19:16	<b>Displayport Main Link Enable for Type-C Connector 4</b>		
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 4.		
	<b>Value</b>	<b>Name</b>	<b>Programming Notes</b>
	0001b	ML0	
	0011b	ML[1:0]	
	1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
	1111b	ML[3:0]	
15:12	<b>Displayport Main Link Enable for Type-C Connector 3</b>		
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 3.		
	<b>Value</b>	<b>Name</b>	<b>Programming Notes</b>
	0001b	ML0	
	0011b	ML[1:0]	
	1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
	1111b	ML[3:0]	
11:8	<b>Displayport Main Link Enable for Type-C Connector 2</b>		
	Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 2.		
	<b>Value</b>	<b>Name</b>	<b>Programming Notes</b>
	0001b	ML0	
	0011b	ML[1:0]	
	1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
	1111b	ML[3:0]	



## PORT\_TX\_DFLEXDPMLE1 - PORT\_TX\_DFLEXDPMLE1

7:4 **Displayport Main Link Enable for Type-C Connector 1**  
 Similar to register DFLEXDPMLE1.DPMLETC0 but this register is for Type-C Connector 1.

Value	Name	Programming Notes
0001b	ML0	
0011b	ML[1:0]	
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
1111b	ML[3:0]	

3:0 **Displayport Main Link Enable for Type-C Connector 0**  
 Display Port Main Link Enable for Type-C Connector 0 (DPMLETC0):  
 4 bits correspond to 4 Main Link in DP Controller. Bit [0] is ML0, bit [1] is ML1 and so on.  
 The Type-C Connector number is logical number. It's not physical lane numbers. Refer to the SOC block diagram for the mapping of Type-C Connector number to the actual physical lane number of the PHY.  
 Display Driver writes to these bits to tell FIA hardware which Main Links of the Display Port are enabled on Type-C Connector 0. FIA hardware use this information for PHY to Controller signal mapping.  
 For example, in DP Pin Assignment C, the register DFLEXDPSP1.DPX4TXLATC0 tells Display Driver that all the 4 TX Lane in PHY can be used. However, Display Driver may choose to use only x1, i.e. for ML0. Then Display Driver will program "0001b" to this register. For x2 and x4, Display Driver will program "0011b" and "1111b", respectively.

Value	Name	Programming Notes
0001b	ML0	
0011b	ML[1:0]	
1100b	ML[3:2]	This setting should not be used with Type-C ALT connections.
1111b	ML[3:0]	



## PORT\_TX\_DFLEXDPPMS

PORT_TX_DFLEXDPPMS - PORT_TX_DFLEXDPPMS		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163890h-163893h	
Name:	PORT_TX_DFLEXDPPMS	
ShortName:	PORT_TX_DFLEXDPPMS_FIA1	
Reset:	soft	
Address:	16E890h-16E893h	
Name:	PORT_TX_DFLEXDPPMS	
ShortName:	PORT_TX_DFLEXDPPMS_FIA2	
Reset:	soft	
Address:	16F890h-16F893h	
Name:	PORT_TX_DFLEXDPPMS	
ShortName:	PORT_TX_DFLEXDPPMS_FIA3	
Reset:	soft	
DWord	Bit	Description
0	31:16	<b>Reserved</b>
	15	<b>Display Port PHY Mode status for Type-C connector 15</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 15.
	14	<b>Display Port PHY Mode status for Type-C connector 14</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 14.
	13	<b>Display Port PHY Mode status for Type-C connector 13</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 13.
	12	<b>Display Port PHY Mode status for Type-C connector 12</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 12.
	11	<b>Display Port PHY Mode status for Type-C connector 11</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 11.
	10	<b>Display Port PHY Mode status for Type-C connector 10</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 10.
	9	<b>Display Port PHY Mode status for Type-C connector 9</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 9.
	8	<b>Display Port PHY Mode status for Type-C connector 8</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 8.



## PORT\_TX\_DFLEXDPPMS - PORT\_TX\_DFLEXDPPMS

7	<b>Display Port PHY Mode status for Type-C connector 7</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 7.						
6	<b>Display Port PHY Mode status for Type-C connector 6</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 6.						
5	<b>Display Port PHY Mode status for Type-C connector 5</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 5.						
4	<b>Display Port PHY Mode status for Type-C connector 4</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 4.						
3	<b>Display Port PHY Mode status for Type-C connector 3</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 3.						
2	<b>Display Port PHY Mode status for Type-C connector 2</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 2.						
1	<b>Display Port PHY Mode status for Type-C connector 1</b> Similar to register DFLEXDPPMS.DPPMSTC0 but this register is for Type-C Connector 1.						
0	<b>Display Port PHY Mode status for Type-C connector 0</b> DFLEXDPPMS.DPPMSTC0 PD FW writes '1' to this bit to tell DP Driver that PHY is ready. PD FW writes '0' to this bit to tell DP Driver that PHY is not ready. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Not Completed</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Completed</td> </tr> </tbody> </table>	Value	Name	0b	Not Completed	1b	Completed
Value	Name						
0b	Not Completed						
1b	Completed						



## PORT\_TX\_DFLEXDPSP

PORT_TX_DFLEXDPSP - PORT_TX_DFLEXDPSP	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Reset:	soft
Address:	1638A0h-1638A3h
Name:	PORT_TX_DFLEXDPSP1
ShortName:	PORT_TX_DFLEXDPSP1_FIA1
Reset:	soft
Address:	1638A4h-1638A7h
Name:	PORT_TX_DFLEXDPSP2
ShortName:	PORT_TX_DFLEXDPSP2_FIA1
Reset:	soft
Address:	1638A8h-1638ABh
Name:	PORT_TX_DFLEXDPSP3
ShortName:	PORT_TX_DFLEXDPSP3_FIA1
Reset:	soft
Address:	1638ACh-1638AFh
Name:	PORT_TX_DFLEXDPSP4
ShortName:	PORT_TX_DFLEXDPSP4_FIA1
Reset:	soft
Address:	16E8A0h-16E8A3h
Name:	PORT_TX_DFLEXDPSP1
ShortName:	PORT_TX_DFLEXDPSP1_FIA2
Reset:	soft
Address:	16E8A4h-16E8A7h
Name:	PORT_TX_DFLEXDPSP2
ShortName:	PORT_TX_DFLEXDPSP2_FIA2
Reset:	soft
Address:	16E8A8h-16E8ABh
Name:	PORT_TX_DFLEXDPSP3
ShortName:	PORT_TX_DFLEXDPSP3_FIA2
Reset:	soft



## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

Address: 16E8ACh-16E8AFh  
 Name: PORT\_TX\_DFLEXDPSP4  
 ShortName: PORT\_TX\_DFLEXDPSP4\_FIA2  
 Reset: soft

Address: 16F8A0h-16F8A3h  
 Name: PORT\_TX\_DFLEXDPSP1  
 ShortName: PORT\_TX\_DFLEXDPSP1\_FIA3  
 Reset: soft

Address: 16F8A4h-16F8A7h  
 Name: PORT\_TX\_DFLEXDPSP2  
 ShortName: PORT\_TX\_DFLEXDPSP2\_FIA3  
 Reset: soft

Address: 16F8A8h-16F8ABh  
 Name: PORT\_TX\_DFLEXDPSP3  
 ShortName: PORT\_TX\_DFLEXDPSP3\_FIA3  
 Reset: soft

Address: 16F8ACh-16F8AFh  
 Name: PORT\_TX\_DFLEXDPSP4  
 ShortName: PORT\_TX\_DFLEXDPSP4\_FIA3  
 Reset: soft

Dynamic FlexIO DP Scratch Pad (Type-C)  
 There are up to 4 instances of this register per FIA.  
 DFLEXDPSP1 supports connectors 0-3 (logical number).  
 DFLEXDPSP2 supports connectors 4-7 (logical number).  
 DFLEXDPSP3 supports connectors 8-11 (logical number).  
 DFLEXDPSP4 supports connectors 12-15 (logical number).  
 The connector number specified in these fields is relative to the connector supported by this register instance.  
 ie. DFLEXDPSP2 field Display Port x4 TX Lane Assignment for Type-C Connector 0 is referring to connector 4  
 (logical number), and DFLEXDPSP4 field Display Port x4 TX Lane Assignment for Type-C Connector 3 is referring  
 to connector 15 (local number).

When module FIA is enabled i.e., PORT\_TX\_DFLEXDPSP[MF] = 1,  
 Ports 1 and 2 live state would be reported to FIA0.DFLEXDPSP1 (bits 5, 6, 13, 14) from FIA0.  
 Ports 3 and 4 live state would be reported to FIA1.DFLEXDPSP1(bits 5, 6, 13, 14) from FIA1.

DWord	Bit	Description		
0	31	<b>Reserved</b>		
	30:29	<b>TC3 Live State</b>		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	No HPD	No HPD connect for TypeC (DP alternate) or TBT	





## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

	01b	TypeC HPD	HPD connect for TypeC (DP alternate)
	10b	TBT HPD	HPD connect for TBT
	11b	Invalid	Invalid
28	<b>Reserved</b>		
27:24	<b>Display Port x4 TX Lane Assignment for Type-C Connector 3</b> Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 3.		
	<b>Value</b>		<b>Name</b>
	0001b		PHY TX[0]
	0010b		PHY TX[1]
	0011b		PHY TX[1:0]
	0100b		PHY TX[2]
	0101b		PHY TX[2] TX[0]
	1000b		PHY TX[3]
	1100b		PHY TX[3:2]
	1111b		PHY TX[3:0]
23	<b>Reserved</b>		
22:21	<b>TC2 Live State</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
	01b	TypeC HPD	HPD connect for TypeC (DP alternate)
	10b	TBT HPD	HPD connect for TBT
	11b	Invalid	Invalid
20	<b>Reserved</b>		
19:16	<b>Display Port x4 TX Lane Assignment for Type-C Connector 2</b> Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 2.		
	<b>Value</b>		<b>Name</b>
	0001b		PHY TX[0]
	0010b		PHY TX[1]
	0011b		PHY TX[1:0]
	0100b		PHY TX[2]
	0101b		PHY TX[2] TX[0]
	1000b		PHY TX[3]
	1100b		PHY TX[3:2]
	1111b		PHY TX[3:0]
15	<b>Reserved</b>		
14:13	<b>TC1 Live State</b>		



## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

		Value	Name	Description
		00b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		01b	TypeC HPD	HPD connect for TypeC (DP alternate)
		10b	TBT HPD	HPD connect for TBT
		11b	Invalid	Invalid
12	<b>Reserved</b>			
11:8	<b>Display Port x4 TX Lane Assignment for Type-C Connector 1</b> Same definition as DFLEXDPSP1.DPX4TXLATC0, but this register is for Type-C Connector 1.			
		Value	Name	
		0001b	PHY TX[0]	
		0010b	PHY TX[1]	
		0011b	PHY TX[1:0]	
		0100b	PHY TX[2]	
		0101b	PHY TX[2] TX[0]	
		1000b	PHY TX[3]	
		1100b	PHY TX[3:2]	
		1111b	PHY TX[3:0]	
7	<b>Reserved</b>			
6:5	<b>TC0 Live state</b>			
		Value	Name	Description
		00b	No HPD	No HPD connect for TypeC (DP alternate) or TBT
		01b	TypeC HPD	HPD connect for TypeC (DP alternate)
		10b	TBT HPD	HPD connect for TBT
		11b	Invalid	Invalid
4	<b>Modular FIA (MF)</b> This bit is set by IOM FW and read by Display Driver. It tells the Display Driver if Modular FIA is used in the SOC. If Modular FIA is used in the SOC, then Display Driver will access the additional instances of FIA based on pre-assigned offset in GTTMADDR space. Each Modular FIA instance has its own IOSF Sideband Port ID and it houses only 2 Type-C Port. Hence in SOC that have more than two Type-C Ports and hence multiple instances of Modular FIA, Gunit will need to use different destination ID when it access different pair of Type-C Port. If Modular FIA is not used in the SOC, then a single monolithic FIA is used to house all the Type-C Ports which has only one IOSF Sideband Port ID. If Modular FIA is used in the SOC, this register bit MF exist in all the instances of Modular FIA. IOM FW is required to program only the MF bit in first FIA instance that house the Type-C Port 0 and Port 1, for Display Driver to read from.			
		Value	Name	



## PORT\_TX\_DFLEXDPSP - PORT\_TX\_DFLEXDPSP

	0b	Monolithic FIA																		
	1b	Modular FIA																		
3:0	<p><b>Display Port x4 TX Lane Assignment for Type-C Connector 0</b></p> <p>DPX4TXLATC0</p> <p>SOC FW writes to these bits to tell display software the Lane Assignment, which it generates based on the DP Pin Assignment and the Connector Orientation. Display software uses this value to determine the number of lanes that can be enabled, and along with other registers, to determine the DP mode programming. See the Typec PHY DDI Buffer page for DP mode programming.</p> <p>The 4 bits correspond to 4 TX, i.e. TX[3:0] Lane in PHY.</p> <p>Lower 2 bits correspond to the 2 lower TX lane on the PHY of Type-C connector.</p> <p>Upper 2 bits correspond to the upper 2 TX lane on the PHY of Type-C connector.</p> <p>For example, in DP Pin Assignment D (Multi function) and Flip case, the x2 TX lane are on the upper TypeC Lane, hence the value written into this register will be 1100b.</p> <p>Another example, in DP Pin Assignment B (Multi function) Active Gen2 cable and Flip case, the x1 TX lane is on the 1st TX of upper TypeC Lane, hence the value written into this register will be 0100b.</p> <p>This register is not used by HW.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0001b</td> <td>PHY TX[0]</td> </tr> <tr> <td>0010b</td> <td>PHY TX[1]</td> </tr> <tr> <td>0011b</td> <td>PHY TX[1:0]</td> </tr> <tr> <td>0100b</td> <td>PHY TX[2]</td> </tr> <tr> <td>0101b</td> <td>PHY TX[2] TX[0]</td> </tr> <tr> <td>1000b</td> <td>PHY TX[3]</td> </tr> <tr> <td>1100b</td> <td>PHY TX[3:2]</td> </tr> <tr> <td>1111b</td> <td>PHY TX[3:0]</td> </tr> </tbody> </table>		Value	Name	0001b	PHY TX[0]	0010b	PHY TX[1]	0011b	PHY TX[1:0]	0100b	PHY TX[2]	0101b	PHY TX[2] TX[0]	1000b	PHY TX[3]	1100b	PHY TX[3:2]	1111b	PHY TX[3:0]
Value	Name																			
0001b	PHY TX[0]																			
0010b	PHY TX[1]																			
0011b	PHY TX[1:0]																			
0100b	PHY TX[2]																			
0101b	PHY TX[2] TX[0]																			
1000b	PHY TX[3]																			
1100b	PHY TX[3:2]																			
1111b	PHY TX[3:0]																			



## PORT\_TX\_DFLEXNPCPMS

PORT_TX_DFLEXNPCPMS - PORT_TX_DFLEXNPCPMS		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163480h-163483h	
Name:	PORT_TX_DFLEXNPCPMS	
ShortName:	PORT_TX_DFLEXNPCPMS_FIA1	
Reset:	soft	
Address:	16E480h-16E483h	
Name:	PORT_TX_DFLEXNPCPMS	
ShortName:	PORT_TX_DFLEXNPCPMS_FIA2	
Reset:	soft	
Address:	16F480h-16F483h	
Name:	PORT_TX_DFLEXNPCPMS	
ShortName:	PORT_TX_DFLEXNPCPMS_FIA3	
Reset:	soft	
SW writes to these bits to control the Combo Port's mode. This register governs the Phy status tracking handling that could be different for different controllers.		
DWord	Bit	Description
0	31:28	<b>Combo Port 7 Next Phy Combo Port Mode Select (CP7NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 7.
	27:24	<b>Combo Port 6 Next Phy Combo Port Mode Select (CP6NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 6.
	23:20	<b>Combo Port 5 Next Phy Combo Port Mode Select (CP5NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 5.
	19:16	<b>Combo Port 4 Next Phy Combo Port Mode Select (CP4NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 4.
	15:12	<b>Combo Port 3 Next Phy Combo Port Mode Select (CP3NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 3.
	11:8	<b>Combo Port 2 Next Phy Combo Port Mode Select (CP2NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 2.
	7:4	<b>Combo Port 1 Next Phy Combo Port Mode Select (CP1NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 1.
	3:0	<b>Combo Port 0 Next Phy Combo Port Mode Select (CP0NPCPMS):</b>



## PORT\_TX\_DFLEXNPCPMS - PORT\_TX\_DFLEXNPCPMS

The Combo Port number is logical. It's not physical lane numbers.

0h: Port Mode is NoOwner\_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3

1h: Port Mode is Owner 1 (default owner)

2h: Port Mode is Owner 2

3h: Port Mode is Owner 3

4h: Port Mode is Owner 4

5h: Port Mode is Owner 5

6h-Fh: Reserved

Others: Reserved

SW mode:

SW writes to these bits to control the Combo Port's mode. This register governs the Phy status tracking handling that could be different for different controller.

HW mode:

These bits have no impact to HW when written. The reset default is dependent on the internal HW mux select bits though it's being indicated as soft-straps. The mux select bits retain their context across Sx and will be reloaded back into this field.



## PORT\_TX\_DFLEXOLEN1

PORT_TX_DFLEXOLEN1 - PORT_TX_DFLEXOLEN1		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163400h-163403h	
Name:	PORT_TX_DFLEXOLEN1	
ShortName:	PORT_TX_DFLEXOLEN1_FIA1	
Reset:	soft	
Address:	16E400h-16E403h	
Name:	PORT_TX_DFLEXOLEN1	
ShortName:	PORT_TX_DFLEXOLEN1_FIA2	
Reset:	soft	
Address:	16F400h-16F403h	
Name:	PORT_TX_DFLEXOLEN1	
ShortName:	PORT_TX_DFLEXOLEN1_FIA3	
Reset:	soft	
THIS REGISTER IS ADDED FOR STANDALONE TESTING ONLY. Dynamic FlexIO Owner's Lane Enable.		
DWord	Bit	Description
0	31:28	<b>Combo Port 7 Owner's Lane Enable (CP7OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 7.
	27:24	<b>Combo Port 6 Owner's Lane Enable (CP6OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 6.
	23:20	<b>Combo Port 5 Owner's Lane Enable (CP5OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 5.
	19:16	<b>Combo Port 4 Owner's Lane Enable (CP4OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 4.
	15:12	<b>Combo Port 3 Owner's Lane Enable (CP3OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 3.
	11:8	<b>Combo Port 2 Owner's Lane Enable (CP2OLEN):</b> Similar to register DFLEXOLE1.CP0OLEN but this register is for Combo Port 2.
	7:4	<b>Combo Port 1 Owner's Lane Enable (CP1OLEN):</b> The Combo Port number is logical. It's not physical lane numbers. 0h: Port Mode is NoOwner_USB3



## PORT\_TX\_DFLEXOLEN1 - PORT\_TX\_DFLEXOLEN1

	<p>1h: Port Mode is Owner 1 (default owner) 2h: Port Mode is Owner 2 3h: Port Mode is Owner 3 4h: Port Mode is Owner 4 5h: Port Mode is Owner 5 6h-Fh: Reserved</p> <p>When this register is choosing Owner 1, the lane_en signal to Owner 1 of Lane 0 is asserted while the lane_en signals to other Owners of Lane 0 are deasserted.</p> <p>When this register is choosing Owner 2 of Lane 0, the lane_en signal to Owner 2 of Lane 0 is asserted while the lane_en signals to other Owners of Lane 0 are deasserted, and so on.</p> <p>When this register is choosing NoOwner_USB3, the lane_en signals to all the Owners of Lane 0 are deasserted.</p> <p>SW writes to these bits to control the lane_en signal to all the Owners.</p> <p>Register Attribute: Dynamic Implementation</p> <p>Note:</p> <p>If this register is programmed to a value correspond to the Alternate Protocol that is disabled by the fuse (refer to FC1.*APDF), the effective value used by the Type-C Switching logic is 0h, i.e. NoOwner_USB3</p> <p>Note: For ICL: Owner 1 is USB3; Owner 2 is TBT; Owner 3 is DP/HDMI Owner 4 is HTI.</p>
3:0	<p><b>Combo Port 0 Owner's Lane Enable (CPOOLEN):</b></p> <p>The Combo Port number is logical. It's not physical lane numbers.</p> <p>0h: Port Mode is NoOwner_USB3 1h: Port Mode is Owner 1 (default owner) 2h: Port Mode is Owner 2 3h: Port Mode is Owner 3 4h: Port Mode is Owner 4 5h: Port Mode is Owner 5 6h-Fh: Reserved</p> <p>When this register is choosing Owner 1, the lane_en signal to Owner 1 of Lane 0 is asserted while the lane_en signals to other Owners of Lane 0 are deasserted.</p> <p>When this register is choosing Owner 2 of Lane 0, the lane_en signal to Owner 2 of Lane 0 is asserted while the lane_en signals to other Owners of Lane 0 are deasserted, and so on.</p> <p>When this register is choosing NoOwner_USB3, the lane_en signals to all the Owners of Lane 0 are deasserted.</p> <p>SW writes to these bits to control the lane_en signal to all the Owners.</p> <p>Register Attribute: Dynamic Implementation</p> <p>Note:</p> <p>If this register is programmed to a value correspond to the Alternate Protocol that is disabled by the fuse (refer to FC1.*APDF), the effective value used by the Type-C Switching logic is 0h, i.e. NoOwner_USB3</p> <p>Note: For ICL: Owner 1 is USB3; Owner 2 is TBT; Owner 3 is DP/HDMI Owner 4 is HTI.</p>



## PORT\_TX\_DFLEXORMP

PORT_TX_DFLEXORMP - PORT_TX_DFLEXORMP		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	1633E0h-1633E3h	
Name:	PORT_TX_DFLEXORMP	
ShortName:	PORT_TX_DFLEXORMP_FIA1	
Reset:	soft	
Address:	16E3E0h-16E3E3h	
Name:	PORT_TX_DFLEXORMP	
ShortName:	PORT_TX_DFLEXORMP_FIA2	
Reset:	soft	
Address:	16F3E0h-16F3E3h	
Name:	PORT_TX_DFLEXORMP	
ShortName:	PORT_TX_DFLEXORMP_FIA3	
Reset:	soft	
DFLEXORMP register supports different polarity of Receptacle by OEM.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
	15	<b>Orientation Muxing Policy Connector 15</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 15.
	14	<b>Orientation Muxing Policy Connector 14</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 14.
	13	<b>Orientation Muxing Policy Connector 13</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 13.
	12	<b>Orientation Muxing Policy Connector 12</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 12.
	11	<b>Orientation Muxing Policy Connector 11</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 11.
	10	<b>Orientation Muxing Policy Connector 10</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 10.
	9	<b>Orientation Muxing Policy Connector 9</b> Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 9.
	8	<b>Orientation Muxing Policy Connector 8</b>





## PORT\_TX\_DFLEXORMP - PORT\_TX\_DFLEXORMP

		Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 8.										
7	<b>Orientation Muxing Policy Connector 7</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 7.										
6	<b>Orientation Muxing Policy Connector 6</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 6.										
5	<b>Orientation Muxing Policy Connector 5</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 5.										
4	<b>Orientation Muxing Policy Connector 4</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 4.										
3	<b>Orientation Muxing Policy Connector 3</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 3.										
2	<b>Orientation Muxing Policy Connector 2</b>	Similar to register DFLEXORMP.ORMPTC0 but this register is for Type-C Connector 2.										
1	<b>Orientation Muxing Policy Connector 1</b>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Clear</td> <td>When cleared, no lane swapping occurs.</td> </tr> <tr> <td>1</td> <td>Set</td> <td>When set, the x2 lanes associated with Type-C Connector 1 is swapped.</td> </tr> </tbody> </table>		Value	Name	Description	0	Clear	When cleared, no lane swapping occurs.	1	Set	When set, the x2 lanes associated with Type-C Connector 1 is swapped.
Value	Name	Description										
0	Clear	When cleared, no lane swapping occurs.										
1	Set	When set, the x2 lanes associated with Type-C Connector 1 is swapped.										
0	<b>Orientation Muxing Policy Connector 0</b>	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Clear</td> <td>The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1.</td> </tr> <tr> <td>1</td> <td>Set</td> <td>The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0.</td> </tr> </tbody> </table>		Value	Name	Description	0	Clear	The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1.	1	Set	The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0.
Value	Name	Description										
0	Clear	The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1.										
1	Set	The first Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 1 while the second Super Speed lanes pair on the Type-C Receptacle is connected to PHY Lane 0.										



## PORT\_TX\_DFLEXPA1

<b>PORT_TX_DFLEXPA1</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	163880h-163883h	
Name:	PORT_TX_DFLEXPA1	
ShortName:	PORT_TX_DFLEXPA1_FIA1	
Reset:	global	
Address:	16E880h-16E883h	
Name:	PORT_TX_DFLEXPA1	
ShortName:	PORT_TX_DFLEXPA1_FIA2	
Reset:	global	
Address:	16F880h-16F883h	
Name:	PORT_TX_DFLEXPA1	
ShortName:	PORT_TX_DFLEXPA1_FIA3	
Reset:	global	
<p>FIA has per Connector register to govern the Pin Assignment of each Type-C Connector. For example, DFLEXPA1.DPPATC0 is used to govern the Pin Assignment of Type-C Connector 0. The Type-C Connector number (e.g. "0" in register DPPATC0) is logical number.</p>		
DWord	Bit	Description
0	31:28	<b>Displayport Pin Assignment for Type-C Connector 7</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 7.
	27:24	<b>Displayport Pin Assignment for Type-C Connector 6</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 6.
	23:20	<b>Displayport Pin Assignment for Type-C Connector 5</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 5.
	19:16	<b>Displayport Pin Assignment for Type-C Connector 4</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 4.
	15:12	<b>Displayport Pin Assignment for Type-C Connector 3</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 3.
	11:8	<b>Displayport Pin Assignment for Type-C Connector 2</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 2.
	7:4	<b>Displayport Pin Assignment for Type-C Connector 1</b> Similar to register DFLEXPA1.DPPATC0 but this register is for Type-C Connector 1.
	3:0	<b>Displayport Pin Assignment for Type-C Connector 0</b>



## PORT\_TX\_DFLEXP1

Display Port Pin Assignment for Type-C Connector 0 (DPPATC0):  
Assignments A, C, and E have 4 lanes for DP alternate mode.  
Assignments B, D, and F have 2 lanes for DP alternate mode.

Value	Name
0000b	No Pin Assignment (For Non Type-C DP)
0001b	Pin Assignment A
0010b	Pin Assignment B
0011b	Pin Assignment C
0100b	Pin Assignment D
0101b	Pin Assignment E
0110b	Pin Assignment F



## PORT\_TX\_DFLEXPA2

PORT_TX_DFLEXPA2 - PORT_TX_DFLEXPA2		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163884h-163887h	
Name:	PORT_TX_DFLEXPA2	
ShortName:	PORT_TX_DFLEXPA2_FIA1	
Reset:	soft	
Address:	16E884h-16E887h	
Name:	PORT_TX_DFLEXPA2	
ShortName:	PORT_TX_DFLEXPA2_FIA2	
Reset:	soft	
Address:	16F884h-16F887h	
Name:	PORT_TX_DFLEXPA2	
ShortName:	PORT_TX_DFLEXPA2_FIA3	
Reset:	soft	
<p>FIA has per Connector register to govern the Pin Assignment of each Type-C Connector. For example, DFLEXPA1.DPPATC0 is used to govern the Pin Assignment of Type-C Connector 0. The Type-C Connector number (e.g. "0" in register DPPATC0) is logical number.</p>		
DWord	Bit	Description
0	31:28	<b>Displayport Pin Assignment for Type-C Connector 15</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 15.
	27:24	<b>Displayport Pin Assignment for Type-C Connector 14</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 14.
	23:20	<b>Displayport Pin Assignment for Type-C Connector 13</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 13.
	19:16	<b>Displayport Pin Assignment for Type-C Connector 12</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 12.
	15:12	<b>Displayport Pin Assignment for Type-C Connector 11</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 11.
	11:8	<b>Displayport Pin Assignment for Type-C Connector 10</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 10.
	7:4	<b>Displayport Pin Assignment for Type-C Connector 9</b> Similar to register DFLEXPA2.DPPATC8 but this register is for Type-C Connector 9.



## PORT\_TX\_DFLEXP2 - PORT\_TX\_DFLEXP2

	3:0	<b>Displayport Pin Assignment for Type-C Connector 8</b> Display Port Pin Assignment for Type-C Connector 8 (DPPATC8): 0000 : No Pin Assignment (For Non Type-C DP) 0001 : Pin Assignment A 0010 : Pin Assignment B 0011 : Pin Assignment C 0100 : Pin Assignment D 0101 : Pin Assignment E 0110 : Pin Assignment F 0111-1111 : Reserved
--	-----	---



## PORT\_TX\_DFLEXPCPMS1

PORT_TX_DFLEXPCPMS1 - PORT_TX_DFLEXPCPMS1		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	1634A0h-1634A3h	
Name:	PORT_TX_DFLEXPCPMS1	
ShortName:	PORT_TX_DFLEXPCPMS1_FIA1	
Reset:	soft	
Address:	16E4A0h-16E4A3h	
Name:	PORT_TX_DFLEXPCPMS1	
ShortName:	PORT_TX_DFLEXPCPMS1_FIA2	
Reset:	soft	
Address:	16F4A0h-16F4A3h	
Name:	PORT_TX_DFLEXPCPMS1	
ShortName:	PORT_TX_DFLEXPCPMS1_FIA3	
Reset:	soft	
THIS REGISTER IS ADDED FOR STANDALONE TESTING PURPOSE ONLY! Dynamic FlexIO Owner's Lane Enable		
DWord	Bit	Description
0	31:28	<b>Combo Port 7 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 7.
	27:24	<b>Combo Port 6 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 6.
	23:20	<b>Combo Port 5 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 5.
	19:16	<b>Combo Port 4 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 4.
	15:12	<b>Combo Port 3 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 3.
	11:8	<b>Combo Port 2 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> Similar to register DFLEXNPCPMS1.CP0NPCPMS but this register is for Combo Port 2.
	7:4	<b>Combo Port 1 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> The Combo Port number is logical. It's not physical lane numbers. 0h: Port Mode is NoOwner_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3



## PORT\_TX\_DFLEXPCPMS1 - PORT\_TX\_DFLEXPCPMS1

	<p>1h: Port Mode is Owner 1 (default owner) 2h: Port Mode is Owner 2 3h: Port Mode is Owner 3 4h: Port Mode is Owner 4 5h: Port Mode is Owner 5 6h-Fh: Reserved Others: Reserved</p> <p>SW mode: SW writes to these bits to control the Combo Port's mode. This register governs the Phy status tracking handling that could be different for different controller. HW mode: These bits have no impact to HW when written. The reset default is dependent on the internal HW mux select bits though it's being indicated as soft-straps. The mux select bits retain their context across Sx and will be reloaded back into this field. Register Attribute: Static Implementation Note: If this register is programmed to a value correspond to the Alternate Protocol that is disabled by the fuse (refer to FC1.*APDF), the effective value used by the Type-C Switching logic is 0h, i.e. NoOwner_USB3 Note: For ICL: Owner 1 is USB3 Owner 2 is TBT Owner 3 is DP/HDMI Owner 4 is HTI</p>
3:0	<p><b>Combo Port 0 Next Phy Combo Port Mode Select (CP0NPCPMS):</b> The Combo Port number is logical. It's not physical lane numbers. 0h: Port Mode is NoOwner_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3 1h: Port Mode is Owner 1 (default owner) 2h: Port Mode is Owner 2 3h: Port Mode is Owner 3 4h: Port Mode is Owner 4 5h: Port Mode is Owner 5 6h-Fh: Reserved Others: Reserved</p> <p>SW mode: SW writes to these bits to control the Combo Port's mode. This register governs the Phy status tracking handling that could be different for different controller. HW mode: These bits have no impact to HW when written. The reset default is dependent on the internal HW mux select bits though it's being indicated as soft-straps. The mux select bits retain their context across Sx and will be reloaded back into this field. Register Attribute: Static Implementation Note: If this register is programmed to a value correspond to the Alternate Protocol that is disabled by the fuse (refer to FC1.*APDF), the effective value used by the Type-C Switching logic is 0h, i.e. NoOwner_USB3 Note: For ICL: Owner 1 is USB3 Owner 2 is TBT Owner 3 is DP/HDMI Owner 4 is HTI</p>



## PORT\_TX\_DFLEXPCPROE1

PORT_TX_DFLEXPCPROE1 - PORT_TX_DFLEXPCPROE1		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163450h-163453h	
Name:	PORT_TX_DFLEXPCPROE1	
ShortName:	PORT_TX_DFLEXPCPROE1_FIA1	
Reset:	soft	
Address:	16E450h-16E453h	
Name:	PORT_TX_DFLEXPCPROE1	
ShortName:	PORT_TX_DFLEXPCPROE1_FIA2	
Reset:	soft	
Address:	16F450h-16F453h	
Name:	PORT_TX_DFLEXPCPROE1	
ShortName:	PORT_TX_DFLEXPCPROE1_FIA3	
Reset:	soft	
PD FW writes to this register bits to override the Combo Port reset to assertion, and clear this bit to remove the override, as part of the Swithing flow.		
DWord	Bit	Description
0	31	<b>Combo Port 31 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 31.
	30	<b>Combo Port 30 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 30.
	29	<b>Combo Port 29 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 29.
	28	<b>Combo Port 28 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 28.
	27	<b>Combo Port 27 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 27.
	26	<b>Combo Port 26 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 26.
	25	<b>Combo Port 25 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 25.
	24	<b>Combo Port 24 Phy Combo Port Reset Override Enable</b>





## PORT\_TX\_DFLEXPCPROE1 - PORT\_TX\_DFLEXPCPROE1

	Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 24.
23	<b>Combo Port 23 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 23.
22	<b>Combo Port 22 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 22.
21	<b>Combo Port 21 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 21.
20	<b>Combo Port 20 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 20.
19	<b>Combo Port 19 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 19.
18	<b>Combo Port 18 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 18.
17	<b>Combo Port 17 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 17.
16	<b>Combo Port 16 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 16.
15	<b>Combo Port 15 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 15.
14	<b>Combo Port 14 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 14.
13	<b>Combo Port 13 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 13.
12	<b>Combo Port 12 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 12.
11	<b>Combo Port 11 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 11.
10	<b>Combo Port 10 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 10.
9	<b>Combo Port 9 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 9.
8	<b>Combo Port 8 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 8.
7	<b>Combo Port 7 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 7.
6	<b>Combo Port 6 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 6.
5	<b>Combo Port 5 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 5.
4	<b>Combo Port 4 Phy Combo Port Reset Override Enable</b>



## PORT\_TX\_DFLEXPCPROE1 - PORT\_TX\_DFLEXPCPROE1

	Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 4.						
3	<b>Combo Port 3 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 3.						
2	<b>Combo Port 2 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 2.						
1	<b>Combo Port 1 Phy Combo Port Reset Override Enable</b> Similar to register DFLEXPCPROE1.CP0PCPROE but this register is for Type-C Connector 1.						
0	<b>Combo Port 0 Phy Combo Port Reset Override Enable</b> PD FW writes '1' to this bit to tell DP Driver that it had put the FIA and PHY into DP PHY Mode and it's safe now for DP Driver to proceed to bring up the DP Controller. Once DP Driver poll a value '1' in this register, DP Driver write '0' to clear this bit for PD FW to use it in the next round.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Port reset is not overridden</td> </tr> <tr> <td>1b</td> <td>Port reset is overridden to asserted</td> </tr> </tbody> </table>	Value	Name	0b	Port reset is not overridden	1b	Port reset is overridden to asserted
Value	Name						
0b	Port reset is not overridden						
1b	Port reset is overridden to asserted						



## PORT\_TX\_DFLEXPCPROIP1

PORT_TX_DFLEXPCPROIP1 - PORT_TX_DFLEXPCPROIP1		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163458h-16345Bh	
Name:	PORT_TX_DFLEXPCPROIP1	
ShortName:	PORT_TX_DFLEXPCPROIP1_FIA1	
Reset:	soft	
Address:	16E458h-16E45Bh	
Name:	PORT_TX_DFLEXPCPROIP1	
ShortName:	PORT_TX_DFLEXPCPROIP1_FIA2	
Reset:	soft	
Address:	16F458h-16F45Bh	
Name:	PORT_TX_DFLEXPCPROIP1	
ShortName:	PORT_TX_DFLEXPCPROIP1_FIA3	
Reset:	soft	
<p>HW set this bit to '1' when PD FW set the PCPROE bit in DFLEXPCPROE* register to '1'. HW clear this bit to '0' after PD FW clear PCPROE bit to '0' and FIA dFLEX logic had ensured that the tracking of phystatus tracking is settle down at the desired state.</p>		
DWord	Bit	Description
0	31	<b>Combo Port 31 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 31.
	30	<b>Combo Port 30 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 30.
	29	<b>Combo Port 29 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 29.
	28	<b>Combo Port 28 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 28.
	27	<b>Combo Port 27 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 27.
	26	<b>Combo Port 26 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 26.
	25	<b>Combo Port 25 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 25.



## PORT\_TX\_DFLEXPCPROIP1 - PORT\_TX\_DFLEXPCPROIP1

24	<b>Combo Port 24 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 24.
23	<b>Combo Port 23 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 23.
22	<b>Combo Port 22 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 22.
21	<b>Combo Port 21 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 21.
20	<b>Combo Port 20 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 20.
19	<b>Combo Port 19 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 19.
18	<b>Combo Port 18 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 18.
17	<b>Combo Port 17 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 17.
16	<b>Combo Port 16 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 16.
15	<b>Combo Port 15 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 15.
14	<b>Combo Port 14 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 14.
13	<b>Combo Port 13 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 13.
12	<b>Combo Port 12 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 12.
11	<b>Combo Port 11 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 11.
10	<b>Combo Port 10 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 10.
9	<b>Combo Port 9 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 9.
8	<b>Combo Port 8 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 8.
7	<b>Combo Port 7 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 7.
6	<b>Combo Port 6 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 6.
5	<b>Combo Port 5 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 5.



## PORT\_TX\_DFLEXPCPROIP1 - PORT\_TX\_DFLEXPCPROIP1

4	<b>Combo Port 4 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 4.						
3	<b>Combo Port 3 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 3.						
2	<b>Combo Port 2 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 2.						
1	<b>Combo Port 1 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> Similar to register DFLEXPCPROIP1.CP0PCPROIP but this register is for Combo Port 1.						
0	<b>Combo Port 0 Phy Combo Port Reset Override In Progress (CP31PCPROIP)</b> HW set this bit to '1' when PD FW set the PCPROE bit in DFLEXPCPROE* register to '1'. HW clear this bit to '0' after PD FW clear PCPROE bit to '0' and FIA dFLEX logic had ensure that the tracking of phystatus tracking is settle down at the desired state. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Lane Reset Override is in not process or it is done</td></tr><tr><td>1b</td><td>Lane Reset Override is in process.</td></tr></tbody></table>	Value	Name	0b	Lane Reset Override is in not process or it is done	1b	Lane Reset Override is in process.
Value	Name						
0b	Lane Reset Override is in not process or it is done						
1b	Lane Reset Override is in process.						



## PORT\_TX\_DFLEXPLL1S

PORT_TX_DFLEXPLL1S - PORT_TX_DFLEXPLL1S		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	1634C0h-1634C3h	
Name:	PORT_TX_DFLEXPLL1S	
ShortName:	PORT_TX_DFLEXPLL1S_FIA1	
Reset:	soft	
Address:	16E4C0h-16E4C3h	
Name:	PORT_TX_DFLEXPLL1S	
ShortName:	PORT_TX_DFLEXPLL1S_FIA2	
Reset:	soft	
Address:	16F4C0h-16F4C3h	
Name:	PORT_TX_DFLEXPLL1S	
ShortName:	PORT_TX_DFLEXPLL1S_FIA3	
Reset:	soft	
This register reflects the current status of PHY PLL1 based on the pllen-pllok handshake between FIA and PHY.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
	15	<b>PLL1 status for Type-C connector 15</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 15.
	14	<b>PLL1 status for Type-C connector 14</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 14.
	13	<b>PLL1 status for Type-C connector 13</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 13.
	12	<b>PLL1 status for Type-C connector 12</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 12.
	11	<b>PLL1 status for Type-C connector 11</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 11.
	10	<b>PLL1 status for Type-C connector 10</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 10.
	9	<b>PLL1 status for Type-C connector 9</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 9.
	8	<b>PLL1 status for Type-C connector 8</b>



## PORT\_TX\_DFLEXPLL1S - PORT\_TX\_DFLEXPLL1S

	Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 8.						
7	<b>PLL1 status for Type-C connector 7</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 7.						
6	<b>PLL1 status for Type-C connector 6</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 6.						
5	<b>PLL1 status for Type-C connector 5</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 5.						
4	<b>PLL1 status for Type-C connector 4</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 4.						
3	<b>PLL1 status for Type-C connector 3</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 3.						
2	<b>PLL1 status for Type-C connector 2</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 2.						
1	<b>PLL1 status for Type-C connector 1</b> Similar to register DFLEXPLL1S.PLL1STC0 but this register is for Type-C Connector 1.						
0	<b>PLL1 status for Type-C connector 0</b> This register reflects the current status of PHY PLL1 based on the pllen-pllok handshake between FIA and PHY. It's '0' when pllen=pllok=0. It's '1' otherwise. This register is N/A in non PHY. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>PLL1 is disabled</td></tr><tr><td>1b</td><td>PLL1 is not disabled</td></tr></tbody></table>	Value	Name	0b	PLL1 is disabled	1b	PLL1 is not disabled
Value	Name						
0b	PLL1 is disabled						
1b	PLL1 is not disabled						



## PORT\_TX\_DFLEXPLL2S

PORT_TX_DFLEXPLL2S - PORT_TX_DFLEXPLL2S		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	1634C4h-1634C7h	
Name:	PORT_TX_DFLEXPLL2S	
ShortName:	PORT_TX_DFLEXPLL2S_FIA1	
Reset:	soft	
Address:	16E4C4h-16E4C7h	
Name:	PORT_TX_DFLEXPLL2S	
ShortName:	PORT_TX_DFLEXPLL2S_FIA2	
Reset:	soft	
Address:	16F4C4h-16F4C7h	
Name:	PORT_TX_DFLEXPLL2S	
ShortName:	PORT_TX_DFLEXPLL2S_FIA3	
Reset:	soft	
This register reflects the current status of PHY PLL2 based on the pllen-pllok handshake between FIA and PHY.		
DWord	Bit	Description
0	31:16	<b>Reserved</b>
	15	<b>PLL2 status for Type-C connector 15</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 15.
	14	<b>PLL2 status for Type-C connector 14</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 14.
	13	<b>PLL2 status for Type-C connector 13</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 13.
	12	<b>PLL2 status for Type-C connector 12</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 12.
	11	<b>PLL2 status for Type-C connector 11</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 11.
	10	<b>PLL2 status for Type-C connector 10</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 10.
	9	<b>PLL2 status for Type-C connector 9</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 9.
	8	<b>PLL2 status for Type-C connector 8</b>





## PORT\_TX\_DFLEXPLL2S - PORT\_TX\_DFLEXPLL2S

	Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 8.						
7	<b>PLL2 status for Type-C connector 7</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 7.						
6	<b>PLL2 status for Type-C connector 6</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 6.						
5	<b>PLL2 status for Type-C connector 5</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 5.						
4	<b>PLL2 status for Type-C connector 4</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 4.						
3	<b>PLL2 status for Type-C connector 3</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 3.						
2	<b>PLL2 status for Type-C connector 2</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 2.						
1	<b>PLL2 status for Type-C connector 1</b> Similar to register DFLEXPLL2S.PLL2STC0 but this register is for Type-C Connector 1.						
0	<b>PLL2 status for Type-C connector 0</b> This register reflects the current status of PHY PLL2 based on the pllen-pllok handshake between FIA and PHY. It's '0' when pllen=pllok=0. It's '1' otherwise. This register is N/A in non PHY. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>PLL2 is disabled</td></tr><tr><td>1b</td><td>PLL2 is not disabled</td></tr></tbody></table>	Value	Name	0b	PLL2 is disabled	1b	PLL2 is not disabled
Value	Name						
0b	PLL2 is disabled						
1b	PLL2 is not disabled						



## PORT\_TX\_DFLEXUSSRTOE

PORT_TX_DFLEXUSSRTOE - PORT_TX_DFLEXUSSRTOE		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	soft	
Address:	163460h-163463h	
Name:	PORT_TX_DFLEXUSSRTOE	
ShortName:	PORT_TX_DFLEXUSSRTOE_FIA1	
Reset:	soft	
Address:	16E460h-16E463h	
Name:	PORT_TX_DFLEXUSSRTOE	
ShortName:	PORT_TX_DFLEXUSSRTOE_FIA2	
Reset:	soft	
Address:	16F460h-16F463h	
Name:	PORT_TX_DFLEXUSSRTOE	
ShortName:	PORT_TX_DFLEXUSSRTOE_FIA3	
Reset:	soft	
<p>PD FW set this register bit to '1' to enable the USB Safe State Rx Termination Override as part of the Controller Enter Safe Mode flow.</p> <p>PD FW set this bit to '0' to disable USB Safe State Rx Termination Override as part of the FIA Change Mode flow.</p>		
DWord	Bit	Description
0	31	<b>Combo Port 31 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 31.
	30	<b>Combo Port 30 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 30.
	29	<b>Combo Port 29 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 29.
	28	<b>Combo Port 28 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 28.
	27	<b>Combo Port 27 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 27.
	26	<b>Combo Port 26 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 26.
	25	<b>Combo Port 25 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 25.



## PORT\_TX\_DFLEXUSSRTOE - PORT\_TX\_DFLEXUSSRTOE

24	<b>Combo Port 24 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 24.
23	<b>Combo Port 23 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 23.
22	<b>Combo Port 22 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 22.
21	<b>Combo Port 21 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 21.
20	<b>Combo Port 20 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 20.
19	<b>Combo Port 19 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 19.
18	<b>Combo Port 18 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 18.
17	<b>Combo Port 17 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 17.
16	<b>Combo Port 16 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 16.
15	<b>Combo Port 15 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 15.
14	<b>Combo Port 14 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 14.
13	<b>Combo Port 13 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 13.
12	<b>Combo Port 12 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 12.
11	<b>Combo Port 11 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 11.
10	<b>Combo Port 10 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 10.
9	<b>Combo Port 9 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 9.
8	<b>Combo Port 8 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 8.
7	<b>Combo Port 7 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 7.
6	<b>Combo Port 6 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 6.
5	<b>Combo Port 5 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 5.



## PORT\_TX\_DFLEXUSSRTOE - PORT\_TX\_DFLEXUSSRTOE

4	<b>Combo Port 4 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 4.						
3	<b>Combo Port 3 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 3.						
2	<b>Combo Port 2 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 2.						
1	<b>Combo Port 1 USB Safe State Rx Termination Override Enable</b> Similar to register DFLEXUSSRTOE1.CP0USSRTOE but this register is for Combo Port 1.						
0	<b>Combo Port 0 USB Safe State Rx Termination Override Enable</b> PD FW set this bit to '1' to enable the USB Safe State Rx Termination Override as part of the Controller Enter Safe Mode flow. PD FW set this bit to '0' to disable USB Safe State Rx Termination Override as part of the FIA Change Mode flow.						
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disable the USB Safe State Rx Termination Override</td></tr><tr><td>1b</td><td>Enable the USB Safe State Rx Termination Override</td></tr></tbody></table>	Value	Name	0b	Disable the USB Safe State Rx Termination Override	1b	Enable the USB Safe State Rx Termination Override
Value	Name						
0b	Disable the USB Safe State Rx Termination Override						
1b	Enable the USB Safe State Rx Termination Override						



## PORT\_TX\_FC2

PORT_TX_FC2 - PORT_TX_FC2		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Reset:	global	
Address:	163204h-163207h	
Name:	PORT_TX_FC2	
ShortName:	PORT_TX_FC2_FIA1	
Reset:	global	
Address:	16E204h-16E207h	
Name:	PORT_TX_FC2	
ShortName:	PORT_TX_FC2_FIA2	
Reset:	global	
Address:	16F204h-16F207h	
Name:	PORT_TX_FC2	
ShortName:	PORT_TX_FC2_FIA3	
Reset:	global	
This register is not reset by device 2 FLR.		
DWord	Bit	Description
0	31:28	<b>Lane ownership fuse for lane7</b> Lane Ownership Fuse for Lane 7 (LOFL7): Similar to register FC2.LOFL0 but this register is for PHY Lane 7.
	27:24	<b>Lane ownership fuse for lane6</b> Lane Ownership Fuse for Lane 6 (LOFL6): Similar to register FC2.LOFL0 but this register is for PHY Lane 6.
	23:20	<b>Lane ownership fuse for lane5</b> Lane Ownership Fuse for Lane 3 (LOFL5): Similar to register FC2.LOFL0 but this register is for PHY Lane 5.
	19:16	<b>Lane ownership fuse for lane4</b> Lane Ownership Fuse for Lane 3 (LOFL4): Similar to register FC2.LOFL0 but this register is for PHY Lane 4.
	15:12	<b>Lane ownership fuse for lane3</b> Lane Ownership Fuse for Lane 3 (LOFL3): Similar to register FC2.LOFL0 but this register is for PHY Lane 3.
	11:8	<b>Lane ownership fuse for lane2</b>



## PORT\_TX\_FC2 - PORT\_TX\_FC2

		Lane Ownership Fuse for Lane 2 (LOFL2): Similar to register FC2.LOFL0 but this register is for PHY Lane 2.
7:4	<b>Lane ownership fuse for lane1</b>	<p>"0h": Statically assigned to NoOwner_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3</p> <p>"1h": Statically assigned to Owner 1 of Lane 1 "2h": Statically assigned to Owner 2 of Lane 1 "3h": Statically assigned to Owner 3 of Lane 1 "4h": Statically assigned to Owner 4 of Lane 1 "5h": Statically assigned to Owner 5 of Lane 1 "6h-Dh": Reserved</p> <p>"Eh": Lane ownership is assigned based dFLEX for Lane 1 "Fh": Lane ownership is assigned based on the Lane Ownership Softstrap for Lane 1. The default value will reflect the fuse value once fuse pull is done. Unfused Part Default value: Fh Register Attribute: Static Note: For ICL: Owner 1 is USB3 Owner 2 is TBT Owner 3 is DP/HDMI Owner 4 is HTI</p>
3:0	<b>Lane ownership fuse for lane0</b>	<p>"0h": Statically assigned to NoOwner_USB3. FIA will keep the Lane in Reset state. PhyMode=USB3</p> <p>"1h": Statically assigned to Owner 1 of Lane 0 "2h": Statically assigned to Owner 2 of Lane 0 "3h": Statically assigned to Owner 3 of Lane 0 "4h": Statically assigned to Owner 4 of Lane 0 "5h": Statically assigned to Owner 5 of Lane 0 "6h-Dh": Reserved</p> <p>"Eh": Lane ownership is assigned based dFLEX for Lane 0 "Fh": Lane ownership is assigned based on the Lane Ownership Softstrap for Lane 0. The default value will reflect the fuse value once fuse pull is done. Unfused Part Default value: Fh Register Attribute: Static Note: For ICL: Owner 1 is USB3 Owner 2 is TBT Owner 3 is DP/HDMI Owner 4 is HTI</p>



## POSH LRCA

POSH_LRCA - POSH LRCA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	021B0h-021B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_RCSUNIT
Valid Projects:	
Address:	181B0h-181B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_POCSUNIT
Valid Projects:	
Address:	221B0h-221B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_BCSUNIT
Valid Projects:	
Address:	1C01B0h-1C01B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_VCSUNIT0
Valid Projects:	
Address:	1C41B0h-1C41B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_VCSUNIT1
Valid Projects:	
Address:	1C81B0h-1C81B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_VECSUNIT0
Valid Projects:	
Address:	1D01B0h-1D01B3h
Name:	POSH LRCA
ShortName:	POSH_LRCA_VCSUNIT2
Valid Projects:	
Address:	1D41B0h-1D41B3h



## POSH\_LRCA - POSH LRCA

Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VCSUNIT3  
 Valid Projects:

Address: 1D81B0h-1D81B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VECSUNIT1  
 Valid Projects:

Address: 1E01B0h-1E01B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VCSUNIT4  
 Valid Projects:

Address: 1E41B0h-1E41B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VCSUNIT5  
 Valid Projects:

Address: 1E81B0h-1E81B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VECSUNIT2  
 Valid Projects:

Address: 1F01B0h-1F01B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VCSUNIT6  
 Valid Projects:

Address: 1F41B0h-1F41B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VCSUNIT7  
 Valid Projects:

Address: 1F81B0h-1F81B3h  
 Name: POSH LRCA  
 ShortName: POSH\_LRCA\_VECSUNIT3  
 Valid Projects:

This register contains the LRCA address for the POSH pipe to which POCS does context save/restore. LRCA address programmed in this register is only effective when "POSH Enable" field is set in CTX\_SR\_CTL register. This register is not functional and must not be programmed for VideoCS, VideoEnhancementCS, BlitterCS.

[\\_Custom\\_GTIReset](#) [\\_Custom\\_GTIAccessProtection](#) [\\_Custom\\_GTIStorage](#)





<b>POSH_LRCA - POSH LRCA</b>			
Unspecified	Unspecified	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:12	<b>POSH Logical Ring Context Address</b>	
	11:0	<b>Reserved</b>	
		Format:	MBZ



## Power Clock State Register

<b>PWR_CLK_STATE - Power Clock State Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	020C8h
Name:	Render Power Clock State Register
ShortName:	R_PWR_CLK_STATE
Valid Projects:	
Address:	220C8h
Name:	BCS Power Clock State Register
ShortName:	BCS_PWR_CLK_STATE
Valid Projects:	
Address:	120C8h
Name:	VCS Power Clock State Register
ShortName:	VCS_PWR_CLK_STATE
Valid Projects:	
Address:	1A0C8h
Name:	VECS Power Clock State Register
ShortName:	VECS_PWR_CLK_STATE
Valid Projects:	
<p>This register contains the mode selection for configuring render engine to attain desired performance and power requirements for a given context. This register is render context save/restored. This register must be initialized correctly when the context is submitted for the first time. This register is context save/restored as part of Exec-List context image in both Exec-List and Ring-Buffer mode of scheduling. This register contents are valid only when "Enable" bit [31] of the register is set.</p>	
<b>Programming Notes</b>	
<p>This register is only functional for RenderCS. This register must not be exercised in VideoCS, BlitterCS and VideoEnhancementCS.</p>	
<p>This register must not be programmed directly through CPU MMIO cycle.</p> <p><b>Exec-List Scheduling Mode:</b> Every context can have its own required render engine configuration by programming this register appropriately in the logical render context image in memory (LRCA) before submitting the context to the execlist submit port. This register must not be programmed using MI_LOAD_REGISTER_IMM command in ring buffer or in batch buffer.</p>	
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>   <a href="#">_Custom_GTIStorage</a>



## PWR\_CLK\_STATE - Power Clock State Register

Unspecified	Unspecified	Unspecified		
DWord	Bit	Description		
0	31	<b>Power Clock State Enable</b>		
		Format: <span style="float: right;">U1</span>		
		Value	Name	Description
		0h	Power Clock State Disabled	No specific power state set, bits[30:0] are ignored.
	1h	Power Clock State Enabled	Power Clock is set and bit[30:0] are valid and have the desired state.	
	30:0	<b>Power Clock State</b>		
		Format:	<b>Power Clock State Format</b>	



## Power Management Capabilities

PMCAP_0_2_0_PCI - Power Management Capabilities						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	000D2h					
This register provides information on the capabilities of the function related to powermanagement.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:11	<b>PME Support</b>				
		<table border="1"> <tr> <td>Default Value:</td> <td>00000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the power states in which the IGD may assert PME#. Hardwired to 0 to indicate that the IGD does not assert the PME# signal.</p>	Default Value:	00000b	Access:	RO
	Default Value:	00000b				
	Access:	RO				
	10	<b>D2 Support</b>				
<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0 to indicate the D2 power management state is not supported.</p>		Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
9	<b>D1 Support</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 0 to indicate that the D1 power management state is not supported.</p>	Default Value:	0b	Access:	RO	
Default Value:	0b					
Access:	RO					
8:6	<b>RESERVED</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	000b	Access:	RO	
Default Value:	000b					
Access:	RO					
5	<b>Device Specific Initialization</b>					
	<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Hardwired to 1 to indicate that special initialization of the IGD is required before generic class device driver is to use it.</p>	Default Value:	1b	Access:	RO	
Default Value:	1b					
Access:	RO					



## PMCAP\_0\_2\_0\_PCI - Power Management Capabilities

	4	<b>RESERVED</b>	
		Default Value:	000b
		Access:	RO
		Reserved	
	3	<b>PME Clock</b>	
		Default Value:	0b
		Access:	RO
		Hardwired to 0 to indicate IGD does not support PME# generation.	
	2:0	<b>Version</b>	
		Access:	RO
	<b>Description</b>		
	Hardwired to 010b to indicate that there are 4 bytes of power management registers implemented and that this device complies with revision 1.1 of the PCI Power Management Interface Specification.		
	<b>Value</b>	<b>Name</b>	
	010b	[Default]	



## Power Management Capabilities ID

PMCAPIID_0_2_0_PCI - Power Management Capabilities ID						
Register Space:	PCI: 0/2/0					
Source:	BSpec					
Size (in bits):	16					
Address:	000D0h					
This register contains the PCI Power Management Capability ID and the next capability pointer.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:8	<b>Next Capability Pointer</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> This is a hardwired pointer to the next item in the capabilities list.	Default Value:	00000000b	Access:	RO
	Default Value:	00000000b				
Access:	RO					
7:0	<b>Capability Identifier</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Hardwired to 01h for power management.	Default Value:	00000001b	Access:	RO	
Default Value:	00000001b					
Access:	RO					



## Power Management Control and Status

PMCS_0_2_0_PCI - Power Management Control and Status			
Register Space:	PCI: 0/2/0		
Source:	BSpec		
Size (in bits):	16		
Address:	000D4h		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>		
N	Unspecified		
DWord	Bit	Description	
0	15	<b>PME Status</b>	
		Default Value:	0b
		Access:	RO
	This bit is hardwired to 0 to indicate that IGD does not support PME# generation from D3 (cold).		
	14:13	<b>Data Scale</b>	
		Default Value:	00b
		Access:	RO
	This field is hardwired to 00 to indicate IGD does not support data register.		
	12:9	<b>Data Select</b>	
		Default Value:	0000b
Access:		RO	
This field is hardwired to 0h to indicate IGD does not support data register.			
8	<b>PME Enable</b>		
	Default Value:	0b	
	Access:	RO	
This bit is hardwired to 0 to indicate that PME# assertion from D3 (cold) is disabled.			
7:4	<b>RESERVED</b>		
	Default Value:	0000b	
	Access:	RO	
Reserved			
3	<b>Reserved</b>		
	Format:	MBZ	
2	<b>Reserved</b>		



## PMCS\_0\_2\_0\_PCI - Power Management Control and Status

		Format:	MBZ
	1:0	<b>Power State</b>	
		Default Value:	00b
		Access:	R/W Variant
		This field indicates the current power state of the IGD and can be used to set the IGD into a new power state. If software attempts to write an unsupported state to this field, write operation must complete normally on the bus, but the data is discarded and no state change occurs. Behavior of the graphics controller in supported states is detailed in the power management section of the Bspec. Bits[1:0] Power state 00: D0 Default 01: D1 Not Supported 10: D2 Not Supported 11: D3	





## PPPR

PPPR - PPPR		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	124824h	
GT uses this register to post pending page requests to software, such as x86 page faults. A write to this register triggers an MSI per the registers PRESTS, PRECTL, PREDATA, PREADR, and PREUADR.		
DWord	Bit	Description
0	31:1	<b>RESERVED</b> Default Value: 0000000h Access: RO Reserved
	0	<b>POST PENDING PAGE REQUEST</b> Default Value: 0h Access: WO Post Pending Page Request



## PPRO

PPRO - PPRO				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	124820h			
GT uses this register to post Page Request Queue overflow faults				
DWord	Bit	Description		
0	31:1	<b>RESERVED</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>0000000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	0000000h
Default Value:	0000000h			
Access:	RO			
0	0	<b>POST PAGE REQUEST OVERFLOW FAULT</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>WO</td> </tr> </table> Post Page Request overflow fault	Default Value:	0h
Default Value:	0h			
Access:	WO			



## PRE\_CSC\_GAMC\_DATA

PRE_CSC_GAMC_DATA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	4A488h-4A48Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	4AC88h-4AC8Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	4B488h-4B48Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	4BC88h-4BC8Bh
Name:	Pipe Pre CSC Gamma Data
ShortName:	PRE_CSC_GAMC_DATA_D
Valid Projects:	
Power:	PG2
Reset:	soft
Description	
<p>PRE_CSC_GAMC_INDEX and PRE_CSC_GAMC_DATA registers are used to program the values that determine the characteristics of the gamma correction for the pipe pixel data before Color Space Conversion. Additional gamma correction can be done after the Color Space Conversion Gamma if desired.</p> <p>The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there are extended gamma entry reference</p>	



## PRE\_CSC\_GAMC\_DATA

points. All input values are clamped to the greater than -7.0 and less than 7.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 33 gamma entries to create the result value. The first 32 entries are stored as 16 bits per color in an unsigned 0.16 format with 0 integer and 16 fractional. The 33<sup>rd</sup>, 34<sup>th</sup> and 35<sup>th</sup> entries are stored as 19 bits per color in an unsigned 3.16 format with 3 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 33<sup>rd</sup> and 34<sup>th</sup> gamma entries to create the result value.

For input values greater than or equal to 3.0 and less than 7.0, the input value is used to linearly interpolate between the 34<sup>th</sup> and 35<sup>th</sup> gamma entries to create the result value.

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Pre-CSC Gamma correction gets enabled or disabled based on the "Pipe CSC Enable" bit in the PLANE\_COLOR\_CTL register. The same set of values is used for gamma correction of the red, blue and green channels.

See Pipe Gamma for an example gamma curve diagram.

### Programming Notes

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 7.0. For inputs of 0 to 1.0, multiply the input value by 32 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 34<sup>th</sup> gamma entry. For inputs greater than 3.0 and less than or equal to 7.0, store the result for an input of 7.0 in the 35<sup>th</sup> gamma entry.

Recommended sRGB degamma programming for a 8-bit port output:

Index	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	
Values	0	9	1	2	3	5	7	A	D	10	14	18	1D	23	29	2F	36	3E	46	4F	59	63	6E	79	85	92	A0	AE	BD	CC	DD	EE	10	
	F	5	5	A	6	8	0	0	0	76	5F	C8	B3	25	22	AE	CB	7E	CA	B1	38	61	2E	A4	C4	92	0F	3F	25	C2	19	2D	00	
	3	3	3	C	5	3	C		6																									0

### Restriction

The gamma curve must be flat or increasing, never decreasing. The gamma correction registers should only be updated when the plane is off, otherwise screen artifacts may show temporarily.

DWord	Bit	Description
0	31:19	<b>Reserved</b>
		Format: <span style="float: right;">MBZ</span>
	18:0	<b>Gamma Value</b>
		Default Value: <span style="float: right;">000000000000000000b</span> Format: <span style="float: right;">U3.16</span>



## PRE\_CSC\_GAMC\_INDEX

PRE_CSC_GAMC_INDEX		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	4A484h-4A487h	
Name:	Pipe Pre CSC Gamma Index	
ShortName:	PRE_CSC_GAMC_INDEX_A	
Valid Projects:		
Power:	PG1	
Reset:	soft	
Address:	4AC84h-4AC87h	
Name:	Pipe Pre CSC Gamma Index	
ShortName:	PRE_CSC_GAMC_INDEX_B	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	4B484h-4B487h	
Name:	Pipe Pre CSC Gamma Index	
ShortName:	PRE_CSC_GAMC_INDEX_C	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	4BC84h-4BC87h	
Name:	Pipe Pre CSC Gamma Index	
ShortName:	PRE_CSC_GAMC_INDEX_D	
Valid Projects:		
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:11	<b>Reserved</b>
		Format: MBZ
	10	<b>Index Auto Increment</b> This field enables the index auto increment.



<b>PRE_CSC_GAMC_INDEX</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	No Increment	Do not automatically increment the index value.
	1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.
9:6	<b>Reserved</b>		
	Format:		MBZ
5:0	<b>Index Value</b>		
	Access:	Write/Read Status	
	<p>This index controls access to the array of pipe pre color space conversion gamma values. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set.</p> <p>When automatically incrementing, the index will roll over to 0 after writing or reading the entire allowed range.</p> <p>While in auto increment mode, after performing reads or writes to only part of the range, the auto increment bit must be cleared before resetting the index value.</p>		
	<b>Value</b>	<b>Name</b>	
	[0,34]		



## Predicate Rendering Data Result

MI_PREDICATE_RESULT - Predicate Rendering Data Result		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	32	
Address:	02418h-0241Bh	
Name:	Predicate Rendering Data Result	
ShortName:	MI_PREDICATE_RESULT_RCSUNIT_BE	
Address:	18418h-1841Bh	
Name:	Predicate Rendering Data Result	
ShortName:	MI_PREDICATE_RESULT_POCSUNIT_BE	
<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0	31:1	<b>Reserved</b> Format: PBC
	0	<b>MI_PREDICATE_RESULT</b> This bit is the result of the last MI_PREDICATE.



## Predicate Rendering Data Result 1

<b>MI_PREDICATE_RESULT_1 - Predicate Rendering Data Result 1</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0241Ch-0241Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_RCSUNIT
Address:	1841Ch-1841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_POCSUNIT
Address:	2241Ch-2241Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_BCSUNIT
Address:	1C041Ch-1C041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT0
Address:	1C441Ch-1C441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT1
Address:	1C841Ch-1C841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT0
Address:	1D041Ch-1D041Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT2
Address:	1D441Ch-1D441Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT3
Address:	1D841Ch-1D841Fh
Name:	Predicate Rendering Data Result 1
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT1
Address:	1E041Ch-1E041Fh





## MI\_PREDICATE\_RESULT\_1 - Predicate Rendering Data Result 1

Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT4		
Address:	1E441Ch-1E441Fh		
Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT5		
Address:	1E841Ch-1E841Fh		
Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT2		
Address:	1F041Ch-1F041Fh		
Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT6		
Address:	1F441Ch-1F441Fh		
Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VCSUNIT7		
Address:	1F841Ch-1F841Fh		
Name:	Predicate Rendering Data Result 1		
ShortName:	MI_PREDICATE_RESULT_1_VECSUNIT3		
	<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:1	<b>Reserved</b>	
		Format:	PBC
	0	<b>MI_PREDICATE_RESULT_1</b> This bit is used to predicate MI_BATCH_BUFFER_START commands in the RCS command stream. Usage Model: MI_MATH command will be used to do some ALU operations over GPR followed by a MI_LOAD_REGISTER_REGISTER to move the result from GPR to MI_PREDICATE_RESULT_1.	



## Predicate Rendering Data Result 2

<b>MI_PREDICATE_RESULT_2 - Predicate Rendering Data Result 2</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	023BCh-023BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_RCSUNIT
Address:	183BCh-183BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_POCSUNIT
Valid Projects:	
Address:	223BCh-223BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_BCSUNIT
Valid Projects:	
Address:	1C03BCh-1C03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT0
Valid Projects:	
Address:	1C43BCh-1C43BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT1
Valid Projects:	
Address:	1C83BCh-1C83BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VECSUNIT0
Valid Projects:	
Address:	1D03BCh-1D03BFh
Name:	Predicate Rendering Data Result 2
ShortName:	MI_PREDICATE_RESULT_2_VCSUNIT2
Valid Projects:	
Address:	1D43BCh-1D43BFh
Name:	Predicate Rendering Data Result 2



## MI\_PREDICATE\_RESULT\_2 - Predicate Rendering Data Result 2

ShortName: MI_PREDICATE_RESULT_2_VCSUNIT3							
Valid Projects:							
Address: 1D83BCh-1D83BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VECSUNIT1							
Valid Projects:							
Address: 1E03BCh-1E03BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VCSUNIT4							
Valid Projects:							
Address: 1E43BCh-1E43BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VCSUNIT5							
Valid Projects:							
Address: 1E83BCh-1E83BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VECSUNIT2							
Valid Projects:							
Address: 1F03BCh-1F03BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VCSUNIT6							
Valid Projects:							
Address: 1F43BCh-1F43BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VCSUNIT7							
Valid Projects:							
Address: 1F83BCh-1F83BFh							
Name: Predicate Rendering Data Result 2							
ShortName: MI_PREDICATE_RESULT_2_VECSUNIT3							
Valid Projects:							
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;"><a href="#">_Custom_GTIReset</a></td> <td style="width: 33%;"><a href="#">_Custom_GTIAccessProtection</a></td> <td style="width: 33%;"><a href="#">_Custom_GTIStorage</a></td> </tr> <tr> <td>Unspecified</td> <td>Unspecified</td> <td>Unspecified</td> </tr> </table>		<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	Unspecified	Unspecified	Unspecified
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>					
Unspecified	Unspecified	Unspecified					
<b>DWord</b>	<b>Bit</b>	<b>Description</b>					
0	31:1	<b>Reserved</b>					
		Format: <span style="border: 1px solid black; padding: 2px;">MBZ</span>					



## MI\_PREDICATE\_RESULT\_2 - Predicate Rendering Data Result 2

	0	<b>MI_PREDICATE_RESULT_2</b>		
		This bit must be loaded with by SW based on GT mode of operation. This register must be loaded appropriately before using MI_SET_PREDICATE command.		
		Value	Name	Description
		0h	<b>[Default]</b>	Indicates GT2 mode and lower slice is disabled.
		1h		Indicates GT3 mode and lower slice is enabled.



## Predicate Rendering Data Storage

<b>MI_PREDICATE_DATA - Predicate Rendering Data Storage</b>								
Register Space:	MMIO: 0/2/0							
Source:	RenderCS							
Access:	R/W							
Size (in bits):	64							
Address:	02410h-02417h							
Name:	Predicate Rendering Data Storage							
ShortName:	MI_PREDICATE_DATA_RCSUNIT_BE							
Address:	18410h-18417h							
Name:	Predicate Rendering Data Storage							
ShortName:	MI_PREDICATE_DATA_POCSUNIT_BE							
<table border="1"><thead><tr><th><b>_Custom_GTIReset</b></th><th><b>_Custom_GTIAccessProtection</b></th><th><b>_Custom_GTISStorage</b></th></tr></thead><tbody><tr><td>Unspecified</td><td>Unspecified</td><td>Unspecified</td></tr></tbody></table>			<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>	Unspecified	Unspecified	Unspecified
<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>						
Unspecified	Unspecified	Unspecified						
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	63:32	<b>MI_PREDICATE_DATA_UDW</b> This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.						
	31:0	<b>MI_PREDICATE_DATA_LDW</b> This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.						



## Predicate Rendering Temporary Register0

<b>MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0</b>								
Register Space:	MMIO: 0/2/0							
Source:	RenderCS							
Access:	R/W							
Size (in bits):	64							
Address:	02400h-02407h							
Name:	Predicate Rendering Temporary Register0							
ShortName:	MI_PREDICATE_SRC0_RCSUNIT_BE							
Address:	18400h-18407h							
Name:	Predicate Rendering Temporary Register0							
ShortName:	MI_PREDICATE_SRC0_POCSUNIT_BE							
<table border="1"> <thead> <tr> <th><a href="#">_Custom_GTIReset</a></th> <th><a href="#">_Custom_GTIAccessProtection</a></th> <th><a href="#">_Custom_GTISStorage</a></th> </tr> </thead> <tbody> <tr> <td>Unspecified</td> <td>Unspecified</td> <td>Unspecified</td> </tr> </tbody> </table>			<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>	Unspecified	Unspecified	Unspecified
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>						
Unspecified	Unspecified	Unspecified						
DWord	Bit	Description						
0	63:0	<b>MI_PREDICATE_SRC0</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.						



## Predicate Rendering Temporary Register1

<b>MI_PREDICATE_SRC1 - Predicate Rendering Temporary Register1</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Address:	02408h-0240Fh	
Name:	Predicate Rendering Temporary Register1	
ShortName:	MI_PREDICATE_SRC1_RCSUNIT_BE	
Address:	18408h-1840Fh	
Name:	Predicate Rendering Temporary Register1	
ShortName:	MI_PREDICATE_SRC1_POCSUNIT_BE	
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0	63:0	<b>MI_PREDICATE_SRC1</b> This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



## Preemption Hint

<b>PREEMPTION_HINT - Preemption Hint</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	024BCh-024BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_RCSUNIT
Address:	184BCh-184BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_POCSUNIT
Address:	224BCh-224BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_BCSUNIT
Address:	1C04BCh-1C04BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT0
Address:	1C44BCh-1C44BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT1
Address:	1C84BCh-1C84BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VECSUNIT0
Address:	1D04BCh-1D04BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT2
Address:	1D44BCh-1D44BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT3
Address:	1D84BCh-1D84BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VECSUNIT1
Address:	1E04BCh-1E04BFh
Name:	Preemption Hint





## PREEMPTION\_HINT - Preemption Hint

ShortName:	PREEMPTION_HINT_VCSUNIT4
Address:	1E44BCh-1E44BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT5
Address:	1E84BCh-1E84BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VECSUNIT2
Address:	1F04BCh-1F04BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT6
Address:	1F44BCh-1F44BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VCSUNIT7
Address:	1F84BCh-1F84BFh
Name:	Preemption Hint
ShortName:	PREEMPTION_HINT_VECSUNIT3

  

Description	Source
<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to either MI_ARB_CHECK called Preemption Hint Address. When Preemption Hint Address is enabled, RCS will honor UHPTR only on parsing MI_ARB_CHK at Preemption Hint Address.</p>	
<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation</p> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• MI_WAIT_FOR_EVENT</li> <li>• MI_SEMAPHORE_WAIT</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul>	RenderCS



## PREEMPTION\_HINT - Preemption Hint

<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation</p> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• MI_SEMAPHORE_WAIT</li> <li>• 3D_PRIMITIVE</li> <li>• 3DSTATE_PTBR_TILE_PASS_INFO</li> </ul>	PositionCS
<p>This register contains the Head pointer offset into the Ring Buffer or the Dword aligned Graphics address into the Batch Buffer corresponding to the below listed commands in execlist mode of operation</p> <ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• MI_WAIT_FOR_EVENT</li> <li>• MI_SEMAPHORE_WAIT</li> </ul>	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS

### Programming Notes

**Programming Restriction:**

**Ring Buffer Mode Of Scheduling:** This register must NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI\_ARB\_CHECK in command stream. Programmer has to ensure that RCS Preemption Hint register gets programmed before UHPTR is programmed and well before RCS crosses the corresponding execution point. Preemption hint for both RingBuffer and Batch Buffer can't be enabled simultaneously.

This register must NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of preemption to match behavioral functional models.

User must ensure the Preempted Hint Address programmed matches either Ring Head Offset or Batch Buffer Graphics Virtual Address and not both of them.

User must also ensure the Preempted Hint Address[19:0] programmed matches either Ring Head Offset[19:0] or Batch Buffer Graphics Virtual Address[19:0] and not both of them.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description				
0	31:2	<p><b>Preempted Hint Address</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 30%;">Format:</td> <td>U30</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field contains the Head offset in to the Ring Buffer when Preemption Hint is set to Ring Buffer and Dword aligned Graphics Address in to the batch buffer when Preemption Hint is set to Batch Buffer.</p>	Format:	U30	Format:	GraphicsAddress[31:2]
Format:	U30					
Format:	GraphicsAddress[31:2]					



## PREEMPTION\_HINT - Preemption Hint

PREEMPTION_HINT - Preemption Hint				
	1	<b>Batch Buffer Preemption Hint</b>		
		Value	Name	Description
		0h	Disabled	Preemption hint is disabled in batch buffer.
	1h	Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Batch Buffer.	
	0	<b>Ring Preemption Hint</b>		
		Value	Name	Description
		0h	Disable	Preemption hint is disabled in ring buffer.
1h		Enabled	Preemption hint is enabled in ring buffer and preemption hint address corresponds to the instruction in Ring Buffer.	



## Preemption Hint Upper DWord

<b>PREEMPTION_HINT_UDW - Preemption Hint Upper DWord</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	024C8h-024CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_RCSUNIT
Address:	184C8h-184CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_POCSUNIT
Address:	224C8h-224CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_BCSUNIT
Address:	1C04C8h-1C04CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT0
Address:	1C44C8h-1C44CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT1
Address:	1C84C8h-1C84CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VECSUNIT0
Address:	1D04C8h-1D04CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT2
Address:	1D44C8h-1D44CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT3
Address:	1D84C8h-1D84CBh
Name:	Preemption Hint Upper DWord
ShortName:	PREEMPTION_HINT_UDW_VECSUNIT1
Address:	1E04C8h-1E04CBh
Name:	Preemption Hint Upper DWord



## PREEMPTION\_HINT\_UDW - Preemption Hint Upper DWord

ShortName:	PREEMPTION_HINT_UDW_VCSUNIT4		
Address:	1E44C8h-1E44CBh		
Name:	Preemption Hint Upper DWord		
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT5		
Address:	1E84C8h-1E84CBh		
Name:	Preemption Hint Upper DWord		
ShortName:	PREEMPTION_HINT_UDW_VECSUNIT2		
Address:	1F04C8h-1F04CBh		
Name:	Preemption Hint Upper DWord		
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT6		
Address:	1F44C8h-1F44CBh		
Name:	Preemption Hint Upper DWord		
ShortName:	PREEMPTION_HINT_UDW_VCSUNIT7		
Address:	1F84C8h-1F84CBh		
Name:	Preemption Hint Upper DWord		
ShortName:	PREEMPTION_HINT_UDW_VECSUNIT3		
<p>This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the Batch Buffer corresponding to MI_ARB_CHECK command called Preemption Hint Address.</p>			
<b>Programming Notes</b>			
<p>This register should NEVER be programmed in functional mode, this should be used only in validation mode to achieve deterministic behavior of UHPTR being sampled by a given MI_ARB_CHK in command stream.</p>			
<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>	
Unspecified	Unspecified	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:16	<b>Reserved</b>	
		Format:	MBZ
	15:0	<b>Preempted Hint Address Upper DWORD</b>	
		Format:	GraphicsAddress[47:32]



## Primitives Generated By VF

<b>IA_PRIMITIVES_COUNT - Primitives Generated By VF</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02318h-0231Fh	
Name:	Primitives Generated By VF	
ShortName:	IA_PRIMITIVES_COUNT_RCSUNIT_BE_GEOMETRY	
Address:	18318h-1831Fh	
Name:	Primitives Generated By VF	
ShortName:	IA_PRIMITIVES_COUNT_POCSUNIT_BE_GEOMETRY	
Address:	02318h-0231Fh	
Name:	Primitives Generated By VF	
ShortName:	IA_PRIMITIVES_COUNT_RCSUNIT_BE	
Address:	18318h-1831Fh	
Name:	Primitives Generated By VF	
ShortName:	IA_PRIMITIVES_COUNT_POCSUNIT_BE	
<p>This register stores the count of primitives generated by VF. This register is part of the context save and restore. More details about the precise event counted by this register are located <a href="#">here</a>.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISTorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0	63:32	<b>IA Primitives Count Report UDW</b> Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)
	31:0	<b>IA Primitives Count Report LDW</b> Total number of primitives output by the Vertex Fetch (IA) stage. This count is updated for every primitive output by the VF stage, as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)



## PRMRR\_BASE\_LSB

PRMRR_BASE_LSB - PRMRR_BASE_LSB						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	04CD8h					
<p>The PMRR range is used to protect Xucode memory from unauthorized reads and writes. This register controls the location of the PRMRR range by indicating its starting address. It functions in tandem with the PRMRR mask register.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:12	<b>RANGE_BASE</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field corresponds to bits 38:12 of the base address memory range which is allocated to EMRR memory.</p>	Default Value:	00000h	Access:	R/W
		Default Value:	00000h			
		Access:	R/W			
		11:4	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	00h	Access:
Default Value:	00h					
Access:	RO					
3	<b>CONFIGURED</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This bitfield is required to enable the PRMRR range</p>	Default Value:	0h	Access:	R/W	
	Default Value:	0h				
Access:	R/W					
2:0	<b>RESERVED</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	0h	Access:	RO	
	Default Value:	0h				
	Access:	RO				



## PRMRR\_BASE\_MSB

PRMRR_BASE_MSB - PRMRR_BASE_MSB						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	04CDCh					
<p>The PMRR range is used to protect Xocode memory from unauthorized reads and writes. This register controls the location of the PRMRR range by indicating its starting address. It functions in tandem with the PRMRR mask register.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:0	<p><b>RANGE_BASE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field corresponds to bits 63:32 of the base address memory range which is allocated to EMRR memory.</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					





## PRMRR\_MASK\_LSB

DWord		Bit	Description																																															
<b>PRMRR_MASK_LSB - PRMRR_MASK_LSB</b>																																																		
Register Space:		MMIO: 0/2/0																																																
Source:		BSpec																																																
Size (in bits):		32																																																
Address:		04CE0h																																																
<p>This register controls the size of the PRMRR range by indicating which address bits must match the PRMRR base register value.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>																																																		
		<a href="#">_Custom_SaiPolicy []</a> Unspecified																																																
		<table border="1"> <thead> <tr> <th>DWord</th> <th>Bit</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td rowspan="6">0</td> <td rowspan="3">31:12</td> <td><b>RANGE_MASK</b></td> </tr> <tr> <td>Default Value:</td> <td>00000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.</td> </tr> <tr> <td rowspan="3">11</td> <td><b>RANGE_EN</b></td> </tr> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Indicates whether the EMRR range is enabled and valid.</td> </tr> <tr> <td rowspan="3">10</td> <td><b>SPARE</b></td> </tr> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This was lock bit.</td> </tr> <tr> <td rowspan="3">9</td> <td><b>IWB_EN</b></td> </tr> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">Implicit Writeback enable. Used by the System agent with memory tracing.</td> </tr> <tr> <td>8</td> <td><b>Reserved</b></td> <td></td> </tr> <tr> <td rowspan="4">7:0</td> <td><b>RESERVED</b></td> </tr> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved</td> </tr> </tbody> </table>		DWord	Bit	Description	0	31:12	<b>RANGE_MASK</b>	Default Value:	00000h	Access:	R/W	This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.		11	<b>RANGE_EN</b>	Default Value:	0b	Access:	R/W	Indicates whether the EMRR range is enabled and valid.		10	<b>SPARE</b>	Default Value:	0b	Access:	R/W	This was lock bit.		9	<b>IWB_EN</b>	Default Value:	0b	Access:	R/W	Implicit Writeback enable. Used by the System agent with memory tracing.		8	<b>Reserved</b>		7:0	<b>RESERVED</b>	Default Value:	00h	Access:	RO	Reserved	
DWord	Bit	Description																																																
0	31:12	<b>RANGE_MASK</b>																																																
		Default Value:	00000h																																															
		Access:	R/W																																															
	This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.																																																	
	11	<b>RANGE_EN</b>																																																
		Default Value:	0b																																															
Access:		R/W																																																
Indicates whether the EMRR range is enabled and valid.																																																		
10	<b>SPARE</b>																																																	
	Default Value:	0b																																																
	Access:	R/W																																																
This was lock bit.																																																		
9	<b>IWB_EN</b>																																																	
	Default Value:	0b																																																
	Access:	R/W																																																
Implicit Writeback enable. Used by the System agent with memory tracing.																																																		
8	<b>Reserved</b>																																																	
7:0	<b>RESERVED</b>																																																	
	Default Value:	00h																																																
	Access:	RO																																																
	Reserved																																																	



## PRMRR\_MASK\_MSB

PRMRR_MASK_MSB - PRMRR_MASK_MSB						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	04CE4h					
<p>This register controls the size of the PRMRR range by indicating which address bits must match the PRMRR base register value.</p> <p>This register is a LOCAL CR register and not an MMIO register</p>						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:0	<p><b>RANGE_MASK</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.</p>	Default Value:	00h	Access:	R/W
Default Value:	00h					
Access:	R/W					



## PS\_ADAPTIVE\_CTRL

PS_ADAPTIVE_CTRL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of horizontal blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	681A8h-681ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	681ACh-681AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	682A8h-682ABh
Name:	PS Adaptive Control Set 0 1
ShortName:	PS_ADAPTIVE_CTRL_SET_0_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	682ACh-682AFh
Name:	PS Adaptive Control Set 1 1
ShortName:	PS_ADAPTIVE_CTRL_SET_1_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	689A8h-689ABh
Name:	PS Adaptive Control Set 0 1



## PS\_ADAPTIVE\_CTRL

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 689ACh-689AFh  
Name: PS Adaptive Control Set 1 1  
ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 68AA8h-68AABh  
Name: PS Adaptive Control Set 0 1  
ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 68AACh-68AAFh  
Name: PS Adaptive Control Set 1 1  
ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 691A8h-691ABh  
Name: PS Adaptive Control Set 0 1  
ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_1\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 691ACh-691AFh  
Name: PS Adaptive Control Set 1 1  
ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_1\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 692A8h-692ABh  
Name: PS Adaptive Control Set 0 1



## PS\_ADAPTIVE\_CTRL

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_2\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 692ACh-692AFh

Name: PS Adaptive Control Set 1 1

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_2\_C

Valid Projects:

Power: PG2

Reset: soft

Address: 699A8h-699ABh

Name: PS Adaptive Control Set 0 1

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_1\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 699ACh-699AFh

Name: PS Adaptive Control Set 1 1

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_1\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 69AA8h-69AABh

Name: PS Adaptive Control Set 0 1

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_0\_2\_D

Valid Projects:

Power: PG2

Reset: soft

Address: 69AACh-69AAFh

Name: PS Adaptive Control Set 1 1

ShortName: PS\_ADAPTIVE\_CTRL\_SET\_1\_2\_D

Valid Projects:

Power: PG2

Reset: soft

**Programming Notes**



## PS\_ADAPTIVE\_CTRL

Recommended threshold programming:  
 Threshold 1: 1Eh  
 Threshold 2: 2Dh  
 Threshold 3: 3Ch

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of horizontal blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description		
0	31:24	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	23:16	<b>Threshold 3</b> This field specifies the third threshold value used in adaptive filtering.		
	15:8	<b>Threshold 2</b> This field specifies the second threshold value used in adaptive filtering.		
	7:0	<b>Threshold 1</b> This field specifies the first threshold value used in adaptive filtering.		



## PS\_COEF\_DATA

PS_COEF_DATA	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of horizontal blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	6819Ch-6819Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	681A4h-681A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6829Ch-6829Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	682A4h-682A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6899Ch-6899Fh
Name:	PS Coefficient Set 0 Data 1



## PS\_COEF\_DATA

ShortName: PS\_COEF\_SET\_0\_DATA\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 689A4h-689A7h  
Name: PS Coefficient Set 1 Data 1  
ShortName: PS\_COEF\_SET\_1\_DATA\_1\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 68A9Ch-68A9Fh  
Name: PS Coefficient Set 0 Data 1  
ShortName: PS\_COEF\_SET\_0\_DATA\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 68AA4h-68AA7h  
Name: PS Coefficient Set 1 Data 1  
ShortName: PS\_COEF\_SET\_1\_DATA\_2\_B  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 6919Ch-6919Fh  
Name: PS Coefficient Set 0 Data 1  
ShortName: PS\_COEF\_SET\_0\_DATA\_1\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 691A4h-691A7h  
Name: PS Coefficient Set 1 Data 1  
ShortName: PS\_COEF\_SET\_1\_DATA\_1\_C  
Valid Projects:  
Power: PG2  
Reset: soft

Address: 6929Ch-6929Fh  
Name: PS Coefficient Set 0 Data 1





<b>PS_COEF_DATA</b>	
ShortName:	PS_COEF_SET_0_DATA_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	692A4h-692A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	6999Ch-6999Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_1_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	699A4h-699A7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_1_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	69A9Ch-69A9Fh
Name:	PS Coefficient Set 0 Data 1
ShortName:	PS_COEF_SET_0_DATA_2_D
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	69AA4h-69AA7h
Name:	PS Coefficient Set 1 Data 1
ShortName:	PS_COEF_SET_1_DATA_2_D
Valid Projects:	
Power:	PG2
Reset:	soft
These are the coefficient values for scaler. The scaler coefficient Index indicates the coefficients array location to be accessed through this register.	



## PS\_COEF\_DATA

The contents of the coefficient array is uninitialized until Software loads the array (i.e. the array is not resettable). Use of the coefficient array or reading from the coefficient array before Software has initialized it will result in non-deterministic behavior or read back data.

### Restriction

This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>	<b><u>_Custom_Display_DoubleBufferArmedBy</u></b>
Start of horizontal blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description		
0	31:16	<b>Coefficient2</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td> <td><b>SCALER_COEFFICIENT_FORMAT</b></td> </tr> </table> Specifies the value for the second coefficient stored in this dword.	Format:	<b>SCALER_COEFFICIENT_FORMAT</b>
	Format:	<b>SCALER_COEFFICIENT_FORMAT</b>		
15:0	<b>Coefficient1</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td> <td><b>SCALER_COEFFICIENT_FORMAT</b></td> </tr> </table> Specifies the value for the first coefficient stored in this dword.	Format:	<b>SCALER_COEFFICIENT_FORMAT</b>	
Format:	<b>SCALER_COEFFICIENT_FORMAT</b>			



## PS\_COEF\_INDEX

PS_COEF_INDEX	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	68198h-6819Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	681A0h-681A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_1_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	68298h-6829Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	682A0h-682A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_2_A
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	68998h-6899Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_1_B
Valid Projects:	
Power:	PG2



## PS\_COEF\_INDEX

Reset:	soft
Address:	689A0h-689A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_1_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	68A98h-68A9Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_2_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	68AA0h-68AA3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_2_B
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	69198h-6919Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_1_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	691A0h-691A3h
Name:	PS Coefficient Set 1 Index 1
ShortName:	PS_COEF_SET_1_INDEX_1_C
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	69298h-6929Bh
Name:	PS Coefficient Set 0 Index 1
ShortName:	PS_COEF_SET_0_INDEX_2_C
Valid Projects:	
Power:	PG2



<b>PS_COEF_INDEX</b>		
Reset:	soft	
Address:	692A0h-692A3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_2_C	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	69998h-6999Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_1_D	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	699A0h-699A3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_1_D	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	69A98h-69A9Bh	
Name:	PS Coefficient Set 0 Index 1	
ShortName:	PS_COEF_SET_0_INDEX_2_D	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	69AA0h-69AA3h	
Name:	PS Coefficient Set 1 Index 1	
ShortName:	PS_COEF_SET_1_INDEX_2_D	
Valid Projects:		
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:11	<b>Reserved</b>
		Format: MBZ
	10	<b>Index Auto Increment</b>
		Access: R/W



## PS\_COEF\_INDEX

This field enables the index auto increment.		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0b	No Increment	Do not automatically increment the index value.
1b	Auto Increment <b>[Default]</b>	Increment the index value with each read or write to the data register.
9:6	<b>Reserved</b>	
	Format:	MBZ
5:0	<b>Index Value</b>	
	Access:	R/W
This index controls access to the array of scaler coefficient values.		
	<b>Value</b>	<b>Name</b>
	[0,59]	



## PS\_CTRL

PS_CTRL	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	68180h-68183h
Name:	PS Control 1
ShortName:	PS_CTRL_1_A
Power:	PG1
Reset:	soft
Address:	68280h-68283h
Name:	PS Control 1
ShortName:	PS_CTRL_2_A
Power:	PG1
Reset:	soft
Address:	68980h-68983h
Name:	PS Control 1
ShortName:	PS_CTRL_1_B
Power:	PG2
Reset:	soft
Address:	68A80h-68A83h
Name:	PS Control 1
ShortName:	PS_CTRL_2_B
Power:	PG2
Reset:	soft
Address:	69180h-69183h
Name:	PS Control 1
ShortName:	PS_CTRL_1_C
Power:	PG2
Reset:	soft
Address:	69280h-69283h



## PS\_CTRL

Name: PS Control 1  
ShortName: PS\_CTRL\_2\_C  
Power: PG2  
Reset: soft

Address: 69980h-69983h  
Name: PS Control 1  
ShortName: PS\_CTRL\_1\_D  
Power: PG2  
Reset: soft

Address: 69A80h-69A83h  
Name: PS Control 1  
ShortName: PS\_CTRL\_2\_D  
Power: PG2  
Reset: soft

### Description

The pipe scalers are used to scale the output of a display pipe or of a display plane. All pipes have two scalers each.

The scaler preserves 8 bits of alpha and 10 bits of each color channel for plane scaling and 12 bits of each color channel for pipe scaling.

The scalers can be assigned to any plane (except cursor) output or the output of the display pipe (after blending and color correction, before dithering and color clamping).

Downscale usages have scale factor restrictions:

- All scaler modes support a downscale factor of less than 3.0 in each direction.
- Pipe YUV 420 encoding for port output supports Y downscale factor of less than 1.5 in each direction.

The scalers support horizontal source sizes up to 5120 and vertical source sizes up to 4096.

### Programming Notes

The scalers must not be enabled when the horizontal source sizes are greater than 5120 and the vertical sizes greater than 4320.

Driver is responsible for making sure all the plane, pipe, and scaler size registers are programmed appropriately and gets applied atomically to the same frame since hardware does not ensure an atomic update of plane, scaler, and pipe source size registers.

When scaling a pipe, the scaler window size and position must fit within the pipe active size. If there is a seam present (i.e. PIPE\_SEAM\_EXCESS is non-zero), then the pipe's horizontal active size that the scaler sees is the horizontal active size defined within the TRANS\_HTOTAL register plus the amount(s) specified within the PIPE\_SEAM\_EXCESS.

Pipe Horizontal Active = Horizontal Active + Left Excess Amount + Right Excess Amount

Refer to 'YUV 420 Support' page for scaler restrictions with YUV 420 pipe output.





## PS\_CTRL

### Restriction

Down scaling (scaler input size is larger than scaler window size) can reduce the maximum supported pixel rate for a pipe as well as increase the watermark and data buffer requirements. Refer to the Display Resolution Support page and Watermark Calculations page for detailed calculations.

Scaler 1 and 2 must not be both scaling the same plane output.

When scaling a pipe, the scaler window size and position must fit within the pipe active size.

When scaling a plane, the plane position must be programmed to 0 and the scaler window size and position must fit within the pipe source size.

When scaling is enabled, the scaler input width should be a minimum of 8 pixels and the height should be minimum of 8 scanlines.

When the plane scaling is used with YUV 420 planar formats, the height should be a minimum of 16 scanlines.

When using down scaling (scaler input size is larger than scaler output size) the maximum supported pixel rate will be reduced by the down scale amount.

<u>_Custom_Display_DoubleBufferUpdatePoint</u>	<u>_Custom_Display_DoubleBufferArmedBy</u>
Start of vertical blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description										
0	31	<p><b>Enable Scaler</b> This field enables the scaler.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable				
Value	Name											
0b	Disable											
1b	Enable											
	30	<b>Reserved</b>										
	29	<p><b>Scaler Mode</b></p> <table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">The Planar mode must be used when non-HDR capable planes are using YUV 420 planar surface formats. In this configuration, the scaler takes care of both the chroma upsampling and scaling. The Planar mode must not be used for the HDR capable planes. They have dedicated chroma upsamplers and only use the scaler in Normal mode for scaling.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Normal</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Planar</td> </tr> </tbody> </table>	Description		The Planar mode must be used when non-HDR capable planes are using YUV 420 planar surface formats. In this configuration, the scaler takes care of both the chroma upsampling and scaling. The Planar mode must not be used for the HDR capable planes. They have dedicated chroma upsamplers and only use the scaler in Normal mode for scaling.		Value	Name	0b	Normal	1b	Planar
Description												
The Planar mode must be used when non-HDR capable planes are using YUV 420 planar surface formats. In this configuration, the scaler takes care of both the chroma upsampling and scaling. The Planar mode must not be used for the HDR capable planes. They have dedicated chroma upsamplers and only use the scaler in Normal mode for scaling.												
Value	Name											
0b	Normal											
1b	Planar											
	28	<p><b>Adaptive Filtering</b> This field enables the scaler adaptive vertical and horizontal filtering. When adaptive filtering is enabled, the adaptive threshold values must be programmed in the PS_ADAPTIVE_CTRL register and the Filter Set Select bits should be programmed.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Value	Name	0h	Disable						
Value	Name											
0h	Disable											



## PS\_CTRL

	1h	Enable																		
27:25	<p><b>Scaler Binding</b></p> <p>This field selects the where the scaling operation is done. When scaling a pipe, the pipe source size specifies the input size to the scaler. When scaling a plane, the PLANE_SIZE specifies the input size to the scaler. Any border around a scaled plane window will become transparent at the plane blender.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr><td>000b</td><td>Pipe Scaler</td></tr> <tr><td>001b</td><td>Plane 1 Scaler</td></tr> <tr><td>010b</td><td>Plane 2 Scaler</td></tr> <tr><td>011b</td><td>Plane 3 Scaler</td></tr> <tr><td>100b</td><td>Plane 4 Scaler</td></tr> <tr><td>101b</td><td>Plane 5 Scaler</td></tr> <tr><td>110b</td><td>Plane 6 Scaler</td></tr> <tr><td>111b</td><td>Plane 7 Scaler</td></tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>When plane scaling is enabled on planes 1 through 3, make sure that the <i>PLANE_CUS_CTL.Plane Scaling Enabled</i> (bit 30) is programmed correctly.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>The scaler input size should be atleast 8 scanlines.            Plane/Pipe scaling is not compatible with interlaced fetch mode.            Plane up and down scaling is not compatible with keying. Keying can be enabled with 1:1 plane scaling.            Plane scaling is not compatible with the Indexed 8-bit, XR_BIAS, or any pixel values less than 0 or greater than 1.</p>		Value	Name	000b	Pipe Scaler	001b	Plane 1 Scaler	010b	Plane 2 Scaler	011b	Plane 3 Scaler	100b	Plane 4 Scaler	101b	Plane 5 Scaler	110b	Plane 6 Scaler	111b	Plane 7 Scaler
Value	Name																			
000b	Pipe Scaler																			
001b	Plane 1 Scaler																			
010b	Plane 2 Scaler																			
011b	Plane 3 Scaler																			
100b	Plane 4 Scaler																			
101b	Plane 5 Scaler																			
110b	Plane 6 Scaler																			
111b	Plane 7 Scaler																			
24:23	<p><b>FILTER SELECT</b></p> <p style="text-align: center;"><b>Description</b></p> <p>This field selects filter coefficients. The medium coefficients will provide an unfiltered image when the scale factor is 1:1.</p> <p>In the programmed mode, the filter coefficients must be programmed using the PS_COEF_INDEX and PS_COEF_DATA registers and the Filter Set Select bits should be programmed.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr><td>00b</td><td>Medium</td></tr> <tr><td>01b</td><td>Programmed</td></tr> <tr><td>10b</td><td>Edge Enhance</td></tr> </tbody> </table>		Value	Name	00b	Medium	01b	Programmed	10b	Edge Enhance										
Value	Name																			
00b	Medium																			
01b	Programmed																			
10b	Edge Enhance																			



<b>PS_CTRL</b>			
	11b	Bilinear	
22	<b>ADAPTIVE FILTER SELECT</b> This field selects the filter coefficients used for adaptive filtering. The field is ignored when adaptive filtering is not enabled.		
	<b>Value</b>	<b>Name</b>	
	0b	Medium	
	1b	Edge Enhance	
21	<b>Pipe Scaler Location</b> This field selects where the pipe scaling is done in the pipe.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	After Output CSC	This is a non-linear tap point
	1b	After CSC	This is a linear tap point
20	<b>Reserved</b>		
19	<b>Reserved</b>		
18	<b>Reserved</b>		
	Format:	MBZ	
17	<b>Reserved</b>		
16:10	<b>Reserved</b>		
	Format:	MBZ	
9	<b>Allow Double Buffer Update Disable</b> Access:		R/W
	This field controls whether double buffer updates are allowed to be disabled for this scaler. The DOUBLE_BUFFER_CTL register can be configured to globally disable double buffer updates for resources that allow them to be disabled		
	<b>Value</b>	<b>Name</b>	
	0b	Not Allowed	
	1b	Allowed <b>[Default]</b>	
8	<b>Reserved</b>		
7:5	<b>Scaler Binding Y</b> <div style="text-align: center;"><b>Description</b></div> This field selects where the planar YUV420 Y plane scaling operation is done. This field is ignored if planar YUV420 plane scaling is not used.  This field is used only for planes 4-7 when the plane scaler is used for chroma upsampling. Planes 1-3 must use the dedicated chroma up sampler (programmed in PLANE_CUS_CTL) for YUV 444 up conversion.		
	<b>Value</b>	<b>Name</b>	



## PS\_CTRL

	110b	Plane 6 Scaler
	111b	Plane 7 Scaler
<b>Restriction</b>		
The scaler input size should be at least 16 scanlines.		
4	<b>Y Vert Filter Set Sel</b> This field selects the programmed coefficient set and/or the adaptive threshold set used by the Y component vertical filter when filtering YUV planar formats. This field is ignored with other formats.	
	<b>Value</b>	<b>Name</b>
	0b	Set 0 <b>[Default]</b>
	1b	Set 1
3	<b>Y Horz Filter Set Sel</b> This field selects the programmed coefficient set and/or the adaptive threshold set used by the Y component horizontal filter when filtering YUV hybrid planar formats. This field is ignored with other formats.	
	<b>Value</b>	<b>Name</b>
	0b	Set 0 <b>[Default]</b>
	1b	Set 1
2	<b>UV Vert Filter Set Sel</b> This field selects the programmed coefficient set and/or the adaptive threshold set used by the UV component vertical filter when filtering YUV hybrid planar formats. With other formats, this field selects the coefficient set and/or the adaptive threshold set used by the vertical filter.	
	<b>Value</b>	<b>Name</b>
	0b	Set 0 <b>[Default]</b>
	1b	Set 1
1	<b>UV Horz Filter Set Sel</b> This field selects the programmed coefficient set and/or the adaptive threshold set used by the UV component horizontal filter when filtering YUV hybrid planar formats. With other formats, this field selects the coefficient set and/or the adaptive threshold set used by the horizontal filter.	
	<b>Value</b>	<b>Name</b>
	0b	Set 0 <b>[Default]</b>
	1b	Set 1
0	<b>Reserved</b>	
	Format:	MBZ



## PS\_ECC\_STAT

PS_ECC_STAT	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/WC
Size (in bits):	32
Address:	681D0h-681D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_A
Power:	PG1
Reset:	soft
Address:	682D0h-682D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_A
Power:	PG1
Reset:	soft
Address:	689D0h-689D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_B
Power:	PG2
Reset:	soft
Address:	68AD0h-68AD3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_B
Power:	PG2
Reset:	soft
Address:	691D0h-691D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_C
Power:	PG2
Reset:	soft
Address:	692D0h-692D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_C
Power:	PG2



## PS\_ECC\_STAT

Reset:	soft
Address:	699D0h-699D3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_1_D
Power:	PG2
Reset:	soft

Address:	69AD0h-69AD3h
Name:	PS ECC Status 1
ShortName:	PS_ECC_STAT_2_D
Power:	PG2
Reset:	soft

Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank. A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.

DWord	Bit	Description		
0	31:17	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td style="text-align: center;">MBZ</td></tr></table>		MBZ
		MBZ		
	16	<b>Double Error Detected</b>		
	15:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td style="text-align: center;">MBZ</td></tr></table>		MBZ
	MBZ			
0	<b>Single Error Detected</b>			



## PS\_HPHASE

PS_HPHASE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of horizontal blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	68194h-68197h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_A
Power:	PG1
Reset:	soft
Address:	68294h-68297h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_2_A
Power:	PG1
Reset:	soft
Address:	68994h-68997h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_B
Power:	PG2
Reset:	soft
Address:	68A94h-68A97h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_2_B
Power:	PG2
Reset:	soft
Address:	69194h-69197h
Name:	PS Horizontal Phase 1
ShortName:	PS_HPHASE_1_C
Power:	PG2
Reset:	soft



## PS\_HPHASE

Address: 69294h-69297h  
 Name: PS Horizontal Phase 1  
 ShortName: PS\_HPHASE\_2\_C  
 Power: PG2  
 Reset: soft

Address: 69994h-69997h  
 Name: PS Horizontal Phase 1  
 ShortName: PS\_HPHASE\_1\_D  
 Power: PG2  
 Reset: soft

Address: 69A94h-69A97h  
 Name: PS Horizontal Phase 1  
 ShortName: PS\_HPHASE\_2\_D  
 Power: PG2  
 Reset: soft

### Description

This register programs the scaler horizontal filtering initial phase. The initial phase within the -0.5 to 1.5 range is supported. Refer to PS\_VPHASE for programming details.

The programming of this register is ignored by the pipe scaler when the pipe is in the Full Blend YUV420 mode. The scaler hardware is responsible for calculating and applying the appropriate horizontal phase when encoding the YUV420 format.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of horizontal blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description			
0	31:30	<b>Y Initial HPhase Int</b> This field specifies the integer part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.			
	29:17	<b>Y Initial HPhase Frac</b> This field specifies the most significant 13 bits of the fractional part of the Y horizontal filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field should be programmed with the fractional portion of the initial phase multiplied by $2^{13}$ . This field is ignored for non-YUV420 pixel formats.			
	16	<b>Y Initial HPhase Trip</b> This field specifies whether the initial trip, that may occur while applying the initial phase, is used in Y horizontal filtering. This field is ignored for non-YUV420 pixel formats. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	1b
Value	Name				
1b	Enable				





## PS\_HPHASE

PS_HPHASE							
	<table border="1"><tr><td>0b</td><td>Disable</td></tr></table>	0b	Disable				
0b	Disable						
15:14	<b>UV or RGB Initial HPhase Int</b> This field specifies the integer part of the UV or RGB horizontal filtering initial phase.						
13:1	<b>UV or RGB Initial HPhase Frac</b> This field specifies the most significant 13 bits of the fractional part of the UV or RGB horizontal filtering initial phase. This field should be programmed with the fractional portion of the initial phase multiplied by $2^{13}$ .						
0	<b>UV or RGB Initial HPhase Trip</b> This field specifies whether the initial trip, that may occur while applying the initial phase, is used in UV or RGB horizontal filtering. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1b</td><td>Enable</td></tr><tr><td>0b</td><td>Disable</td></tr></tbody></table>	Value	Name	1b	Enable	0b	Disable
Value	Name						
1b	Enable						
0b	Disable						



## PS\_HSCALE

PS_HSCALE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	68190h-68193h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_A
Power:	PG1
Reset:	soft
Address:	68290h-68293h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_A
Power:	PG1
Reset:	soft
Address:	68990h-68993h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_B
Power:	PG2
Reset:	soft
Address:	68A90h-68A93h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_B
Power:	PG2
Reset:	soft
Address:	69190h-69193h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_1_C
Power:	PG2
Reset:	soft
Address:	69290h-69293h
Name:	PS Horizontal Scale 1
ShortName:	PS_HSCALE_2_C
Power:	PG2



<b>PS_HSCALE</b>				
Reset:	soft			
Address:	69990h-69993h			
Name:	PS Horizontal Scale 1			
ShortName:	PS_HSCALE_1_D			
Power:	PG2			
Reset:	soft			
Address:	69A90h-69A93h			
Name:	PS Horizontal Scale 1			
ShortName:	PS_HSCALE_2_D			
Power:	PG2			
Reset:	soft			
DWord	Bit	Description		
0	31:18	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	17:15	<b>HScale Int</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field gives the integer part of the horizontal scaling factor divided by the oversampling rate.  <math>HSCALE\_INT = \text{int}(\text{src width}/\text{dest width})</math></p>	Access:	RO
Access:	RO			
14:0	<b>HScale Frac</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">RO</td> </tr> </table> <p>This field gives the fractional part of the horizontal scaling factor divided by the oversampling rate.  <math>HSCALE\_FRAC = \text{int}(\frac{(\text{src width}/\text{dest width}) - HSCALE\_INT}{2^{15}} + 0.5)</math></p>	Access:	RO	
Access:	RO			



## PS\_PWR\_GATE

PS_PWR_GATE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	68160h-68163h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_A
Power:	PG1
Reset:	soft
Address:	68260h-68263h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_2_A
Power:	PG1
Reset:	soft
Address:	68960h-68963h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_B
Power:	PG2
Reset:	soft
Address:	68A60h-68A63h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_2_B
Power:	PG2
Reset:	soft
Address:	69160h-69163h
Name:	Power Gate Control 1
ShortName:	PS_PWR_GATE_1_C
Power:	PG2
Reset:	soft



## PS\_PWR\_GATE

Address: 69260h-69263h  
 Name: Power Gate Control 1  
 ShortName: PS\_PWR\_GATE\_2\_C  
 Power: PG2  
 Reset: soft

Address: 69960h-69963h  
 Name: Power Gate Control 1  
 ShortName: PS\_PWR\_GATE\_1\_D  
 Power: PG2  
 Reset: soft

Address: 69A60h-69A63h  
 Name: Power Gate Control 1  
 ShortName: PS\_PWR\_GATE\_2\_D  
 Power: PG2  
 Reset: soft

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description						
0	31	<b>Reserved</b>						
	30:6	<b>Reserved</b>						
		Format: <span style="float: right;">MBZ</span>						
	5	<b>Dynamic Pwr Gate Disable</b> Disables the dynamic power gate of unused EBB's when processing low resolution source images.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Do Not Disable <b>[Default]</b></td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Disable</td> </tr> </tbody> </table>	Value	Name	0b	Do Not Disable <b>[Default]</b>	1b	Disable
	Value	Name						
	0b	Do Not Disable <b>[Default]</b>						
1b	Disable							
4:3	<b>Reserved</b>							
2	<b>Reserved</b>							
	Format: <span style="float: right;">MBZ</span>							
1:0	<b>Reserved</b>							



## PS\_VPHASE

PS_VPHASE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	68188h-6818Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_A
Power:	PG1
Reset:	soft
Address:	68288h-6828Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_2_A
Power:	PG1
Reset:	soft
Address:	68988h-6898Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_B
Power:	PG2
Reset:	soft
Address:	68A88h-68A8Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_2_B
Power:	PG2
Reset:	soft
Address:	69188h-6918Bh
Name:	PS Vertical Phase 1
ShortName:	PS_VPHASE_1_C
Power:	PG2
Reset:	soft
Address:	69288h-6928Bh



## PS\_VPHASE

Name: PS Vertical Phase 1  
ShortName: PS\_VPHASE\_2\_C  
Power: PG2  
Reset: soft

Address: 69988h-6998Bh  
Name: PS Vertical Phase 1  
ShortName: PS\_VPHASE\_1\_D  
Power: PG2  
Reset: soft

Address: 69A88h-69A8Bh  
Name: PS Vertical Phase 1  
ShortName: PS\_VPHASE\_2\_D  
Power: PG2  
Reset: soft

### Description

This register programs the scaler vertical filtering initial phase. The programming of this register is ignored in the pipe scaler PF/ID fetch mode, and the pipe scaler is responsible for applying the appropriate vertical phase to the proper frame when interlacing.

The initial phase within the -0.5 to 1.5 range is supported.

Programming +ve initial phase:

- Initial Phase Trip = 1b
- Initial Phase Int = Desired Initial Phase Int
- Initial Phase Frac = Desired Initial Phase Frac

Programming -ve initial phase:

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 - Desired Initial Phase Frac

For example, -0.25 initial phase should be programmed as

- Initial Phase Trip = 0b
- Initial Phase Int = 00b
- Initial Phase Frac = 1 - 0.25 = 0.75

The following table shows phase programming for frequently used YUV420 to YUV444 chroma upsampling scenarios (chroma being filtered to the center of the pixel).



## PS\_VPHASE

YUV 420 Chroma Siting	H Phase	V Phase	Programmed H Initial Phase	Programmed H Initial Trip	Programmed V Initial Phase	Programmed V Initial Trip
Top Left	0.25	0.25	0.25	1	0.25	1
Bottom Right (MPEG-1)	-0.25	-0.25	0.75	0	0.75	0
Bottom Center (MPEG-2)	0	-0.25	0	0	0.75	0

The programming of this register is ignored by a pipe scaler when the pipe is in the Full Blend YUV420 mode. The scaler hardware is responsible for calculating and applying the appropriate vertical phase when encoding the YUV420 format.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description						
0	31:30	<b>Y Initial VPhase Int</b> This field specifies the integer part of the Y vertical filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field is ignored for non-YUV420 pixel formats.						
	29:17	<b>Y Initial VPhase Frac</b> This field specifies the most significant 13 bits of the fractional part of the Y vertical filtering initial phase when the scaler is operating on YUV420 hybrid planar formats. This field should be programmed with the fractional portion of the initial phase multiplied by $2^{13}$ . This field is ignored for non-YUV420 pixel formats.						
	16	<b>Y Initial VPhase Trip</b> This field specifies the whether the initial trip, that may occur while applying the initial phase, is used in Y vertical filtering. This field is ignored for non-YUV420 pixel formats. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>Used</td> </tr> <tr> <td>0b</td> <td>Not Used</td> </tr> </tbody> </table>	Value	Name	1b	Used	0b	Not Used
	Value	Name						
	1b	Used						
	0b	Not Used						
	15:14	<b>UV or RGB Initial VPhase Int</b> This field specifies the integer part of the UV or RGB vertical filtering initial phase.						
13:1	<b>UV or RGB Initial VPhase Frac</b> This field specifies the most significant 13 bits of the fractional part of the UV or RGB vertical filtering initial phase. This field should be programmed with the fractional portion of the initial phase multiplied by $2^{13}$ .							
0	<b>UV or RGB Initial VPhase Trip</b> This field specifies whether the initial trip, that may occur while applying the initial phase, is used in UV or RGB vertical filtering.							





## PS\_VPHASE

		Value	Name
		1b	Used
		0b	Not Used



## PS\_VSCALE

PS_VSCALE	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	68184h-68187h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_A
Power:	PG1
Reset:	soft
Address:	68284h-68287h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_A
Power:	PG1
Reset:	soft
Address:	68984h-68987h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_B
Power:	PG2
Reset:	soft
Address:	68A84h-68A87h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_B
Power:	PG2
Reset:	soft
Address:	69184h-69187h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_C
Power:	PG2
Reset:	soft
Address:	69284h-69287h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_C
Power:	PG2
Reset:	soft



## PS\_VSCALE

Address:	69984h-69987h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_1_D
Power:	PG2
Reset:	soft

Address:	69A84h-69A87h
Name:	PS Vertical Scale 1
ShortName:	PS_VSCALE_2_D
Power:	PG2
Reset:	soft

DWord	Bit	Description		
0	31:18	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	17:15	<p><b>VScale Int</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field gives the integer part of the vertical scale factor.  <math>VSCALE\_INT = \text{int}(\text{src height}/(\text{interlace} \times \text{dest height}))</math>            Interlace = 1/2 in interlace modes, 1 in progressive modes.</p>	Access:	RO
Access:	RO			
14:0	<p><b>VScale Frac</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field gives the fractional part of the vertical scale factor.  <math>VSCALE\_FRAC = \text{int}(((\text{src height}/(\text{interlace} \times \text{dest height}) - VSCALE\_INT) * 2^{15}) + 0.5)</math>            Interlace = 1/2 in interlace modes, 1 in progressive modes.</p>	Access:	RO	
Access:	RO			



## PS\_WIN\_POS

PS_WIN_POS	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank after armed
Update Point:	
Double Buffer Armed Write to PS_WIN_SZ	
By:	
Address:	68170h-68173h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_A
Power:	PG1
Reset:	soft
Address:	68270h-68273h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_A
Power:	PG1
Reset:	soft
Address:	68970h-68973h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_B
Power:	PG2
Reset:	soft
Address:	68A70h-68A73h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_B
Power:	PG2
Reset:	soft
Address:	69170h-69173h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_C
Power:	PG2
Reset:	soft



## PS\_WIN\_POS

Address:	69270h-69273h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_C
Power:	PG2
Reset:	soft

Address:	69970h-69973h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_1_D
Power:	PG2
Reset:	soft

Address:	69A70h-69A73h
Name:	PS Window Position 1
ShortName:	PS_WIN_POS_2_D
Power:	PG2
Reset:	soft

Coordinates are determined with a value of (0,0) being the upper left corner of the display device (rotation does not affect this).

### Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size  $\geq$  PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size  $\geq$  PS window position + PS window size.

<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	<a href="#">_Custom_Display_DoubleBufferArmedBy</a>
Start of vertical blank after armed	Write to PS_WIN_SZ

DWord	Bit	Description
0	31:29	<b>Reserved</b> Format: _____ MBZ
	28:16	<b>XPOS</b> <div style="text-align: center;"><b>Description</b></div> This field specifies the horizontal coordinate in pixels of the upper left most pixel of the scaled output window. Restriction : This field must be even when the scaler is delivering YUV420 format for HDMI output.
	15:13	<b>Reserved</b> Format: _____ MBZ
	12:0	<b>YPOS</b> This field specifies the vertical coordinate in lines of the upper left most pixel of the scaled output window.



## PS\_WIN\_POS

### Restriction

Bit 0 must be zero for interlaced modes.

This field must be even when the scaler is delivering YUV420 format for HDMI output.



## PS\_WIN\_SZ

PS_WIN_SZ	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer	Start of vertical blank
Update Point:	
Address:	68174h-68177h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_A
Power:	PG1
Reset:	soft
Address:	68274h-68277h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_2_A
Power:	PG1
Reset:	soft
Address:	68974h-68977h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_B
Power:	PG2
Reset:	soft
Address:	68A74h-68A77h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_2_B
Power:	PG2
Reset:	soft
Address:	69174h-69177h
Name:	PS Window Size 1
ShortName:	PS_WIN_SZ_1_C
Power:	PG2
Reset:	soft
Address:	69274h-69277h
Name:	PS Window Size 1



## PS\_WIN\_SZ

ShortName: PS\_WIN\_SZ\_2\_C  
 Power: PG2  
 Reset: soft

Address: 69974h-69977h  
 Name: PS Window Size 1  
 ShortName: PS\_WIN\_SZ\_1\_D  
 Power: PG2  
 Reset: soft

Address: 69A74h-69A77h  
 Name: PS Window Size 1  
 ShortName: PS\_WIN\_SZ\_2\_D  
 Power: PG2  
 Reset: soft

This register specifies the size in pixels of the scaled output window. A programmed value of (100, 100) will result in scaled output window of size 100x100 pixels.

**Writes to this register arm PS registers on this pipe.** After arming, any write to other PS registers will disarm all PS registers. Subsequent write to this register will arm them again.

### Restriction

When scaling a pipe, the scaled output must fit inside the pipe active area, so Pipe active size  $\geq$  PS window position + PS window size. When scaling a plane, the scaled output must fit inside the pipe source area, so Pipe source size  $\geq$  PS window position + PS window size.

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank

DWord	Bit	Description
0	31:30	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	29:16	<b>XSIZE</b> <div style="border: 1px solid black; padding: 2px;"> <p style="text-align: center; margin: 0;"><b>Description</b></p> <p>This field specifies the horizontal size in pixels of the scaled output window.</p> <p>Restriction : When the pipe scalar is configured to output YUV 420, the X size must be even.</p> </div>
	15:13	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	12:0	<b>YSIZE</b> <div style="border: 1px solid black; padding: 2px;"> <p>This field specifies the vertical size in scan lines of the scaled output window.</p> <p>Restriction : Bit 0 must be zero for interlaced modes.</p> </div>





## PS\_WIN\_SZ

### Restriction

When the pipe scalar is configured to output YUV 420, the Y size must be even.



## PS Depth Count

PS_DEPTH_COUNT - PS Depth Count		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02350h	
<p>This register stores the value of the count of samples that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of samples that have passed the depth test (i.e., will be visible). All samples are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Samples that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice0

PS_DEPTH_COUNT_SLICE0 - PS Depth Count for Slice0		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022D8h	
Name:	PS Depth Count for Slice0	
ShortName:	PS_DEPTH_COUNT_SLICE0	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of pixels that have passed the depth test in Slice0(i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice1

PS_DEPTH_COUNT_SLICE1 - PS Depth Count for Slice1		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022F8h	
Name:	PS Depth Count for Slice1	
ShortName:	PS_DEPTH_COUNT_SLICE1	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice1. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the total number of pixels that have passed the depth test in Slice1 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the total number of pixels that have passed the depth test in Slice1 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice2

PS_DEPTH_COUNT_SLICE2 - PS Depth Count for Slice2		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02450h	
Name:	PS Depth Count for Slice2	
ShortName:	PS_DEPTH_COUNT_SLICE2	
This register stores the value of the count of pixels that have passed the depth test in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice2 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice3

PS_DEPTH_COUNT_SLICE3 - PS Depth Count for Slice3		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02460h	
Name:	PS Depth Count for Slice3	
ShortName:	PS_DEPTH_COUNT_SLICE3	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice3 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice4

PS_DEPTH_COUNT_SLICE4 - PS Depth Count for Slice4		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02470h	
Name:	PS Depth Count for Slice4	
ShortName:	PS_DEPTH_COUNT_SLICE4	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice4. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice4 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice4 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice5

PS_DEPTH_COUNT_SLICE5 - PS Depth Count for Slice5		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	024A8h	
Name:	PS Depth Count for Slice5	
ShortName:	PS_DEPTH_COUNT_SLICE5	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice5. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.





## PS Depth Count for Slice6

PS_DEPTH_COUNT_SLICE6 - PS Depth Count for Slice6		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	025B0h	
Name:	PS Depth Count for Slice6	
ShortName:	PS_DEPTH_COUNT_SLICE6	
This register stores the value of the count of pixels that have passed the depth test in Slice6. This register is part of the render context save and restore. This register should not be programmed by SW.		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Depth Count for Slice7

PS_DEPTH_COUNT_SLICE7 - PS Depth Count for Slice7		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	025B8h	
Name:	PS Depth Count for Slice7	
ShortName:	PS_DEPTH_COUNT_SLICE7	
<p>This register stores the value of the count of pixels that have passed the depth test in Slice7. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>Depth Count UDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.
	31:0	<b>Depth Count LDW</b> This register reflects the depth test in slice5 (i.e., will be visible). All pixels are counted when Statistics Enable is set in the Windower State. See the Windower chapter of the 3D volume for details. Pixels that pass the depth test but fail the stencil test will not be counted.



## PS Invocation Count

PS_INVOCATION_COUNT - PS Invocation Count		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02348h	
More details about the precise event counted by this register are located <a href="#">here</a> .		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PS Invocation Count for Slice0

<b>PS_INVOCATION_COUNT_SLICE0 - PS Invocation Count for Slice0</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022C8h	
Name:	PS Invocation Count for Slice0	
ShortName:	PS_INVOCATION_COUNT_SLICE0	
<p>This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice0. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PS Invocation Count for Slice1

<b>PS_INVOCATION_COUNT_SLICE1 - PS Invocation Count for Slice1</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	022F0h	
Name:	PS Invocation Count for Slice1	
ShortName:	PS_INVOCATION_COUNT_SLICE1	
<p>This register stores the value of the count of pixels that get shaded in Slice0. This register is part of the context save and restore. This register should not be programmed by SW. Note: In GT3 mode there are two slices Slice0 (Upper Slice) and Slice1 (Lower slice).</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice1. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PS Invocation Count for Slice2

<b>PS_INVOCATION_COUNT_SLICE2 - PS Invocation Count for Slice2</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02448h	
Name:	PS Invocation Count for Slice2	
ShortName:	PS_INVOCATION_COUNT_SLICE2	
<p>This register stores the value of the count of pixels that get shaded in Slice2. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>
	31:0	<p><b>PS Invocation Count LDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice2. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>



## PS Invocation Count for Slice3

<b>PS_INVOCATION_COUNT_SLICE3 - PS Invocation Count for Slice3</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02458h	
Name:	PS Invocation Count for Slice3	
ShortName:	PS_INVOCATION_COUNT_SLICE3	
<p>This register stores the value of the count of pixels that get shaded in Slice3. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice3. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PS Invocation Count for Slice4

<b>PS_INVOCATION_COUNT_SLICE4 - PS Invocation Count for Slice4</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02468h	
Name:	PS Invocation Count for Slice4	
ShortName:	PS_INVOCATION_COUNT_SLICE4	
<p>This register stores the value of the count of pixels that get shaded in Slice4. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>
	31:0	<p><b>PS Invocation Count LDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>





## PS Invocation Count for Slice5

<b>PS_INVOCATION_COUNT_SLICE5 - PS Invocation Count for Slice5</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	024A0h	
Name:	PS Invocation Count for Slice5	
ShortName:	PS_INVOCATION_COUNT_SLICE5	
<p>This register stores the value of the count of pixels that get shaded in Slice5. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PS Invocation Count for Slice6

<b>PS_INVOCATION_COUNT_SLICE6 - PS Invocation Count for Slice6</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	025D0h	
Name:	PS Invocation Count for Slice6	
ShortName:	PS_INVOCATION_COUNT_SLICE6	
<p>This register stores the value of the count of pixels that get shaded in Slice6. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<p><b>PS Invocation Count UDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>
	31:0	<p><b>PS Invocation Count LDW</b></p> <p>Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.</p>



## PS Invocation Count for Slice7

<b>PS_INVOCATION_COUNT_SLICE7 - PS Invocation Count for Slice7</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	025D8h	
Name:	PS Invocation Count for Slice7	
ShortName:	PS_INVOCATION_COUNT_SLICE7	
<p>This register stores the value of the count of pixels that get shaded in Slice7. This register is part of the render context save and restore. This register should not be programmed by SW.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>PS Invocation Count UDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.
	31:0	<b>PS Invocation Count LDW</b> Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to go through the PS shader to provide 2x2 gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower in Slice4. See the Windower chapter of the 3D volume for details. This count will generally be much greater than the actual count of PS threads since a single thread may process up to 32 pixels.



## PSR\_EVENT

<b>PSR_EVENT</b>								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/WC							
Size (in bits):	32							
Address:	60848h-6084Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_A							
Reset:	soft							
Address:	61848h-6184Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_B							
Reset:	soft							
Address:	62848h-6284Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_C							
Reset:	soft							
Address:	63848h-6384Bh							
Name:	Transcoder PSR Event							
ShortName:	PSR_EVENT_D							
Reset:	soft							
<p>This register captures the event that caused an exit from PSR or PSR2. The exit events will be set by hardware. Software will need to clear these events.</p>								
DWord	Bit	Description						
0	31:18	<b>Reserved</b>						
		Format: <span style="float: right;">MBZ</span>						
	17	<b>PSR2 watch dog timer expire</b>						
		Access: <span style="float: right;">R/WC</span>						
This is a sticky bit which is set when the PSR2 watch dog timer expires, causing PSR exit. Clear by writing with a 1.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Condition Not Detected</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Condition Detected</td> </tr> </tbody> </table>	Value	Name	0b	Condition Not Detected	1b	Condition Detected
Value	Name							
0b	Condition Not Detected							
1b	Condition Detected							
16		<b>PSR2 Disable</b>						



## PSR\_EVENT

<b>PSR_EVENT</b>											
	<table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when the PSR2 is disabled, causing PSR exit. Clear by writing with a 1.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when the PSR2 is disabled, causing PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set when the PSR2 is disabled, causing PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
15	<p><b>Selective Update Dirty FIFO Underrun</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when the selective update dirty/clean FIFO Underruns, causing PSR exit. Clear by writing with a 1.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when the selective update dirty/clean FIFO Underruns, causing PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set when the selective update dirty/clean FIFO Underruns, causing PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
14	<p><b>Selective Update CRC FIFO Underrun</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when the selective update CRC FIFO Underruns, causing PSR exit. Clear by writing with a 1.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when the selective update CRC FIFO Underruns, causing PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set when the selective update CRC FIFO Underruns, causing PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ										
12	<p><b>Graphics Reset</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when a graphics reset causes PSR exit. Clear by writing with a 1.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when a graphics reset causes PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set when a graphics reset causes PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
11	<p><b>PCH Interrupt</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when a PCH Interrupt causes PSR exit. Clear by writing with a 1.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when a PCH Interrupt causes PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set when a PCH Interrupt causes PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
10	<p><b>Memory Up</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> <tr> <td colspan="2">This is a sticky bit which is set when a PCU memup up event causes PSR exit. Clear by writing</td> </tr> </table>	Access:	R/WC	This is a sticky bit which is set when a PCU memup up event causes PSR exit. Clear by writing							
Access:	R/WC										
This is a sticky bit which is set when a PCU memup up event causes PSR exit. Clear by writing											



## PSR\_EVENT

		with a 1.	
		<b>Value</b>	<b>Name</b>
		0b	Condition Not Detected
		1b	Condition Detected
9	<b>Front Buffer Modify</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a front buffer modify causes PSR exit. Clear by writing with a 1.		
		<b>Value</b>	<b>Name</b>
		0b	Condition Not Detected
		1b	Condition Detected
8	<b>Watch dog timer expire</b>		
	Access:	R/WC	
	This is a sticky bit which is set when the PSR watch dog timer expires, causing PSR exit. Clear by writing with a 1.		
		<b>Value</b>	<b>Name</b>
		0b	Condition Not Detected
		1b	Condition Detected
7	<b>Reserved</b>		
	Format:	MBZ	
6	<b>Pipe Registers Update</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a display pipe register update causes PSR exit. Clear by writing with a 1.		
5	<b>Reserved</b>		
4	<b>Reserved</b>		
3	<b>KVMR session enable</b>		
	Access:	R/WC	
	This is a sticky bit which is set when a KVMR session is enabled, causing PSR exit. Clear by writing with a 1.		
		<b>Value</b>	<b>Name</b>
		0b	Condition Not Detected
		1b	Condition Detected
2	<b>VBI enable</b>		
	Access:	R/WC	
	This is a sticky bit which is set when vblank or vsync interrupt is enabled, causing PSR exit. Clear by writing with a 1.		



## PSR\_EVENT

PSR_EVENT									
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></tbody></table>	Value	Name	0b	Condition Not Detected	1b	Condition Detected		
Value	Name								
0b	Condition Not Detected								
1b	Condition Detected								
1	<p><b>LPSP mode exit</b></p> <table border="1"><tr><td>Access:</td><td>R/WC</td></tr></table> <p>This is a sticky bit which is set when LPSP mode is exited, causing PSR exit. This bit is reserved for DDIs Clear by writing with a 1.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></tbody></table>	Access:	R/WC	Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC								
Value	Name								
0b	Condition Not Detected								
1b	Condition Detected								
0	<p><b>SRD disable</b></p> <table border="1"><tr><td>Access:</td><td>R/WC</td></tr></table> <p>This is a sticky bit which is set when SRD enable is cleared, causing PSR exit. Clear by writing with a 1.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></tbody></table>	Access:	R/WC	Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC								
Value	Name								
0b	Condition Not Detected								
1b	Condition Detected								



## PSR\_IIR

<b>PSR_IIR</b>								
Register Space:	MMIO: 0/2/0							
Source:	BSpec							
Access:	R/WC							
Size (in bits):	32							
Address:	60818h-6081Bh							
Name:	Transcoder PSR Interrupt Identity							
ShortName:	PSR_IIR_A							
Reset:	soft							
Address:	61818h-6181Bh							
Name:	Transcoder PSR Interrupt Identity							
ShortName:	PSR_IIR_B							
Reset:	soft							
Address:	62818h-6281Bh							
Name:	Transcoder PSR Interrupt Identity							
ShortName:	PSR_IIR_C							
Reset:	soft							
Address:	63818h-6381Bh							
Name:	Transcoder PSR Interrupt Identity							
ShortName:	PSR_IIR_D							
Reset:	soft							
<p>This register holds the persistent values of the PSR interrupt bits which are unmasked by PSR_IMR. Bits set in this register will propagate to the PSR/SRD interrupt in the Display Engine Miscellaneous Interrupts.</p>								
DWord	Bit	Description						
0	31:4	<b>Reserved</b>						
		Format: MBZ						
	3	<b>Push Done</b>						
		Access: R/WC						
This is a sticky bit which is set after double buffer update or Push done. After this interrupt, Logic is ready to receive another push frame indication. Clear by writing with a 1.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </tbody> </table>	Value	Name	0b	Condition Not Detected	1b	Condition Detected
Value	Name							
0b	Condition Not Detected							
1b	Condition Detected							
2		<b>PSR Aux Error</b>						





## PSR\_IIR

PSR_IIR											
	<table border="1"><tr><td>Access:</td><td>R/WC</td></tr><tr><td colspan="2">This is a sticky bit which is set on the rising edge of the PSR Aux error (receive error or timeout) indication. Clear by writing with a 1.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></table>	Access:	R/WC	This is a sticky bit which is set on the rising edge of the PSR Aux error (receive error or timeout) indication. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set on the rising edge of the PSR Aux error (receive error or timeout) indication. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
1	<b>PSR Exit</b> <table border="1"><tr><td>Access:</td><td>R/WC</td></tr><tr><td colspan="2">This is a sticky bit which is set on the first blank start after PSR exit. Clear by writing with a 1.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></table>	Access:	R/WC	This is a sticky bit which is set on the first blank start after PSR exit. Clear by writing with a 1.		Value	Name	0b	Condition Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set on the first blank start after PSR exit. Clear by writing with a 1.											
Value	Name										
0b	Condition Not Detected										
1b	Condition Detected										
0	<b>PSR PreWarn</b> <table border="1"><tr><td>Access:</td><td>R/WC</td></tr><tr><td colspan="2">This is a sticky bit which is set two display frames prior to entering PSR. Clear by writing with a 1.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>0b</td><td>Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></table>	Access:	R/WC	This is a sticky bit which is set two display frames prior to entering PSR. Clear by writing with a 1.		Value	Name	0b	Not Detected	1b	Condition Detected
Access:	R/WC										
This is a sticky bit which is set two display frames prior to entering PSR. Clear by writing with a 1.											
Value	Name										
0b	Not Detected										
1b	Condition Detected										



## PSR\_IMR

<b>PSR_IMR</b>			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	60814h-60817h		
Name:	Transcoder PSR Interrupt Mask		
ShortName:	PSR_IMR_A		
Reset:	soft		
Address:	61814h-61817h		
Name:	Transcoder PSR Interrupt Mask		
ShortName:	PSR_IMR_B		
Reset:	soft		
Address:	62814h-62817h		
Name:	Transcoder PSR Interrupt Mask		
ShortName:	PSR_IMR_C		
Reset:	soft		
Address:	63814h-63817h		
Name:	Transcoder PSR Interrupt Mask		
ShortName:	PSR_IMR_D		
Reset:	soft		
This register contains a bit mask which selects the PSR events that will be reported in the PSR_IIR.			
DWord	Bit	Description	
0	31:4	<b>Reserved</b>	
		Format: <span style="float: right;">MBZ</span>	
	3	<b>Mask Push Done</b>	
		<b>Value</b>	<b>Name</b>
		0b	Not Masked
	1b	Masked <b>[Default]</b>	
	2	<b>Mask PSR Aux Error</b>	
		<b>Value</b>	<b>Name</b>
		0b	Not Masked
	1b	Masked <b>[Default]</b>	
1	<b>Mask PSR Exit</b>		



PSR_IMR				
		<b>Value</b>	<b>Name</b>	
		0b	Not Masked	
		1b	Masked <b>[Default]</b>	
	0	<b>Mask PSR PreWarn</b>		
		<b>Value</b>	<b>Name</b>	
		0b	Not Masked	
		1b	Masked <b>[Default]</b>	



## PSR\_MASK

<b>PSR_MASK</b>														
Register Space:	MMIO: 0/2/0													
Source:	BSpec													
Access:	R/W													
Size (in bits):	32													
Address:	60860h-60863h													
Name:	Transcoder PSR Event Mask													
ShortName:	PSR_MASK_A													
Reset:	soft													
Address:	61860h-61863h													
Name:	Transcoder PSR Event Mask													
ShortName:	PSR_MASK_B													
Reset:	soft													
Address:	62860h-62863h													
Name:	Transcoder PSR Event Mask													
ShortName:	PSR_MASK_C													
Reset:	soft													
Address:	63860h-63863h													
Name:	Transcoder PSR Event Mask													
ShortName:	PSR_MASK_D													
Reset:	soft													
Some of the masking is controlled here and some in the PIPE_MISC register.														
<b>Restriction</b>														
Only bit 30 (Idle Frame Override) can be changed while PSR or PSR2 is enabled. The other fields must not be changed while PSR or PSR2 is enabled.														
DWord	Bit	Description												
0	31:30	<b>Idle Frame Override</b> This field overrides the entry/exit conditions to force PSR or PSR2 Deep Sleep entry/exit.												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b,01b</td> <td>No Override</td> <td>Do not override. Use regular entry and exit conditions.</td> </tr> <tr> <td>10b</td> <td>Force Idle Frame</td> <td>Force Idle Frames to force PSR entry or PSR2 Deep Sleep</td> </tr> <tr> <td>11b</td> <td>Force Non-Idle Frame</td> <td>Force Non-Idle Frames to force PSR exit or exit from PSR2 Deep Sleep</td> </tr> </tbody> </table>	Value	Name	Description	00b,01b	No Override	Do not override. Use regular entry and exit conditions.	10b	Force Idle Frame	Force Idle Frames to force PSR entry or PSR2 Deep Sleep	11b	Force Non-Idle Frame	Force Non-Idle Frames to force PSR exit or exit from PSR2 Deep Sleep
		Value	Name	Description										
		00b,01b	No Override	Do not override. Use regular entry and exit conditions.										
10b	Force Idle Frame	Force Idle Frames to force PSR entry or PSR2 Deep Sleep												
11b	Force Non-Idle Frame	Force Non-Idle Frames to force PSR exit or exit from PSR2 Deep Sleep												
29	<b>Reserved</b>													



## PSR\_MASK

	Format:	MBZ
28	<b>Mask Max Sleep</b> This field controls the mask for the max sleep time event.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked
27	<b>Mask LPSP</b> This field controls the mask for the low power single pipe event. This field is ignored by transcoder A/B/C.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked
26	<b>Mask Memup</b> This field controls the mask for the memory up event.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked <b>[Default]</b>
		<b>Description</b>
		Masked - will not be considered in PSR idleness tracking (default)
25	<b>Mask Hotplug</b> This field controls the mask for the hotplug event. Not used in PSR2 Deep Sleep entry/exit.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked
24	<b>Mask FBC Modify</b> This field controls the mask for the FBC front buffer modify event.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked
23:17	<b>Reserved</b> Format:	
		MBZ
16	<b>Reserved</b>	
15	<b>Exit on Pixel Underrun</b> This field controls the mask for exit on pixel underrun.	
	<b>Value</b>	<b>Name</b>
	0b	Not Masked
	1b	Masked <b>[Default]</b>
14:1	<b>Reserved</b> Format:	
		MBZ



## PSR\_MASK

	0	<b>Global Mask</b> This field is no longer used. The global mask function moved to 0x42084 bit 0.						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Not Masked</td></tr><tr><td>1b</td><td>Masked</td></tr></tbody></table>	Value	Name	0b	Not Masked	1b	Masked
Value	Name							
0b	Not Masked							
1b	Masked							



## PSR2\_CTL

<b>PSR2_CTL</b>						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Address:	60900h-60903h					
Name:	PSR2 Control					
ShortName:	PSR2_CTL_A					
Reset:	soft					
<b>Programming Notes</b>						
To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.						
<b>Restriction</b>						
PSR needs to be enabled only when at least one plane is enabled.						
PSR2 is limited to 30bpp 10:10:10, even when using the manual tracking mode.						
Only the PSR2 Enable can be changed while PSR2 is enabled. The other fields must not be changed while PSR2 is enabled. Selective Update Tracking Enable must be set before or along with PSR2 enable						
PSR2 is supported for pipe active sizes up to 5120 pixels wide and 3200 lines tall.						
DWord	Bit	Description				
0	31	<b>PSR2 Enable</b> This bit enables Revision 2.0 of the Panel Self Refresh function. Updates will take place at the start of the next vertical blank. The port will send PSR2 VDMs while enabled.				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable
Value	Name					
0b	Disable					
1b	Enable					
<b>Restriction</b>						
PSR2 must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.						
PSR2 must not be enabled together with Interlacing, Black Frame Insertion (BFI), Compression Mode, or S3D.						
	30	<b>Selective Update Tracking Enable</b>				
		Access:	Double Buffered			
		Double Buffer Update Point:	Start of vertical blank OR transcoder disabled			



## PSR2\_CTL

	<p>This field enables the Selective Update Tracking Mechanism. Updates to this field will take effect at the next vertical blank.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This field must be enabled anytime before PSR2 Enable. It must be disabled anytime after PSR2 disable.</p>	Value	Name	0b	Disable	1b	Enable			
Value	Name									
0b	Disable									
1b	Enable									
29	<p><b>Context restore to PSR2 Deep Sleep State</b> This field restores PSR2 into Deep Sleep State</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>This bit should only be used with context save restore.</p>	Value	Name	0b	Disable	1b	Enable			
Value	Name									
0b	Disable									
1b	Enable									
28	<p><b>Block count number</b> This field selects block count number before SU turn on sequence</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">2 blocks</td> <td style="text-align: center;">8 lines</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">3 blocks</td> <td style="text-align: center;">12 lines</td> </tr> </tbody> </table>	Value	Name	Description	0b	2 blocks	8 lines	1b	3 blocks	12 lines
Value	Name	Description								
0b	2 blocks	8 lines								
1b	3 blocks	12 lines								
27	<p><b>Aux Frame Sync Enable</b> This field selects whether the frame sync will be sent on Aux channel.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>Must be programmed to match the panel's requirements.</p>	Value	Name	1b	Enable	0b	Disable			
Value	Name									
1b	Enable									
0b	Disable									
26	<p><b>Y-coordinate valid</b> This field selects whether PSR2 Y-coordinate valid behaves as per eDP 1.4a</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Include Y-coordinate valid eDP1.4a</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Do not include Y-coordinate valid eDP 1.4</td> </tr> </tbody> </table>	Value	Name	0b	Include Y-coordinate valid eDP1.4a	1b	Do not include Y-coordinate valid eDP 1.4			
Value	Name									
0b	Include Y-coordinate valid eDP1.4a									
1b	Do not include Y-coordinate valid eDP 1.4									
25	<p><b>Y-coordinate enable</b> This field selects whether PSR2 VSC packet will include vertical line count.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name							
Value	Name									





## PSR2\_CTL

		0b	Do not include count
		1b	Include count
24:20	<b>Max SU Disable Time</b>		
	Default Value:	00000b Disabled	
	This field is the maximum time to spend in PSR2 Selective update without fetching a full frame. It is programmed in increments of sixty frames. Programming all 1s gives 31x60 frames time.		
	<b>Restriction</b>		
	Programming all 0s disable the forced fetch of a full frame in SU.		
19:16	<b>Reserved</b>		
	Format:	MBZ	
15:13	<b>IO buffer Wake</b>		
	This field selects the number of lines before the Selective Update Region to wake the IO Buffers.		
	<b>Value</b>	<b>Name</b>	
	000b	5 lines	
	001b	6 lines	
	010b	7 lines <b>[Default]</b>	
	011b	8 lines	
	100b	9 lines	
	101b	10 lines	
	110b	11 lines	
	111b	12 lines	
	<b>Restriction</b>		
	To program line 9 to 12, block count number bit [28] must be set.		
12:10	<b>Fast Wake</b>		
	This field selects the number of lines before the Selective Update Region to send the Fast Wake.		
	<b>Value</b>	<b>Name</b>	
	000b	5 lines	
	001b	6 lines	
	010b	7 lines <b>[Default]</b>	
	011b	8 lines	
	100b	9 lines	
	101b	10 lines	
	110b	11 lines	
	111b	12 lines	



## PSR2\_CTL

Restriction											
To program line 9 to 12, block count number bit [28] must be set.											
9:8	<p><b>TP2 Time</b> This field selects the TP2 time when training the link on exit from PSR2 DeepSleep (waking).</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>500us</td> </tr> <tr> <td>01b</td> <td>100us</td> </tr> <tr> <td>10b</td> <td>2.5ms</td> </tr> <tr> <td>11b</td> <td>50us</td> </tr> </tbody> </table>	Value	Name	00b	500us	01b	100us	10b	2.5ms	11b	50us
Value	Name										
00b	500us										
01b	100us										
10b	2.5ms										
11b	50us										
7:4	<p><b>Frames Before SU Entry</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0001b 1 Frames Before SU Entry</td> </tr> </table> <p>This field is the number of frames it takes to enter into Selective Update when PSR2 is enabled.</p>	Default Value:	0001b 1 Frames Before SU Entry								
Default Value:	0001b 1 Frames Before SU Entry										
3:0	<p><b>Idle Frames</b> This field is the number of idle frames required before entering PSR2 Deep Sleep.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>Deep Sleep Disabled</td> </tr> <tr> <td>0001b</td> <td>1 idle frame <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0000b	Deep Sleep Disabled	0001b	1 idle frame <b>[Default]</b>				
Value	Name										
0000b	Deep Sleep Disabled										
0001b	1 idle frame <b>[Default]</b>										



## PSR2\_MAN\_TRK\_CTL

PSR2_MAN_TRK_CTL						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Access:	R/W					
Size (in bits):	32					
Address:	60910h-60913h					
Name:	PSR2 Manual Tracking Control					
ShortName:	PSR2_MAN_TRK_CTL_A					
Reset:	soft					
Programming Notes						
The frame is divided into blocks of four scan lines each. Software must provide starting and ending block address of the selective update region. There can be only one selective update region in a frame.						
DWord	Bit	Description				
0	31	<b>PSR2 Manual Tracking Enable</b>				
		<b>Description</b>				
		This bit enables the manual tracking mode for PSR2 Selective Update.				
		Register 0x42080 bit 1 controls how hardware tracking is used when manual tracking is enabled. 0x42080 bit 1 = 0; Hardware tracking of the selective update region is still used when manual tracking is enabled. Selective update will use the logical OR of the hardware detected update regions and the manual tracking region. 0x42080 bit 1 = 1; Hardware tracking of the selective update region will be ignored when manual tracking is enabled. Selective update will use only the manual tracking region.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable
Value	Name					
0b	Disable					
1b	Enable					
30:21		<b>SU Region Start Address</b> This field indicates the starting block address of the selective update region.				
20:11		<b>SU Region End Address</b> This field indicates the ending block address of the selective update region.				
10:0		<b>Reserved</b>				
		Format: MBZ				



## PSR2\_STATUS

PSR2_STATUS				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Access:	RO			
Size (in bits):	32			
Address:	60940h-60943h			
Name:	PSR2 Status			
ShortName:	PSR2_STATUS_A			
Reset:	soft			
DWord	Bit	Description		
0	31:28	<b>PSR2 State</b>		
		Access: <span style="float: right;">RO</span>		
This field indicates the live state of PSR2				
<b>Value</b>		<b>Name</b>	<b>Description</b>	
0000b		IDLE	Reset state	
0001b		CAPTURE	Send capture frame	
0010b		CPTURE_FS	Fast sleep after capture frame is sent	
0011b		SLEEP	Selective Update	
0100b		BUFON_FW	Turn Buffer on and Send Fast wake	
0101b		ML_UP	Turn Main link up and send SR	
0110b		SU_STANDBY	Selective update or Standby state	
0111b		FAST_SLEEP	Send Fast sleep	
1000b		DEEP_SLEEP	Enter Deep sleep	
1001b		BUF_ON	Turn ON IO Buffer	
1010b	TG_ON	Turn ON Timing Generator		
1011b	BUFON_FW_2	Turn Buffer on and Send Fast wake for 3 Block case		
	Others	Reserved		
	27:26	<b>Link Status</b>		
		Access: <span style="float: right;">RO</span>		
		This field indicates the live status of the link.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		00b	Full Off	Link is fully off
01b	Full On	Link is fully on		
	10b	Standby	Link is in standby	



## PSR2\_STATUS

	11b	Reserved	Reserved
25	<b>Reserved</b>		
	Format:	MBZ	
24:20	<b>Max Sleep Time Counter</b>		
	Access:	RO	
	This field provides the live status of the sleep time counter.		
19:16	<b>PSR2 Deep Sleep Entry Count</b>		
	Access:	RO	
	The value in this register represents the number of times PSR2 Deep Sleep has been entered. The count will increment with each entry. After reaching the maximum count value the counter will rollover and continue from 0.		
15:10	<b>Reserved</b>		
	Format:	MBZ	
9	<b>Reserved</b>		
8	<b>Sending TP2</b>		
	Access:	RO	
	This field indicates if TP2 is currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Sending	Not sending TP2
	1b	Sending	Sending TP2
7	<b>Reserved</b>		
6	<b>Reserved</b>		
5	<b>PSR2 deep Sleep Entry Completion</b>		
	Access:	R/WC	
	This is a sticky bit which is set on PSR2 deep sleep entry completion. Clear this bit by writing a 1b to it.		
	<b>Value</b>	<b>Name</b>	
	0b	Not complete	
	1b	Complete	
4	<b>PSR2 SU Entry Completion</b>		
	Access:	R/WC	
	This is a sticky bit which is set on PSR2 SU entry completion. Clear this bit by writing a 1b to it.		
	<b>Value</b>	<b>Name</b>	
	0b	Not complete	
	1b	Complete	



## PSR2\_STATUS

	3:0	<b>Idle Frame Counter</b>	
		Access:	RO
		This field provides the live status of the idle frame counter.	



## PSR2\_SU\_ECC\_STAT

PSR2_SU_ECC_STAT		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/WC	
Size (in bits):	32	
Address:	60A64h-60A67h	
Name:	PSR2 Selective Update ECC Status	
ShortName:	PSR2_SU_ECC_STAT_A	
Reset:	soft	
Description		
Each of these fields is a sticky bit that gives the ECC error status for any PSR2 memory bank.		
A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit. Single errors are corrected by ECC. Double errors are not correctable.		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Format: MBZ
	23:17	<b>Reserved</b>
		Format: MBZ
	16	<b>Double Error Any Bank</b>
	<b>Description</b>	
	Errors in banks 8-13 are missed and not reported.	
15:8	<b>Reserved</b>	
	Format: MBZ	
7:1	<b>Reserved</b>	
	Format: MBZ	
0	<b>Single Error Any Bank</b>	
	<b>Description</b>	
	Errors in banks 8-13 are missed and not reported.	



## PSR2\_SU\_STATUS

PSR2_SU_STATUS			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	RO		
Size (in bits):	96		
Address:	60914h-6091Fh		
Name:	PSR2 Selective Update Status		
ShortName:	PSR2_SU_STATUS_A		
Reset:	soft		
A frame is divided into selective update blocks of four scan lines each. This register provides the count of the number of selective update blocks per frame, for the last eight frames			
DWord	Bit	Description	
0	31:30	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> MBZ	
	29:20	<b>Number of SU blocks in frame N - 2</b> This field indicates the number of selective update blocks in frame N - 1.	
	19:10	<b>Number of SU blocks in frame N - 1</b> This field indicates the number of selective update blocks in frame N - 1.	
9:0	<b>Number of SU blocks in frame N</b> This field indicates the number of selective update blocks in frame N.		
1	31:30	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> MBZ	
	29:20	<b>Number of SU blocks in frame N - 5</b> This field indicates the number of selective update blocks in frame N - 1.	
	19:10	<b>Number of SU blocks in frame N - 4</b> This field indicates the number of selective update blocks in frame N - 1.	
9:0	<b>Number of SU blocks in frame N - 3</b> This field indicates the number of selective update blocks in frame N.		
2	31:20	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> MBZ	
	19:10	<b>Number of SU blocks in frame N - 7</b> This field indicates the number of selective update blocks in frame N - 1.	
9:0	<b>Number of SU blocks in frame N - 6</b> This field indicates the number of selective update blocks in frame N.		





## PTBR Number Of Pages Recorded

PTBR_NUM_PAGES_RECORDED_REGISTER - PTBR Number Of Pages Recorded				
Register Space:	MMIO: 0/2/0			
Source:	PositionCS			
Size (in bits):	32			
Address:	18594h			
Name:	Register Template Address			
ShortName:	PTBR_NUM_PAGES_RECORDED_REGISTER			
<p>This is a running count of number of pages allocated by the OVR unit for the visibility data. This includes pages that could have been allocated but were not allocated because the OVR unit early terminated the pages with "out of memory" marker. This register is engine context save/restored.</p>				
DWord	Bit	Description		
0	31:17	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	000000000000000b
Default Value:	000000000000000b			
Access:	RO			
0	16:0	<b>PTBR_NUM_PAGES_RECORDED</b>		
		Default Value:	0h	
		Access:	R/W	
		Format:	U17	
		<p>This is a running count of number of pages allocated by the OVR unit for the visibility data. This includes pages that could have been allocated but were not allocated because the OVR unit early terminated the pages with "out of memory" marker.</p>		
<b>Programming Notes</b>				
SW must not write to this register.				



## PTBR Page Pool Size Register

<b>PTBR_PAGE_POOL_SIZE_REGISTER - PTBR Page Pool Size Register</b>								
Register Space:	MMIO: 0/2/0							
Source:	PositionCS							
Size (in bits):	32							
Address:	18590h							
Name:	Register Template Address							
ShortName:	PTBR_PAGE_POOL_SIZE_REGISTER							
<p>Indicates the size of the PTBR Page Pool Size allocated by SW. The page pool size is with respect to the PTBR_PAGE_POOL_BASE_ADDRESS programmed through 3DSTATE_PTBR_PAGE_POOL_BASE_ADDRESS command. SW can do multiple writes to this register with the increased page pool size as it allocates more pages to the PTBR page pool.</p> <p>Coming out of reset or on executing PTBR_PAGE_POOL_RESTART by 3DSTATE_PTBR_PAGE_POOL_BASE_ADDRESS command, HW initializes PTBR_PAGE_POOL_SIZE to 0x0. HW on detecting a write to this register compares its current PTBR_PAGE_POOL_SIZE with that of the value programmed in this register to add more pages to the Free-List and updates itself with the latest value.</p> <p>This is a non-privileged register and engine context save/restored by HW.</p>								
Programming Notes								
<ul style="list-style-type: none"> <li>SW must not write a value to this register less than the existing value. SW must use the 'Restart' field of the 3DSTATE_PTBR_PAGE_POOL_ADDRESS command to decrease the size of the pool.</li> <li>SW must always program PTBR_PAGE_POOL_SIZE_REGISTER through MI_LOAD_REGISTER_IMM command or any other MI command to load register in the command sequence.</li> <li>SW must ensure following state are set in HW prior to programming this register: 3DSTATE_PTBR_PAGE_POOL_BASE_ADDRESS 3DSTATE_PTBR_FEE_LIST_BASE_ADDRESS</li> </ul>								
DWord	Bit	Description						
0	31:16	<b>Reserved</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000000000000000b	Access:	RO		
Default Value:	0000000000000000b							
Access:	RO							
	15:0	<b>PTBR_PAGE_POOL_SIZE</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>U16-1</td> </tr> </table>	Default Value:	0h	Access:	R/W	Format:	U16-1
		Default Value:	0h					
		Access:	R/W					
Format:	U16-1							
<p>Indicates the PTBR page pool size (4KB granularity). A value of '0x0' indicates a single page and a value of 99h indicates 154 pages are available in the page pool for use by HW. Valid Range [0..65534].</p>								



## PTE SW Fault Repair High

PTESWC_H - PTE SW Fault Repair High		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	04104h	
DWord	Bit	Description
0	31:0	<b>PTE SW Fault Repair High</b>
		Default Value: 00000000h
		Access: R/W
		Fixed PTE entry is written by SW here.



## PTE SW Fault Repair Low

<b>PTESWC_L - PTE SW Fault Repair Low</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	04100h	
DWord	Bit	Description
0	31:0	<b>PTE SW Fault Repair Low</b>
		Access: R/W
		Fixed PTE entry is written by SW here.



## PWR\_WELL\_CTL\_AUX

<b>PWR_WELL_CTL_AUX</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	45440h-45443h	
Name:	Power Well Control AUX 1	
ShortName:	PWR_WELL_CTL_AUX1	
Power:	PG0	
Reset:	soft	
Address:	45444h-45447h	
Name:	Power Well Control AUX 2	
ShortName:	PWR_WELL_CTL_AUX2	
Power:	PG0	
Reset:	soft	
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power. PWR_WELL_CTL_AUX1 is generally used for BIOS to control power. PWR_WELL_CTL_AUX2 is generally used for driver to control power. The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable. When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes. The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>		
<b>Restriction</b>		
The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.		
DWord	Bit	Description
0 Project:	31:30	<b>Reserved</b> Format: MBZ
	29	<b>AUX TBT6 IO Power Request</b> Access: R/W This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for typeC ports that are in thunderbolt mode.
<b>Value</b>		<b>Name</b>



## PWR\_WELL\_CTL\_AUX

	0b	Disable
	1b	Enable
28	<b>AUX TBT6 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this Thunderbolt Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
27	<b>AUX TBT5 IO Power Request</b>	
	Access:	R/W
	This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for typeC ports that are in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
26	<b>AUX TBT5 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this Thunderbolt Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
25	<b>AUX TBT4 IO Power Request</b>	
	Access:	R/W
	This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for typeC ports that are in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
24	<b>AUX TBT4 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this Thunderbolt Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
23	<b>AUX TBT3 IO Power Request</b>	
	Access:	R/W
This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for		



## PWR\_WELL\_CTL\_AUX

	<p>typeC ports that are in thunderbolt mode.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable		
Value	Name								
0b	Disable								
1b	Enable								
22	<p><b>AUX TBT3 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the status of power for this Thunderbolt Aux IO.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disable	1b	Enable
Access:	RO								
Value	Name								
0b	Disable								
1b	Enable								
21	<p><b>AUX TBT2 IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for typeC ports that are in thunderbolt mode.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W								
Value	Name								
0b	Disable								
1b	Enable								
20	<p><b>AUX TBT2 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the status of power for this Thunderbolt Aux IO.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disable	1b	Enable
Access:	RO								
Value	Name								
0b	Disable								
1b	Enable								
19	<p><b>AUX TBT1 IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field requests power for this Thunderbolt Aux IO to enable or disable. This is used for typeC ports that are in thunderbolt mode.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disable	1b	Enable
Access:	R/W								
Value	Name								
0b	Disable								
1b	Enable								
18	<p><b>AUX TBT1 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the status of power for this Thunderbolt Aux IO.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disable	1b	Enable
Access:	RO								
Value	Name								
0b	Disable								
1b	Enable								
17	<p><b>USBC6 IO Power Request</b></p>								



## PWR\_WELL\_CTL\_AUX

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.		Value	Name	0b	Disable	1b	Enable
Access:	R/W										
This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.											
Value	Name										
0b	Disable										
1b	Enable										
16	<p><b>USBC6 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">This field indicates the status of power for this USBC Aux IO.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	RO	This field indicates the status of power for this USBC Aux IO.		Value	Name	0b	Disable	1b	Enable
Access:	RO										
This field indicates the status of power for this USBC Aux IO.											
Value	Name										
0b	Disable										
1b	Enable										
15	<p><b>USBC5 IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.		Value	Name	0b	Disable	1b	Enable
Access:	R/W										
This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.											
Value	Name										
0b	Disable										
1b	Enable										
14	<p><b>USBC5 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">This field indicates the status of power for this USBC Aux IO.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	RO	This field indicates the status of power for this USBC Aux IO.		Value	Name	0b	Disable	1b	Enable
Access:	RO										
This field indicates the status of power for this USBC Aux IO.											
Value	Name										
0b	Disable										
1b	Enable										
13	<p><b>USBC4 IO Power Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </table>	Access:	R/W	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.		Value	Name	0b	Disable	1b	Enable
Access:	R/W										
This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.											
Value	Name										
0b	Disable										
1b	Enable										
12	<p><b>USBC4 IO Power State</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">This field indicates the status of power for this USBC Aux IO.</td> </tr> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> <tr> <td>0b</td> <td>Disable</td> </tr> </table>	Access:	RO	This field indicates the status of power for this USBC Aux IO.		Value	Name	0b	Disable		
Access:	RO										
This field indicates the status of power for this USBC Aux IO.											
Value	Name										
0b	Disable										





## PWR\_WELL\_CTL\_AUX

	1b	Enable
11	<b>USBC3 IO Power Request</b>	
	Access:	R/W
	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
10	<b>USBC3 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this USBC Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
9	<b>USBC2 IO Power Request</b>	
	Access:	R/W
	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
8	<b>USBC2 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for this USBC Aux IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
7	<b>USBC1 IO Power Request</b>	
	Access:	R/W
	This field requests power for this USBC Aux IO to enable or disable. This is used for typeC ports that are not in thunderbolt mode.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
6	<b>USBC1 IO Power State</b>	
	Access:	RO
This field indicates the status of power for this USBC Aux IO.		



## PWR\_WELL\_CTL\_AUX

		Value	Name
		0b	Disabled
		1b	Enabled
5	<b>AUX C IO Power Request</b>		
	Access:		R/W
	This field requests power for this Aux IO to enable or disable.		
		Value	Name
		0b	Disable
		1b	Enable
4	<b>AUX C IO Power State</b>		
	Access:		RO
	This field indicates the status of power for this Aux IO.		
		Value	Name
		0b	Disabled
		1b	Enabled
3	<b>AUX B IO Power Request</b>		
	Access:		R/W
	This field requests power for this Aux IO to enable or disable.		
		Value	Name
		0b	Disable
		1b	Enable
2	<b>AUX B IO Power State</b>		
	Access:		RO
	This field requests power for this Aux IO to enable or disable.		
		Value	Name
		0b	Disabled
		1b	Enabled
1	<b>AUX A IO Power Request</b>		
	Access:		R/W
	This field requests power for this Aux IO to enable or disable.		
		Value	Name
		0b	Disable
		1b	Enable
0	<b>AUX A IO Power State</b>		
	Access:		RO
	This field indicates the status of power for this Aux IO.		



## PWR\_WELL\_CTL\_AUX

		Value	Name
		0b	Disabled
		1b	Enabled



## PWR\_WELL\_CTL\_DDI

<b>PWR_WELL_CTL_DDI</b>					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Access:	R/W				
Size (in bits):	32				
Address:	45450h-45453h				
Name:	Power Well Control DDI 1				
ShortName:	PWR_WELL_CTL_DDI1				
Power:	PG0				
Reset:	soft				
Address:	45454h-45457h				
Name:	Power Well Control DDI 2				
ShortName:	PWR_WELL_CTL_DDI2				
Power:	PG0				
Reset:	soft				
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power. PWR_WELL_CTL_DDI1 is generally used for BIOS to control power. PWR_WELL_CTL_DDI2 is generally used for driver to control power. The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable. When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes. The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>					
<b>Restriction</b>					
The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.					
DWord	Bit	Description			
0	31:18	<b>Reserved</b> Format: MBZ			
	17	<b>USBC6 IO Power Request</b> Access: R/W This field requests power for USBC6 IO to enable or disable. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> </tbody> </table>	Value	Name	0b
Value	Name				
0b	Disable				



## PWR\_WELL\_CTL\_DDI

		1b	Enable
16	<b>USBC6 IO Power State</b>		
	Access:		RO
	This field indicates the status of power for USBC6 IO.		
	<b>Value</b>		<b>Name</b>
	0b		Disable
	1b		Enable
15	<b>USBC5 IO Power Request</b>		
	Access:		R/W
	This field requests power for USBC5 IO to enable or disable.		
	<b>Value</b>		<b>Name</b>
	0b		Disable
	1b		Enable
14	<b>USBC5 IO Power State</b>		
	Access:		RO
	This field indicates the status of power for USBC5 IO.		
	<b>Value</b>		<b>Name</b>
	0b		Disable
	1b		Enable
13	<b>USBC4 IO Power Request</b>		
	Access:		R/W
	This field requests power for USBC4 IO to enable or disable.		
	<b>Value</b>		<b>Name</b>
	0b		Disable
	1b		Enable
12	<b>USBC4 IO Power State</b>		
	Access:		RO
	This field indicates the status of power for USBC4 IO.		
	<b>Value</b>		<b>Name</b>
	0b		Disable
	1b		Enable
11	<b>USBC3 IO Power Request</b>		
	Access:		R/W
	This field requests power for USBC3 IO to enable or disable.		
	<b>Value</b>		<b>Name</b>
0b		Disable	



## PWR\_WELL\_CTL\_DDI

	1b	Enable
10	<b>USBC3 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for USBC3 IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
9	<b>USBC2 IO Power Request</b>	
	Access:	R/W
	This field requests power for USBC2 IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
8	<b>USBC2 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for USBC2 IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled
7	<b>USBC1 IO Power Request</b>	
	Access:	R/W
	This field requests power for USBC1 IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
6	<b>USBC1 IO Power State</b>	
	Access:	RO
	This field indicates the status of power for USBC1 IO.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enabled
5	<b>DDI C IO Power Request</b>	
	Access:	R/W
	This field requests power for DDI C IO to enable or disable.	
	<b>Value</b>	<b>Name</b>
	0b	Disable



## PWR\_WELL\_CTL\_DDI

	1b	Enable	
4	<b>DDI C IO Power State</b>		
	Access:	RO	
	This field indicates the status of power for DDI C IO.		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
	3	<b>DDI B IO Power Request</b>	
		Access:	R/W
		This field requests power for DDI B IO to enable or disable.	
		<b>Value</b>	<b>Name</b>
0b		Disable	
1b		Enable	
2	<b>DDI B IO Power State</b>		
	Access:	RO	
	This field indicates the status of power for DDI B IO.		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	
1	<b>DDI A IO Power Request</b>		
	Access:	R/W	
	This field requests power for DDI A IO to enable or disable.		
	<b>Value</b>	<b>Name</b>	
	0b	Disable	
	1b	Enable	
0	<b>DDI A IO Power State</b>		
	Access:	RO	
	This field indicates the status of power for DDI A IO.		
	<b>Value</b>	<b>Name</b>	
	0b	Disabled	
	1b	Enabled	



## PWR\_WELL\_CTL

<b>PWR_WELL_CTL</b>					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Access:	R/W				
Size (in bits):	32				
Address:	45400h-45403h				
Name:	Power Well Control 1				
ShortName:	PWR_WELL_CTL1				
Power:	PG0				
Reset:	soft				
Address:	45404h-45407h				
Name:	Power Well Control 2				
ShortName:	PWR_WELL_CTL2				
Power:	PG0				
Reset:	soft				
<p>This register is used for display power control. There are multiple instances of this register format to allow software components to have parallel control of the display power.</p> <p>PWR_WELL_CTL1 is generally used for BIOS to control power.</p> <p>PWR_WELL_CTL2 is generally used for driver to control power.</p> <p>The power enable requests from all sources are logically ORd together to enable the power, so the power will only disable after all sources have requested the power to disable.</p> <p>When a power well is disabled (powered down), access to any registers in the power well will complete, but write data will be dropped and read data will be all zeroes.</p> <p>The display connections diagram indicates which functional blocks are contained in each power well. The display MMIO register specification has a field for each register to indicate which power well it is in.</p>					
<b>Restriction</b>					
<p>The power request field must not be changed for a resource while a power enable/disable for that resource is currently in progress, as indicated by power well state for that resource.</p>					
<p>Power wells must be enabled and disabled following the display initialization and mode set sequences.</p>					
DWord	Bit	Description			
0	31:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
	Format:	MBZ			
9	<p><b>Power Well 5 Request</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td>R/W</td> </tr> </table> <p>This field requests power well #5 to enable or disable.</p> <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;"><b>Value</b></td> <td style="width: 50%;"><b>Name</b></td> </tr> </table>	Access:	R/W	<b>Value</b>	<b>Name</b>
Access:	R/W				
<b>Value</b>	<b>Name</b>				





## PWR\_WELL\_CTL

		0b	Disable	
		1b	Enable	
	8	<b>Power Well 5 State</b>		
		Access:		RO
		This field indicates the status of power well #5.		
		<b>Value</b>	<b>Name</b>	
		0b	Disabled	
	1b	Enabled		
	7	<b>Power Well 4 Request</b>		
		Access:		R/W
		This field requests power well #4 to enable or disable.		
		<b>Value</b>	<b>Name</b>	
0b		Disable		
1b	Enable			
6	<b>Power Well 4 State</b>			
	Access:		RO	
	This field indicates the status of power well #4.			
	<b>Value</b>	<b>Name</b>		
	0b	Disabled		
1b	Enabled			
5	<b>Power Well 3 Request</b>			
	Access:		R/W	
	This field requests power well #3 to enable or disable.			
	<b>Value</b>	<b>Name</b>		
	0b	Disable		
1b	Enable			
4	<b>Power Well 3 State</b>			
	Access:		RO	
	This field indicates the status of power well #3.			
	<b>Value</b>	<b>Name</b>		
	0b	Disabled		
1b	Enabled			
3:2	<b>Reserved</b>			
	Format:		MBZ	
1	<b>Power Well 1 Request</b>			
	Access:		R/W	



<b>PWR_WELL_CTL</b>											
	This field requests power well #1 to enable or disable. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disable</td></tr><tr><td>1b</td><td>Enable</td></tr></tbody></table>	Value	Name	0b	Disable	1b	Enable				
	Value	Name									
0b	Disable										
1b	Enable										
0	<b>Power Well 1 State</b> <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td colspan="2">This field indicates the status of power well #1.</td></tr><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disabled</td></tr><tr><td>1b</td><td>Enabled</td></tr></tbody></table>	Access:	RO	This field indicates the status of power well #1.		Value	Name	0b	Disabled	1b	Enabled
Access:	RO										
This field indicates the status of power well #1.											
Value	Name										
0b	Disabled										
1b	Enabled										



## PWRCTXSAVE Message Register for Boot Controller Unit

MSG_PWRCTXSAVE_MBC - PWRCTXSAVE Message Register for Boot Controller Unit				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	0850Ch			
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].</p> <p>To <b>set</b> bit0, for example, the data would be 0x0001_0001.</p> <p>To <b>clear</b> bit0, for example, the data would be 0x0001_0000.</p> <p>Note that mask bit is the data bit offset + 16.</p> <p>Message registers are protected from non-GT writes via the Message Channel.</p>				
DWord	Bit	Description		
0	15:10	<b>RSVD</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	9	<b>Power Context Save Request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Power Context Save Request 1'b0: Power context save is not being requested (default). 1'b1: Power context save is being requested. Unit needs to self-clear this bit upon sampling.	Access:	R/W
Access:	R/W			
8:0	<b>QWord Credits for Power Context Save Request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> QWord Credits for Power Context Save Request. Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least). Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and consume one QWord credit. Only valid with PWRCTXSAVE_REQ (Bit9).	Access:	R/W	
Access:	R/W			



## RAC\_GT\_CRREG\_LSB

<b>RAC_GT_CRREG_LSB - RAC_GT_CRREG_LSB</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E30h			
Read access control policy register for the GT CRreg policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_CRREG\_MSB

RAC_GT_CRREG_MSB - RAC_GT_CRREG_MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E34h			
Read access control policy register for the GT CRreg policy group.				
<b>_Custom_GTIAccessPr otection</b>	<b>_Custom_GTIIsContext Mapped</b>	<b>_Custom_GTIContextMap pedUnit</b>	<b>_Custom_GTI Reset</b>	<b>_Custom_GTISt orage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_OS\_LSB

RAC_GT_OS_LSB - RAC_GT_OS_LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E60h			
Read access control policy register for the GT OS policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_OS\_MSB

RAC_GT_OS_MSB - RAC_GT_OS_MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E64h			
Read access control policy register for the GT OS policy group.				
<b>_Custom_GTIAccessPr otection</b>	<b>_Custom_GTIIsContext Mapped</b>	<b>_Custom_GTIContextMap pedUnit</b>	<b>_Custom_GTI Reset</b>	<b>_Custom_GTISt orage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_TRUSTED\_LSB

RAC_GT_TRUSTED_LSB - RAC_GT_TRUSTED_LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E18h			
Read access control policy register for the trusted policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b> Default Value: 0xFFFFFFFF Access: R/W		





## RAC\_GT\_TRUSTED\_MSB

RAC_GT_TRUSTED_MSB - RAC_GT_TRUSTED_MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E1Ch			
Read access control policy register for the trusted policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_VTDREG\_LSB

RAC_GT_VTDREG_LSB - RAC_GT_VTDREG_LSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E48h			
Read access control policy register for the GT VTDreg policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RAC\_GT\_VTDREG\_MSB

RAC_GT_VTDREG_MSB - RAC_GT_VTDREG_MSB				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00E4Ch			
Read access control policy register for the GT VTDreg policy group.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0xFFFFFFFF	
		Access:	R/W	



## RC6 Context Base

RC6CTXBASE - RC6 Context Base				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	64			
Address:	00D48h			
RC6 Location				
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>			
Y	Unspecified			
DWord	Bit	Description		
0	31:12	<b>RC6 Memory Base Low</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This field is used to set the base of memory where the RC6 power context will be saved            This value MUST be above the base and below the top of stolen memory            This register is locked (becomes read-only) when RC6MEMLOCK is 1</p>	Access:	R/W Lock
	Access:	R/W Lock		
	11:1	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
0	<b>RC6Context Base Register Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>1'b0 : All fields of this register are writable (default)            1'b1 : This register is Read Only            BIOS must set this bit to prevent further changes</p>	Access:	R/W Lock	
Access:	R/W Lock			
1	31:0	<b>RC6 Memory Base High</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This field is used to set the base of memory where the RC6 power context will be saved.            This value MUST be above the base and below the top of stolen memory. This High Dword must be written before the low word is written with RC6MEMLOCK of 1.            This register is locked (becomes read-only) when RC6MEMLOCK is 1</p>	Access:	R/W Lock
Access:	R/W Lock			



## RC6 LOCATION

RC6LOCATION - RC6 LOCATION		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00D40h	
RC6 Location		
<u>_Custom_GTIIsContextMapped</u>		<u>_Custom_GTIContextMappedUnit</u>
Y		Unspecified
DWord	Bit	Description
0	31	<b>RC6Context Location Lock</b> Access: R/W Lock 1'b0 : All fields of this register are writable (default) 1'b1 : This register is Read Only
	30:1	<b>Reserved</b> Access: RO
	0	<b>RC6Context Location</b> Access: RO 1'b1 : Send context data to DRAM location specified in RC6MEMBASE (default) This will be tied to 1 with as there is no option to save context to a SRAM



## Reported BitRateControl Convergence Status

MFX_VP8_BRC_CONVERGENCE_STATUS - Reported BitRateControl Convergence Status				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	R/W			
Size (in bits):	32			
Trusted Type:	1			
Address:	1C928h			
ShortName:	MFX_VP8_BRC_CONVERGENCE_STATUS_VD2			
This register stores BitRateControl Convergence Status.				
DWord	Bit	Description		
0	31	<b>Segment3 Qindex Polarity Change</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U1</td></tr></table> This bit indicates current pass has CumulativeDeltaQindex Polarity Change. This feature is not validated.		U1
		U1		
	30:28	<b>Segment3 Num-Pass with Polarity Change</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U3</td></tr></table> This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment3. This feature is not validated.		U3
		U3		
	27	<b>Segment2 Qindex Polarity Change</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U1</td></tr></table> This bit indicates current pass has CumulativeDeltaQindex Polarity Change. This feature is not validated.		U1
		U1		
26:24	<b>Segment2 Num-Pass with Polarity Change</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U3</td></tr></table> This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment2. This feature is not validated.		U3	
	U3			
23	<b>Segment1 Qindex Polarity Change</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U1</td></tr></table> This bit indicates current pass has CumulativeDeltaQindex Polarity Change. This feature is not validated.		U1	
	U1			
22:20	<b>Segment1 Num-Pass with Polarity Change</b>			



## MFX\_VP8\_BRC\_CONVERGENCE\_STATUS - Reported BitRateControl Convergence Status

	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U3</td> </tr> </table> <p>This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment1. This feature is not validated.</p>	Format:	U3
Format:	U3		
19	<p><b>Segment0 Qindex Polarity Change</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>This bit indicates current pass has CumulativeDeltaQindex Polarity Change. This feature is not validated.</p>	Format:	U1
Format:	U1		
18:16	<p><b>Segment0 Num-Pass with Polarity Change</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U3</td> </tr> </table> <p>This bit indicates the number of Multipass with CumulativeDeltaQindex Polarity Change in segment0. This feature is not validated.</p>	Format:	U3
Format:	U3		
15:12	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
11:8	<p><b>Total Num of Pass</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U4</td> </tr> </table> <p>This bit indicates the number of Multipass including current frame. Note that Initial Pass is not counted.</p>	Format:	U4
Format:	U4		
7:2	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
1	<p><b>Overflow OR Underflow Flag</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>This bit indicates the current frame has BRC overflow OR underflow.</p>	Format:	U1
Format:	U1		
0	<p><b>MB Max. Conformance Flag</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>This contains flag that indicate Inter MB or Intra MB Max. Conformance is not met. This is legacy support and this feature is not validated.</p>	Format:	U1
Format:	U1		



# Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C920h	
This register stores per segment Bit Rate Control DeltaLoopFilter.		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: MBZ
	30:24	<b>Segment1 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment1 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment1 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23:22	<b>Reserved</b> Format: MBZ
	21:16	<b>Segment1 LoopFilter</b> Format: U6 This contains Segment1 LoopFilter used in current frame. This register is valid after a BRC pass is done.
	15	<b>Reserved</b> Format: MBZ
	14:8	<b>Segment0 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment0 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaLoopFilter.
	7:6	<b>Reserved</b> Format: MBZ





## MFX\_VP8\_BRC\_CUMULATIVE\_D\_LOOP\_FILTER01 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 01

	5:0	<b>Segment0 LoopFilter</b>	
		Format:	U6
<p>This contains Segment0 LoopFilter used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects LoopFilter. If Segmentation is enabled, this field reflects Segment0 LoopFilter.</p>			



## Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

MFX_VP8_BRC_CUMULATIVE_D_LOOP_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C924h	
This register stores per segment Bit Rate Control DeltaLoopFilter.		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: MBZ
	30:24	<b>Segment3 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment3 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23:22	<b>Reserved</b> Format: MBZ
	21:16	<b>Segment3 LoopFilter</b> Format: U6 This contains Segment3 LoopFilter used in current frame. This register is valid after a BRC pass is done.
	15	<b>Reserved</b> Format: MBZ
	14:8	<b>Segment2 CumulativeDeltaLoopFilter</b> Format: S6 This contains Segment2 CumulativeDeltaLoopFilter in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	7:6	<b>Reserved</b> Format: MBZ
	5:0	<b>Segment2 LoopFilter</b>



## MFX\_VP8\_BRC\_CUMULATIVE\_D\_LOOP\_FILTER23 - Reported BitRateControl CumulativeDeltaLoopFilter and LoopFilter 23

		Format:	U6
		This contains Segment2 LoopFilter used in current frame. This register is valid after a BRC pass is done.	



## Reported BitRateControl CumulativeDeltaQindex and Qindex 01

<b>MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01 - Reported BitRateControl CumulativeDeltaQindex and Qindex 01</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	12918h	
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01_VB0	
Address:	1C918h	
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX01_VB1	
This register stores per segment Bit Rate Control CumulativeDeltaQindex.		
DWord	Bit	Description
0	31:24	<b>Segment1 CumulativeDeltaQindex</b> Format: <span style="float: right;">S7</span> This contains Segment1 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment1 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.
	23	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	22:16	<b>Segment1 Qindex</b> Format: <span style="float: right;">U7</span> This contains Segment1 Qindex used in current frame. This register is valid after a BRC pass is done.
	15:8	<b>Segment0 CumulativeDeltaQindex</b> Format: <span style="float: right;">S7</span> TThis contains Segment0 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment0 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects CumulativeDeltaQindex. If Segmentation is enabled, this field reflects Segment0 CumulativeDeltaQindex.
	7	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>
	6:0	<b>Segment0 Qindex</b> Format: <span style="float: right;">U7</span> This contains Segment0 Qindex used in current frame. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects Qindex. If Segmentation is enabled, this field reflects Segment0 Qindex.



## Reported BitRateControl CumulativeDeltaQindex and Qindex 23

<b>MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23 - Reported BitRateControl CumulativeDeltaQindex and Qindex 23</b>				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	R/W			
Size (in bits):	32			
Trusted Type:	1			
Address:	1291Ch			
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23_VB0			
Address:	1C91Ch			
ShortName:	MFX_VP8_BRC_CUMULATIVE_DQ_INDEX23_VB1			
This register stores per segment Bit Rate Control CumulativeDeltaQindex and Qindex.				
DWord	Bit	Description		
0	31:24	<b>Segment3 CumulativeDeltaQindex</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>This contains Segment3 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment3 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.</p>	Format:	S7
	Format:	S7		
	23	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	22:16	<b>Segment3 Qindex</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>This contains Segment3 Qindex used in current frame. This register is valid after a BRC pass is done.</p>	Format:	U7
	Format:	U7		
15:8	<b>Segment2 CumulativeDeltaQindex</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>This contains Segment2 CumulativeDeltaQindex in Bit Rate Control. It accumulates all Segment2 DeltaQindices per pass in Multipass. This register is valid after a BRC pass is done.</p>	Format:	S7	
Format:	S7			
7	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
6:0	<b>Segment2 Qindex</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>This contains Segment2 Qindex used in current frame. This register is valid after a BRC pass is done.</p>	Format:	U7	
Format:	U7			





## Reported BitRateControl DeltaLoopFilter

MFX_VP8_BRC_D_LOOP_FILTER - Reported BitRateControl DeltaLoopFilter		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12914h	
ShortName:	MFX_VP8_BRC_D_LOOP_FILTER_VB0	
Address:	1C914h	
ShortName:	MFX_VP8_BRC_D_LOOP_FILTER_VB1	
This register stores per segment Bit Rate Control DeltaLoopFilter.		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: MBZ
	30:24	<b>Segment3 DeltaLoopFilter</b> Format: S6 This contains Segment3 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done
	23	<b>Reserved</b> Format: MBZ
	22:16	<b>Segment2 DeltaLoopFilter</b> Format: S6 This contains Segment2 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done
	15	<b>Reserved</b> Format: MBZ
	14:8	<b>Segment1 DeltaLoopFilter</b> Format: S6 This contains Segment1 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass is done.
	7	<b>Reserved</b> Format: MBZ
	6:0	<b>Segment0 DeltaLoopFilter</b> Format: S6 This contains Segment0 DeltaLoopFilter in Bit Rate Control. This register is valid after a BRC pass



<b>MFX_VP8_BRC_D_LOOP_FILTER - Reported BitRateControl DeltaLoopFilter</b>	
--	--

	is done. If Segmentation is not enabled, this field reflects DeltaLoopFilter. If Segmentation is enabled, this field reflects Segment0 DeltaLoopFilter.
--	---





## Reported BitRateControl DeltaQindex

<b>MFX_VP8_BRC_DQ_INDEX - Reported BitRateControl DeltaQindex</b>				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	12910h			
ShortName:	MFX_VP8_BRC_DQ_INDEX_VB0			
Address:	1C910h			
ShortName:	MFX_VP8_BRC_DQ_INDEX_VB1			
This register stores per segment Bit Rate Control DeltaQindex.				
DWord	Bit	Description		
0	31:24	<b>Segment3 DeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> This contains Segment3 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done	Format:	S7
	Format:	S7		
	23:16	<b>Segment2 DeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> This contains Segment2 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done	Format:	S7
	Format:	S7		
15:8	<b>Segment1 DeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> This contains Segment1 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done.	Format:	S7	
Format:	S7			
7:0	<b>Segment0 DeltaQindex</b> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> This contains Segment0 DeltaQindex in Bit Rate Control. This register is valid after a BRC pass is done. If Segmentation is not enabled, this field reflects DeltaQindex. If Segmentation is enabled, this field reflects Segment0 DeltaQindex.	Format:	S7	
Format:	S7			



## Reported BitRateControl parameter Mask

MFX_VP8_CNTRL_MASK - Reported BitRateControl parameter Mask		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12900h	
ShortName:	MFX_VP8_CNTRL_MASK_VB0	
Address:	1C900h	
ShortName:	MFX_VP8_CNTRL_MASK_VB1	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:6	<b>Reserved</b> Format: MBZ
	5	<b>Final Bitstream Buffer Overrun Mask</b> Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit5. This denotes Final bitstream buffer overrun feature is enabled.
	4	<b>Intermediate Bitstream Buffer Overrun Mask</b> Format: U1 This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit4. This denotes intermediate bitstream buffer overrun feature is enabled.
	3	<b>Intra MB Bit Count Conformance Mask</b> Format: U1 This is legacy support as AVC for Intra MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit3. This feature is not validated.
	2	<b>Inter MB Bit Count Conformance Mask</b> Format: U1 This is legacy support as AVC for Inter MB Bit Count conformance. This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit2. This feature is not validated.
	1	<b>Frame Bit Rate Overflow Mask</b>



## MFX\_VP8\_CNTRL\_MASK - Reported BitRateControl parameter Mask

		Format:	U1
		This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit0. It denotes if Frame Bit Rate Overflow is enabled for Bit Rate Control	
0	<b>Frame Bit Rate Underflow Mask</b>		
		Format:	U1
		This is same bit reflected in MFX_VP8_ENC_CFG DW2 bit1. It denotes if Frame Bit Rate Underflow is enabled for Bit Rate Control	



## Reported BitRateControl parameter Status

MFX_VP8_CNTRL_STATUS - Reported BitRateControl parameter Status		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	12904h	
ShortName:	MFX_VP8_CNTRL_STATUS_VB0	
Address:	1C904h	
ShortName:	MFX_VP8_CNTRL_STATUS_VB1	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Format: MBZ
	7	<b>QindexClampHigh Status</b> Format: U1 This denotes if Qindex is clamped by QindexClampHigh value programmed in MFX_VP8_PIC_STATE.DW7.
	6	<b>QindexClampLow Status</b> Format: U1 This denotes if Qindex is clamped by QindexClampLow value programmed in MFX_VP8_PIC_STATE.DW7.
	5	<b>Final Bitstream Buffer Overrun Status</b> Format: U1 This denotes if Final bitstream buffer overrun.
	4	<b>Intermediate Bitstream Buffer Overrun Status</b> Format: U1 This denotes if any of the Intermediate bitstream buffer overrun. (including FrameHeader, Partition1 to Partition8)
	3	<b>Intra MB Bit Count Conformance Status</b> Format: U1



## MFX\_VP8\_CNTRL\_STATUS - Reported BitRateControl parameter Status

		This is legacy support as AVC for Intra MB Bit Count conformance. It denotes if Intra MB Bit Count meets conformance size. This feature is not validated.		
2	<b>Inter MB Bit Count Conformance Status</b>	<table border="1"><tr><td>Format:</td><td>U1</td></tr></table> <p>This is legacy support as AVC for Inter MB Bit Count conformance. It denotes if Inter MB Bit Count meets conformance size. This feature is not validated.</p>	Format:	U1
Format:	U1			
1	<b>Frame Bit Rate Overflow Status</b>	<table border="1"><tr><td>Format:</td><td>U1</td></tr></table> <p>It denotes if Frame Bit Rate Overflow in current frame</p>	Format:	U1
Format:	U1			
0	<b>Frame Bit Rate Underflow Status</b>	<table border="1"><tr><td>Format:</td><td>U1</td></tr></table> <p>It denotes if Frame Bit Rate Underflow in current frame</p>	Format:	U1
Format:	U1			



## Reported Bitstream Output Bit Count for Syntax Elements Only

HCP_BITSTREAMSE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1E9A8h			
<p>This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p><b>HCP Bitstream Syntax Element Only Bit Count</b></p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.</p>	Format:	U32
Format:	U32			



## Reported Bitstream Output Bit Count for Syntax Elements Only Register

<b>MFC_BITSTREAM_SE_BITCOUNT_FRAME - Reported Bitstream Output Bit Count for Syntax Elements Only Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128A4h	
This register stores the count of number of bits in the bitstream due to syntax elements only. This excludes header/ byte alignment /tail/EMU/CABAC-0word/padding bits but includes the stop-one-bit. This register is part of the context save and restore.		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Syntax Element Only Bit Count</b> Total number of bits in the bitstream output due to syntax elements only. It includes the data bytes only. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.



## Reported Bitstream Output Byte Count per Frame Register

<b>MFC_BITSTREAM_BYTECOUNT_FRAME - Reported Bitstream Output Byte Count per Frame Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128A0h	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:0	<b>MFC Bitstream Byte Count per Frame</b> Total number of bytes in the bitstream output per frame from the encoder. This includes header/tail/byte alignment/data bytes/EMU (emulation) bytes/cabac-zero word insertion/padding insertion. This count is updated for every time the internal bitstream counter is incremented and its reset at image start.





## Reported Bitstream Output Byte Count per Tile

HCP_BITSTREAM_BYTECOUNT_TILE - Reported Bitstream Output Byte Count per Tile				
Register Space:	MMIO: 0/2/0			
Source:	VideoCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1E9CCh			
This register stores the count of bytes of the bitstream output per tile.				
DWord	Bit	Description		
0	31:0	<b>HCP Bitstream Byte Count per Tile</b> <table border="1" data-bbox="321 884 1466 932"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Total number of bytes in the bitstream output per Tile from the encoder. This includes header/byte alignment/data bytes/EMU (emulation) bytes/. This count is updated for every time the internal bitstream counter is incremented and its reset at tile start.</p>	Format:	U32
Format:	U32			



## Reported Bitstream Output CABAC Bin Count Register

<b>MFC_AVC_CABAC_BIN_COUNT_FRAME - Reported Bitstream Output CABAC Bin Count Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	128A8h	
This register stores the count of number of bins per frame.		
DWord	Bit	Description
0	31:0	<b>MFC AVC Cabac Bin Count</b> Total number of BINs in the bitstream output per frame from the encoder. This count is updated for every time the bin counter is incremented and its reset at image start.



## Reported Bitstream Output CABAC Insertion Count

<b>HCP_CABAC_INSERTION_COUNT - Reported Bitstream Output CABAC Insertion Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1E9B0h	
This register stores the count in bytes of <b>CABAC ZERO_WORD</b> insertion. It is primarily provided for <b>statistical data gathering</b> .		
DWord	Bit	Description
0	31:0	<b>HCP Cabac Insertion Count</b> Format: U32 Total number of bytes in the bitstream output before for the CABAC zero word insertion. This count is updated each time when the insertion count is incremented.



## Reported Final Bitstream Byte Count

<b>MFX_VP8_FRM_BYTE_CNT - Reported Final Bitstream Byte Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1C908h	
This register stores the count of bytes of the bitstream output per frame		
DWord	Bit	Description
0	31:0	<b>Final BitStream Byte Count</b>
		Format: U32
		This register contains Final Bitstream byte count



## Reported Frame Zero Padding Byte Count

<b>MFX_VP8_FRM_ZERO_PAD - Reported Frame Zero Padding Byte Count</b>		
Register Space:	MMIO: 0/2/0	
Source:	VideoCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1290Ch	
ShortName:	MFX_VP8_FRM_ZERO_PAD_VB0	
Address:	1C90Ch	
ShortName:	MFX_VP8_FRM_ZERO_PAD_VB1	
This register stores Frame Zero Padding Byte Count		
DWord	Bit	Description
0	31:16	<b>Reserved</b> Format: MBZ
	15:0	<b>Frame Zero Padding Byte Count</b> Format: U16 This register contains Frame Zero Padding byte count This is legacy support. This feature is not validated.



## Reported Timestamp Count

<b>TIMESTAMP - Reported Timestamp Count</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	64
Address:	02358h-0235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_RCSUNIT
Address:	18358h-1835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_POCSUNIT
Address:	22358h-2235Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_BCSUNIT
Address:	1C0358h-1C035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT0
Address:	1C4358h-1C435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT1
Address:	1C8358h-1C835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT0
Address:	1D0358h-1D035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT2
Address:	1D4358h-1D435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT3
Address:	1D8358h-1D835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT1
Address:	1E0358h-1E035Fh



## TIMESTAMP - Reported Timestamp Count

Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT4
Address:	1E4358h-1E435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT5
Address:	1E8358h-1E835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT2
Address:	1F0358h-1F035Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT6
Address:	1F4358h-1F435Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VCSUNIT7
Address:	1F8358h-1F835Fh
Name:	Reported Timestamp Count
ShortName:	TIMESTAMP_VECSUNIT3

Description	Source
This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency.	RenderCS
This register provides an elapsed real-time value that can be used as a timestamp. The accumulated value in this register is of the timestamp stamp granularity (base unit) defined in the "Time Stamp Bases[SKL]" subsection in Power Management chapter.	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
This register is <i>not</i> reset by a <u>graphics</u> reset. It will maintain its value unless a full chipset reset is performed.	

<b><u>_Custom_GTIReset</u></b>	<b><u>_Custom_GTIAccessProtection</u></b>	<b><u>_Custom_GTIStorage</u></b>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0..1	63:36	<b>Reserved</b> Format: MBZ
	35:32	<b>Timestamp Value UN</b>



## TIMESTAMP - Reported Timestamp Count

		Format:	U4
		This register increment's for every timestamp base unit. The granularity of the time stamp base unit is defined in the "Time Stamp Bases[SKL]" subsection in Power Management chapter. Note: This is the Upper Nibble of the Timesamp Value, a 36-bit signal.	
	31:0	<b>Timestamp Value LDW</b>	
		Format:	U32
		This register increment's for every timestamp base unit. The granularity of the time stamp base unit is defined in the "Time Stamp Bases[SKL]" subsection in Power Management chapter.	





## Reset Control Register

<b>RESET_CTRL - Reset Control Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	020D0h-020D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_RCSUNIT
Address:	180D0h-180D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_POCSUNIT
Address:	220D0h-220D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_BCSUNIT
Address:	1C00D0h-1C00D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT0
Address:	1C40D0h-1C40D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT1
Address:	1C80D0h-1C80D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VECSUNIT0
Address:	1D00D0h-1D00D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT2
Address:	1D40D0h-1D40D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VCSUNIT3
Address:	1D80D0h-1D80D3h
Name:	Reset Control Register
ShortName:	RESET_CTRL_VECSUNIT1
Address:	1E00D0h-1E00D3h



## RESET\_CTRL - Reset Control Register

Name: Reset Control Register

ShortName: RESET\_CTRL\_VCSUNIT4

Address: 1E40D0h-1E40D3h

Name: Reset Control Register

ShortName: RESET\_CTRL\_VCSUNIT5

Address: 1E80D0h-1E80D3h

Name: Reset Control Register

ShortName: RESET\_CTRL\_VECSUNIT2

Address: 1F00D0h-1F00D3h

Name: Reset Control Register

ShortName: RESET\_CTRL\_VCSUNIT6

Address: 1F40D0h-1F40D3h

Name: Reset Control Register

ShortName: RESET\_CTRL\_VCSUNIT7

Address: 1F80D0h-1F80D3h

Name: Reset Control Register

ShortName: RESET\_CTRL\_VECSUNIT3

Soft reset flow for an engine (Render, Blitter, Video, Video Enhancement) is asynchronous to the context execution in HW. SW needs a deterministic way to ensure it resets the context it intends to. One way to achieve this is to ensure HW doesn't switch out the context while SW is doing a soft reset. This is achieved by having an explicit interface between HW-SW to prepare the engine prior to the soft reset. SW sets the "Request Reset" in RESET\_CTRL register of an engine indicating SW wants to initiate a soft reset flow for the corresponding engine. In response to "Request Reset" bit set, HW sets "Ready for Reset" bit of RESET\_CTRL register indicating engine readiness for reset. As part of the reset readiness HW will not allow any context switch to take place and also ensure any ongoing context switch is paused on a clean context boundary (context save in progress is completed, Context Switch Status Buffer updates are allowed to complete).

SW polls for "Ready for Reset" bit to be set before it does soft reset for the corresponding engine. Reading EXECLIST\_STATUS register at this point provides the active context in HW that will get reset. On engine reset "Request Reset" bit will get reset with rest of the engine logic.

Upon polling EXECLIST\_STATUS register for active context SW might decide not to reset the engine and can reset the "Request Reset" in RESET\_CTRL register. On "Request Reset" getting reset by SW, HW must continue with execution.

SW setting "Ready for Reset" bit in RESET\_CTRL register of an engine need not be followed by the corresponding engine reset.

SW writing to "Request Reset" bit in RESET\_CTRL register is preparing the engine for reset whereas SW writing to GDRST triggers the actual reset flow in HW.

### Programming Notes

SW must not do Reset Readiness Handshake as part of the reset recovery on a CAT error.

[\\_Custom\\_GTIReset](#) | [\\_Custom\\_GTIAccessProtection](#) | [\\_Custom\\_GTISStorage](#)



## RESET\_CTRL - Reset Control Register

DWord	Bit	Description				
0	31:16	<p><b>Mask</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">WO</td> </tr> <tr> <td>Format:</td> <td>Mask</td> </tr> </table> <p>Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)</p>	Access:	WO	Format:	Mask
Access:	WO					
Format:	Mask					
	15:3	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ		
Format:	MBZ					
	2	<b>Reserved</b>				
	1	<p><b>Ready for Reset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U1</td> </tr> </table> <p>When set indicates render engine is ready for reset. This bit gets cleared on engine reset or when Soft Reset In progress is cleared.</p>	Format:	U1		
Format:	U1					
	0	<p><b>Request Reset</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">U1</td> </tr> </table> <p>"Request Reset" bit must be read as "Readiness for Reset".            When set indicates SW wishes to reset the render engine. On seeing this bit set Command Streamer will take appropriate action and set Ready For Reset status bit. This bit gets cleared on engine reset. This bit can also be cleared by writing "0" to this bit.</p>	Format:	U1		
Format:	U1					



## Reset Flow Control Messages 0

RSTFCTLMSG0 - Reset Flow Control Messages 0				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	08108h			
Soft-Reset and FLR Flow Control Message Registers				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
	Access:	RO		
	15:3	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
2	<p><b>FLR Done ack from Pmunit</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>FLR Done ack from Pmunit: 1: PM unit sets this bit to acknowledge the FLR done message has been forwarded to SA through GAM interface. 0: Default Value. If the bit was set by PM then Cpunit hardware clears it once FLR is completed.</p>	Access:	R/W Set	
Access:	R/W Set			
1	<p><b>Global Resource Arbitration Acknowledgement Messages</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Global Resource Arbitration Acknowledgement Message from PM: '1' : CP_ARB_REQ_ACK - Acknowledgement for CPunit's global resource arbitration request '0' : CP_ARB_RELEASE_ACK - Acknowledgement to CPunit's release of global resources</p>	Access:	R/W	
Access:	R/W			
0	<p><b>CP Busy / Idle Status Acknowledgement Messages</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CP Busy / Idle Status Acknowledgement Message from PM: '0' : CP_NOT_BUSY_ACK - Acknowledgement that the CPunit is idle. '1' : CP_BUSY_ACK - Acknowledgement that the CPunit is busy.</p>	Access:	R/W	
Access:	R/W			



## Reset Flow Control Messages 1

RSTFCTLMSG1 - Reset Flow Control Messages 1				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	08114h			
Soft-Reset and FLR Flow Control Message Registers				
DWord	Bit	Description		
0	31:16	<b>Message Mask</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask            In order to write to bits 15:0, the corresponding message mask bits must be written.            For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
		Access:	RO	
		<b>Vebox 3 Reset flow Acknowledge Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Vebox reset:            '1' : PREP_RST_VEBOX_ACK            - Acknowledgement that graphics VE is prepared for reset assertion.            '0' : DONE_VEBOX_RST_ACK            - Acknowledgement that graphics VE reset is de-asserted</p>	Access:	R/W
		Access:	R/W	
		<b>Vebox 2 Reset flow Acknowledge Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Vebox reset:            '1' : PREP_RST_VEBOX_ACK            - Acknowledgement that graphics VE is prepared for reset assertion.            '0' : DONE_VEBOX_RST_ACK            - Acknowledgement that graphics VE reset is de-asserted</p>	Access:	R/W
Access:	R/W			
<b>Vebox 1 Reset flow Acknowledge Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Vebox reset:            '1' : PREP_RST_VEBOX_ACK            - Acknowledgement that graphics VE is prepared for reset assertion.            '0' : DONE_VEBOX_RST_ACK            - Acknowledgement that graphics VE reset is de-asserted</p>	Access:	R/W		
Access:	R/W			
<b>Vebox 0 Reset flow Acknowledge Message</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W			



## RSTFCTLMSG1 - Reset Flow Control Messages 1

	<p>PM Acknowledgement Messages for Vebox reset:</p> <p>'1' : PREP_RST_VEBOX_ACK - Acknowledgement that graphics VE is prepared for reset assertion.</p> <p>'0' : DONE_VEBOX_RST_ACK - Acknowledgement that graphics VE reset is de-asserted</p>		
11	<p><b>Media 7 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset:</p> <p>'1' : PREP_RST_MEDIA_ACK - Acknowledgement that graphics media block is prepared for reset assertion.</p> <p>'0' : DONE_MEDIA_RST_ACK - Acknowledgement that the graphics media reset is de-asserted</p>	Access:	R/W
Access:	R/W		
10	<p><b>Media 6 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset:</p> <p>'1' : PREP_RST_MEDIA_ACK - Acknowledgement that graphics media block is prepared for reset assertion.</p> <p>'0' : DONE_MEDIA_RST_ACK - Acknowledgement that the graphics media reset is de-asserted</p>	Access:	R/W
Access:	R/W		
9	<p><b>Media 5 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset:</p> <p>'1' : PREP_RST_MEDIA_ACK - Acknowledgement that graphics media block is prepared for reset assertion.</p> <p>'0' : DONE_MEDIA_RST_ACK - Acknowledgement that the graphics media reset is de-asserted</p>	Access:	R/W
Access:	R/W		
8	<p><b>Media 4 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset:</p> <p>'1' : PREP_RST_MEDIA_ACK - Acknowledgement that graphics media block is prepared for reset assertion.</p> <p>'0' : DONE_MEDIA_RST_ACK - Acknowledgement that the graphics media reset is de-asserted</p>	Access:	R/W
Access:	R/W		
7	<p><b>Media 3 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset:</p> <p>'1' : PREP_RST_MEDIA_ACK</p>	Access:	R/W
Access:	R/W		



## RSTFCTLMSG1 - Reset Flow Control Messages 1

	<ul style="list-style-type: none"> <li>- Acknowledgement that graphics media block is prepared for reset assertion. '0' : DONE_MEDIA_RST_ACK</li> <li>- Acknowledgement that the graphics media reset is de-asserted</li> </ul>		
6	<p><b>Media 2 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset: '1' : PREP_RST_MEDIA_ACK</p> <ul style="list-style-type: none"> <li>- Acknowledgement that graphics media block is prepared for reset assertion.</li> <li>'0' : DONE_MEDIA_RST_ACK</li> <li>- Acknowledgement that the graphics media reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W		
5	<p><b>Media 1 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset: '1' : PREP_RST_MEDIA_ACK</p> <ul style="list-style-type: none"> <li>- Acknowledgement that graphics media block is prepared for reset assertion.</li> <li>'0' : DONE_MEDIA_RST_ACK</li> <li>- Acknowledgement that the graphics media reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W		
4	<p><b>Media 0 Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Media reset: '1' : PREP_RST_MEDIA_ACK</p> <ul style="list-style-type: none"> <li>- Acknowledgement that graphics media block is prepared for reset assertion.</li> <li>'0' : DONE_MEDIA_RST_ACK</li> <li>- Acknowledgement that the graphics media reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W		
3	<p><b>GUC Reset flow Acknowledge message</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for GUC reset: '1' : PREP_RST_GUC_ACK</p> <ul style="list-style-type: none"> <li>- Acknowledgement that graphics guc is prepared for reset assertion.</li> <li>'0' : DONE_GUC_RST_ACK</li> <li>- Acknowledgement that graphics guc reset is de-asserted</li> </ul>	Access:	R/W
Access:	R/W		
2	<p><b>Blitter Reset Flow Acknowledgement Messages</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>PM Acknowledgement Messages for Blitter reset: '1' : PREP_RST_BLIT_ACK</p> <ul style="list-style-type: none"> <li>- Acknowledgement that graphics blitter is prepared for reset assertion.</li> <li>'0' : DONE_BLIT_RST_ACK</li> </ul>	Access:	R/W
Access:	R/W		



## RSTFCTLMSG1 - Reset Flow Control Messages 1

		- Acknowledgement that graphics blitter reset is de-asserted
1	<b>Render Reset Flow Acknowledgement Messages</b>	
	Access:	R/W
	PM Acknowledgement Messages for Render reset: '1' : PREP_RST_RENDER_ACK - Acknowledgement that the graphics render block is prepared for reset assertion. '0' : DONE_RENDER_RST_ACK - Acknowledgement that the graphics render reset is de-asserted	
0	<b>GTI-Device Reset Flow Acknowledgement Messages</b>	
	Access:	R/W
	PM Acknowledgement Messages for GTI-Device reset: '1' : PREP_RST_GTIDEV_ACK - Acknowledgement that the GTI device is prepared for reset assertion. '0' : DONE_GTIDEV_RST_ACK - Acknowledgement that the GTI device reset is de-asserted	





## Revision Identification and Class Code register

RID2_CC_0_2_0_PCI - Revision Identification and Class Code register				
Register Space:	PCI: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	00008h			
<p>This register contains the revision number for Device #2 Functions 0 and contains the device programming interface information related to the Sub-Class Code and Base Class Code definition for the IGD. This register also contains the Base Class Code and the function sub-class in relation to the Base Class Code.</p>				
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified
<a href="#">_Custom_SaiPolicy []</a>				
Unspecified				
DWord	Bit	Description		
0	31:24	<b>Base Class Code</b>		
		Default Value:	00000011b	
		Access:	RO Variant	
		<p>This is an 8-bit value that indicates the base class code. When MGGC0[VAMEN] is 0 this code has the value 03h, indicating a Display Controller. When MGGC0[VAMEN] is 1 this code has the value 03h, indicating a Display Controller Device.</p>		
23:16		<b>Sub-Class Code</b>		
		Default Value:	00000000b	
		Access:	RO Variant	
		<p>When MGGC0[VAMEN] is 0, this value is 00h. When MGGC0[VAMEN] is 1, this value is 80h, indicating other display device.</p>		
15:8		<b>Programming Interface</b>		
		Default Value:	00000000b	
		Access:	RO	
		<p>When MGGC0[VAMEN] is 0 this value is 00h, indicating a Display Controller. When MGGC0[VAMEN] is 1 this value is 00h, indicating a NOP.</p>		
7:4		<b>Revision Identification Number MSB</b>		
		Default Value:	0000b	
		Access:	R/W	
		<p>Four MSB of RID</p>		



## RID2\_CC\_0\_2\_0\_PCI - Revision Identification and Class Code register

	3:0	<b>Revision Identification Number</b>	
		Default Value:	0000b
		Access:	R/W
		Four LSB of RID	



## RING\_BUFFER\_HEAD\_PREEMPT\_REG

RING_BUFFER_HEAD_PREEMPT_REG - RING_BUFFER_HEAD_PREEMPT_REG	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0214Ch-0214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_RCSUNIT
Address:	1814Ch-1814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_POCSUNIT
Address:	2214Ch-2214Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_BCSUNIT
Address:	1C014Ch-1C014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT0
Address:	1C414Ch-1C414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT1
Address:	1C814Ch-1C814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT0
Address:	1D014Ch-1D014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT2
Address:	1D414Ch-1D414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT3
Address:	1D814Ch-1D814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT1



## RING\_BUFFER\_HEAD\_PREEMPT\_REG - RING\_BUFFER\_HEAD\_PREEMPT\_REG

Address:	1E014Ch-1E014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT4
Address:	1E414Ch-1E414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT5
Address:	1E814Ch-1E814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT2
Address:	1F014Ch-1F014Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT6
Address:	1F414Ch-1F414Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VCSUNIT7
Address:	1F814Ch-1F814Fh
Name:	RING_BUFFER_HEAD_PREEMPT_REG
ShortName:	RING_BUFFER_HEAD_PREEMPT_REG_VECSUNIT3

### Description

This register contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed and caused the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is executed as part of the batch buffer then the value of the register will be the offset in the ring of the command past the batch buffer start that contained the preemptable command.

This is a global register and context save/restored as part of power context image.

Preemptable Commands	Source
<ul style="list-style-type: none"> <li>• MI_ARB_CHECK</li> <li>• 3D_PRIMITIVE</li> <li>• GPGPU_WALKER</li> <li>• MEDIA_STATE_FLUSH</li> <li>• PIPE_CONTROL (Only in GPGPU mode of pipeline selection)</li> <li>• MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)</li> <li>• MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)</li> </ul>	RenderCS

Preemptable Commands	Source
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS



## RING\_BUFFER\_HEAD\_PREEMPT\_REG - RING\_BUFFER\_HEAD\_PREEMPT\_REG

### Programming Notes

**Programming Restriction:**  
**This register should NEVER be programmed by driver. This is for HW internal use only.**

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description	
0	31:21	<b>Last Wrap Count</b>	
	20:2	<b>Preempted Head Offset</b>	
		Format: <span style="float: right;">U19</span>	
	This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command was executed and caused the head pointer to move due to the UHPTR register being valid.		
1:0	<b>Ring/Batch Indicator</b>		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Ring	Preemptable command was executed in ring and caused head pointer to be updated.
	1h	Batch	Preemptable command was executed in batch and caused head pointer to be updated.
2h	2nd level batch	Preemptable command was executed in second level batch and caused head pointer to be updated.	



## Ring Buffer Control

<b>RING_BUFFER_CTL - Ring Buffer Control</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0203Ch-0203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_RCSUNIT
Address:	1803Ch-1803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_POCSUNIT
Address:	2203Ch-2203Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_BCSUNIT
Address:	1C003Ch-1C003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT0
Address:	1C403Ch-1C403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT1
Address:	1C803Ch-1C803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT0
Address:	1D003Ch-1D003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT2
Address:	1D403Ch-1D403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT3
Address:	1D803Ch-1D803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT1
Address:	1E003Ch-1E003Fh



## RING\_BUFFER\_CTL - Ring Buffer Control

Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT4
Address:	1E403Ch-1E403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT5
Address:	1E803Ch-1E803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT2
Address:	1F003Ch-1F003Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT6
Address:	1F403Ch-1F403Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VCSUNIT7
Address:	1F803Ch-1F803Fh
Name:	Ring Buffer Control
ShortName:	RING_BUFFER_CTL_VECSUNIT3

### Description

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description									
0	31:21	<b>Reserved</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> MBZ									
	20:12	<b>Buffer Length</b> Format: <span style="border: 1px solid black; padding: 2px;"> </span> U9-1 in 4 KB pages - 1 This field is written by SW to specify the length of the ring buffer in 4 KB Pages. Range = [0 = 1 page = 4 KB, 1Fh = 512 pages = 2 MB]									
		<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr> <th style="width: 30%;">Value</th> <th style="width: 30%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>1 page = 4 KB</td> </tr> <tr> <td>1Fh</td> <td></td> <td>512 pages = 2 MB</td> </tr> </tbody> </table>	Value	Name	Description	0		1 page = 4 KB	1Fh		512 pages = 2 MB
	Value	Name	Description								
0		1 page = 4 KB									
1Fh		512 pages = 2 MB									
11		<b>RBWait</b> Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting.									



## RING\_BUFFER\_CTL - Ring Buffer Control

	Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.																							
10	<p><b>Semaphore Wait</b></p> <table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy. Software can write a "1" to clear this bit, write of "0" has no effect.</td> </tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">Writing a value of '1' will unconditionally cancel the semaphore wait on the next memory comparison. Memory comparison is triggered in signal mode on receiving a semaphore signal and in poll mode on wait timer getting expired.</td> </tr> </table>	Description		Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy. Software can write a "1" to clear this bit, write of "0" has no effect.		Programming Notes		Writing a value of '1' will unconditionally cancel the semaphore wait on the next memory comparison. Memory comparison is triggered in signal mode on receiving a semaphore signal and in poll mode on wait timer getting expired.																
Description																								
Indicates that this ring has executed a MI_SEMAPHORE_WAIT instruction and is currently waiting for wait condition to satisfy. Software can write a "1" to clear this bit, write of "0" has no effect.																								
Programming Notes																								
Writing a value of '1' will unconditionally cancel the semaphore wait on the next memory comparison. Memory comparison is triggered in signal mode on receiving a semaphore signal and in poll mode on wait timer getting expired.																								
9	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																					
Format:	MBZ																							
8	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																					
Format:	MBZ																							
7:3	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																					
Format:	MBZ																							
2:1	<p><b>Automatic Report Head Pointer</b></p> <table border="1" style="width: 100%;"> <tr> <td>Source:</td> <td>BSpec</td> </tr> </table> <table border="1" style="width: 100%;"> <tr> <th colspan="2" style="text-align: center;">Description</th> </tr> <tr> <td colspan="2">This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.</td> </tr> <tr> <td colspan="2">When <b>Execlist Enable</b> bit is set the head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page. MI_AUTOREPORT_4KB option is not supported on DevBDW_A stepping.</td> </tr> </table> <table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>MI_AUTOREPORT_OFF</td> <td>Automatic reporting disabled</td> </tr> <tr> <td>1</td> <td>MI_AUTOREPORT_64KB</td> <td>Report every 16 pages (64KB)</td> </tr> <tr> <td>2</td> <td>MI_AUTOREPORT_4KB</td> <td>Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.</td> </tr> <tr> <td>3</td> <td>MI_AUTO_REPORT_128KB</td> <td>Report every 32 pages (128KB).</td> </tr> </tbody> </table>	Source:	BSpec	Description		This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.		When <b>Execlist Enable</b> bit is set the head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page. MI_AUTOREPORT_4KB option is not supported on DevBDW_A stepping.		Value	Name	Description	0	MI_AUTOREPORT_OFF	Automatic reporting disabled	1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)	2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.	3	MI_AUTO_REPORT_128KB	Report every 32 pages (128KB).
Source:	BSpec																							
Description																								
This field is written by software to control the automatic reporting (write) of this ring buffer's Head Pointer register (register DWord 1) to the corresponding location within the Hardware Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB boundaries within the ring buffer.																								
When <b>Execlist Enable</b> bit is set the head pointer will be reported to the head pointer location in the Per-Process Hardware Status Page. MI_AUTOREPORT_4KB option is not supported on DevBDW_A stepping.																								
Value	Name	Description																						
0	MI_AUTOREPORT_OFF	Automatic reporting disabled																						
1	MI_AUTOREPORT_64KB	Report every 16 pages (64KB)																						
2	MI_AUTOREPORT_4KB	Report every page (4KB) This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports.																						
3	MI_AUTO_REPORT_128KB	Report every 32 pages (128KB).																						
0	<b>Ring Buffer Enable</b>																							





## RING\_BUFFER\_CTL - Ring Buffer Control

Format:	Enable
<p>This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state currently loaded in hardware is considered invalid.</p>	
Programming Notes	Source
<p>Ring Buffer Mode of Scheduling: SW must follow the below programming notes during SW initialization phase or while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. This flow must be also followed during ring replay when ring buffer is disabled and enabled.</p> <ul style="list-style-type: none"><li>• SW must set the Force Wakeup bit to prevent GT from entering C6.</li><li>• SW must dispatch workload (dummy context) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states must point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register.</li><li>• SW must ensure all the register (MMIO) initialization/programming through CPU happens in this block or latter, this ensures the MMIO state is save/restored on subsequent context switches (Power Sequences).</li><li>• Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.</li></ul>	RenderCS



## Ring Buffer Head

<b>RING_BUFFER_HEAD - Ring Buffer Head</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02034h-02037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_RCSUNIT
Address:	18034h-18037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_POCSUNIT
Address:	22034h-22037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_BCSUNIT
Address:	1C0034h-1C0037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT0
Address:	1C4034h-1C4037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT1
Address:	1C8034h-1C8037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VECSUNIT0
Address:	1D0034h-1D0037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT2
Address:	1D4034h-1D4037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VCSUNIT3
Address:	1D8034h-1D8037h
Name:	Ring Buffer Head
ShortName:	RING_BUFFER_HEAD_VECSUNIT1
Address:	1E0034h-1E0037h



<b>RING_BUFFER_HEAD - Ring Buffer Head</b>				
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VCSUNIT4			
Address:	1E4034h-1E4037h			
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VCSUNIT5			
Address:	1E8034h-1E8037h			
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VECSUNIT2			
Address:	1F0034h-1F0037h			
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VCSUNIT6			
Address:	1F4034h-1F4037h			
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VCSUNIT7			
Address:	1F8034h-1F8037h			
Name:	Ring Buffer Head			
ShortName:	RING_BUFFER_HEAD_VECSUNIT3			
Description				
<p>These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.</p>				
<u>_Custom_GTIReset</u>	<u>_Custom_GTIAccessProtection</u>			
Unspecified	Unspecified			
<u>_Custom_GTISStorage</u>	Unspecified			
DWord	Bit	Description		
0	31:21	<b>Wrap Count</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U11 count of ring buffer wraps</td> </tr> </table> <p>This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the start (i.e., whenever it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates a virtual 4GB Head "Pointer" which can be used as a tag associated with instructions placed in a ring buffer. The Wrap Count itself will wrap to 0 upon overflow.</p>	Format:	U11 count of ring buffer wraps
	Format:	U11 count of ring buffer wraps		
20:2	<b>Head Offset</b> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>GraphicsAddress[20:2] DWord Offset</td> </tr> </table> <p>This field indicates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field to select the first DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is enabled is UNDEFINED). Subsequently, the device will increment this offset as it</p>	Format:	GraphicsAddress[20:2] DWord Offset	
Format:	GraphicsAddress[20:2] DWord Offset			



## RING\_BUFFER\_HEAD - Ring Buffer Head

		executes instructions - until it reaches the QWord specified by the <b>Tail Offset</b> . At this point the ring buffer is considered "empty".
		<b>Programming Notes</b>
		A RB can be enabled empty or containing some number of valid instructions.
	1	<b>Reserved</b>
		Format: MBZ
	0	<b>Reserved</b>
		Format: MBZ



## Ring Buffer Start

<b>RING_BUFFER_START - Ring Buffer Start</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02038h-0203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_RCSUNIT
Address:	18038h-1803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_POCSUNIT
Address:	22038h-2203Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_BCSUNIT
Address:	1C0038h-1C003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT0
Address:	1C4038h-1C403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT1
Address:	1C8038h-1C803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT0
Address:	1D0038h-1D003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT2
Address:	1D4038h-1D403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT3
Address:	1D8038h-1D803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT1
Address:	1E0038h-1E003Bh



## RING\_BUFFER\_START - Ring Buffer Start

Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT4
Address:	1E4038h-1E403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT5
Address:	1E8038h-1E803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT2
Address:	1F0038h-1F003Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT6
Address:	1F4038h-1F403Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VCSUNIT7
Address:	1F8038h-1F803Bh
Name:	Ring Buffer Start
ShortName:	RING_BUFFER_START_VECSUNIT3

### Description

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	
Unspecified	Unspecified	Unspecified	

DWord	Bit	Description		
0	31:12	<p><b>Starting Address</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:12]</td> </tr> </table> <p>This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.</p>	Format:	GraphicsAddress[31:12]
	Format:	GraphicsAddress[31:12]		
11:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			



## Ring Buffer Tail

<b>RING_BUFFER_TAIL - Ring Buffer Tail</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02030h-02033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_RCSUNIT
Address:	18030h-18033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_POCSUNIT
Address:	22030h-22033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_BCSUNIT
Address:	1C0030h-1C0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT0
Address:	1C4030h-1C4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT1
Address:	1C8030h-1C8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT0
Address:	1D0030h-1D0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT2
Address:	1D4030h-1D4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT3
Address:	1D8030h-1D8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT1
Address:	1E0030h-1E0033h



## RING\_BUFFER\_TAIL - Ring Buffer Tail

Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT4
Address:	1E4030h-1E4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT5
Address:	1E8030h-1E8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT2
Address:	1F0030h-1F0033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT6
Address:	1F4030h-1F4033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VCSUNIT7
Address:	1F8030h-1F8033h
Name:	Ring Buffer Tail
ShortName:	RING_BUFFER_TAIL_VECSUNIT3

### Description

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. These registers can only be updated through a restore of a context thru execution list submission.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	<a href="#">_Custom_GTILockWriteSignal</a>
Unspecified	Unspecified	Unspecified	Unspecified

DWord	Bit	Description											
0	31	<p><b>POSH Freeze</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Source:</td> <td style="width: 50%;">RenderCS</td> </tr> </table> <p>This bit provides a mechanism for SW to freeze POCS execution on context switch boundaries. POCS on sampling tail pointer with POSH Freeze set will not fetch and parse any commands from the command buffer until "POSH Freeze" gets reset on subsequent tail pointer updates. Tail pointer is programmed to PositionCS by RenderCS on a full restore or on a lite restore.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;"><b>[Default]</b></td> <td>POCS on sampling tail pointer with POSH Freeze set will not fetch and parse any commands from the command buffer until "POSH Freeze" gets reset on subsequent tail pointer updates.</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td>POCS on sampling tail pointer with POSH Freeze reset will resume regular execution flow.</td> </tr> </tbody> </table>	Source:	RenderCS	Value	Name	Description	0	<b>[Default]</b>	POCS on sampling tail pointer with POSH Freeze set will not fetch and parse any commands from the command buffer until "POSH Freeze" gets reset on subsequent tail pointer updates.	1		POCS on sampling tail pointer with POSH Freeze reset will resume regular execution flow.
Source:	RenderCS												
Value	Name	Description											
0	<b>[Default]</b>	POCS on sampling tail pointer with POSH Freeze set will not fetch and parse any commands from the command buffer until "POSH Freeze" gets reset on subsequent tail pointer updates.											
1		POCS on sampling tail pointer with POSH Freeze reset will resume regular execution flow.											





## RING\_BUFFER\_TAIL - Ring Buffer Tail

RING_BUFFER_TAIL - Ring Buffer Tail							
	<table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="background-color: #e1eef6;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2"> <p>“POSH Freeze” bit must be only programmed through RenderCS tail pointer in logical render context area (LRCA).</p> <p>“POSH Freeze” must be set for an context only when it is not active in hardware. “POSH Freeze” can be reset independent of context execution status in hardware. Once reset the updated value will get sampled by POCS only on subsequent context submission to hardware.</p> <p>This bit must not be set for VideoCS, PositionCS, BlitterCS, PinningCS and VideoEnhancementCS.</p> </td> </tr> </tbody> </table>	Programming Notes		<p>“POSH Freeze” bit must be only programmed through RenderCS tail pointer in logical render context area (LRCA).</p> <p>“POSH Freeze” must be set for an context only when it is not active in hardware. “POSH Freeze” can be reset independent of context execution status in hardware. Once reset the updated value will get sampled by POCS only on subsequent context submission to hardware.</p> <p>This bit must not be set for VideoCS, PositionCS, BlitterCS, PinningCS and VideoEnhancementCS.</p>			
Programming Notes							
<p>“POSH Freeze” bit must be only programmed through RenderCS tail pointer in logical render context area (LRCA).</p> <p>“POSH Freeze” must be set for an context only when it is not active in hardware. “POSH Freeze” can be reset independent of context execution status in hardware. Once reset the updated value will get sampled by POCS only on subsequent context submission to hardware.</p> <p>This bit must not be set for VideoCS, PositionCS, BlitterCS, PinningCS and VideoEnhancementCS.</p>							
30:21	<table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="background-color: #e1eef6;">Reserved</th> </tr> </thead> <tbody> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </tbody> </table>	Reserved		Format:	MBZ		
Reserved							
Format:	MBZ						
20:3	<table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="background-color: #e1eef6;">Tail Offset</th> </tr> </thead> <tbody> <tr> <td style="width: 30%;">Format:</td> <td style="text-align: center;">GraphicsAddress[20:3]</td> </tr> <tr> <td colspan="2"> <p>This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data - which may require instruction padding by software. See <b>Head Offset</b> for more information.</p> </td> </tr> </tbody> </table>	Tail Offset		Format:	GraphicsAddress[20:3]	<p>This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data - which may require instruction padding by software. See <b>Head Offset</b> for more information.</p>	
Tail Offset							
Format:	GraphicsAddress[20:3]						
<p>This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data - which may require instruction padding by software. See <b>Head Offset</b> for more information.</p>							
2:0	<table border="1" style="width: 100%;"> <thead> <tr> <th colspan="2" style="background-color: #e1eef6;">Reserved</th> </tr> </thead> <tbody> <tr> <td style="width: 60%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </tbody> </table>	Reserved		Format:	MBZ		
Reserved							
Format:	MBZ						



## Ring Context Address Register 0 for GTI Doorbell Unit

DRBCTXADDR0 - Ring Context Address Register 0 for GTI Doorbell Unit				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	64			
Address:	01950h			
DWord	Bit	Description		
0..1	63:32	<b>CTX base address 63:32</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">R/W</td></tr></table> Bits [63:32] of HPA base address which MDRB will use as the offset for its context save / restore		R/W
		R/W		
	31:6	<b>CTX base address 31:6</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">R/W</td></tr></table> Bits [31:6] of HPA base address which MDRB will use as the offset for its context save / restore		R/W
	R/W			
5:0	<b>Reserved</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">RO</td></tr></table> Reserved		RO	
	RO			



## Ring Context Start Register for GTI Doorbell Unit

<b>DRBCTXSTART - Ring Context Start Register for GTI Doorbell Unit</b>				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	0194Ch			
<p>Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].            In order to set bit0, for example, the data would be 0x0001_0001. In order to clear bit0, for example, the data would be 0x0001_0000.            Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.</p>				
DWord	Bit	Description		
0	31:16	<b>Context Save Mask</b> <table border="1"> <tr> <td>Access:</td> <td>WO</td> </tr> </table> This registers isn't context save/restored.	Access:	WO
	Access:	WO		
	15:2	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
Access:	RO			
1:0	<b>Context start</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Hardware Clear</td> </tr> </table> RPM will program these bits to notify MDRB to initiate either a context save or a context restore. MDRB will clear these bits once the context procedure is completed and the ACK is sent back to RPM. 2'b11 = Reserved 2'b10 = Context restore start 2'b01 = Context save start 2'b00 = Normal operation - DEFAULT Programming Note - It is assumed that this value will be static once programmed and not changed until MDRB clears the bits after ACKing the context procedure back to RPM	Access:	R/W Hardware Clear	
Access:	R/W Hardware Clear			



## RPM Context Image Interface

MSG_RPM_CTXBASE - RPM Context Image Interface				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	08518h			
This register is written by RPMunit, the content is provided to msqcunit in rc6 context address decode				
DWord	Bit	Description		
0	31:30	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
	Access:	RO		
	29:22	<b>RC6 Context Base High</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field corresponds to bits [39:32] of RC6MEMBASE            Use above 4GB is not currently supported, and these bits must be set to 0</p>	Access:	R/W
	Access:	R/W		
	21:2	<b>RC6 Context Base Low</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field is used to set the base of memory where the RC6 power context will be saved            This value MUST be above the base and below the top of stolen memory</p>	Access:	R/W
Access:	R/W			
1	<b>RC6 DRAM Only</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W	
Access:	R/W			
0	<b>RC6 Location</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>1'b0 : Send context data to C6SRAM (default)            1'b1 : Send context data to DRAM location specified in RC6CTXBASE</p>	Access:	R/W	
Access:	R/W			



## RTADDR\_LSB

RTADDR_LSB - RTADDR_LSB			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Size (in bits):	32		
Address:	124830h		
Register providing the base address of root-entry table.			
DWord	Bit	Description	
0	31:12	<b>RTA</b>	
		Default Value:	0000000h
		Access:	R/W
This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.			
11		<b>RTT</b>	
		Default Value:	0h
		Access:	R/W
This field specifies the type of root-table referenced by the Root Table Address (RTA) field; 0: Root Table 1: Extended Root Table			
10:0		<b>RESERVED</b>	
		Default Value:	000h
		Access:	R/W
Reserved			



## RTADDR\_MSB

RTADDR_MSB - RTADDR_MSB						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Size (in bits):	32					
Address:	124834h					
Register providing the base address of root-entry table.						
DWord	Bit	Description				
0	31:7	<p><b>RESERVED</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reserved</p>	Default Value:	000000h	Access:	R/W
	Default Value:	000000h				
Access:	R/W					
6:0	<p><b>RTA</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register points to base of page aligned, 4KB-sized root-entry table in system memory. Hardware ignores and not implements bits 63:HAW, where HAW is the host address width. Software specifies the base address of the root-entry table through this register, and programs it in hardware through the SRTP field in the Global Command register. Reads of this register returns value that was last programmed to it.</p>	Default Value:	00h	Access:	R/W	
Default Value:	00h					
Access:	R/W					



## Sampler control register

SAMPLER_CTL - Sampler control register		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	32	
Address:	0E140h	
<a href="#">_Custom_GTIAccessProtection</a>		
Unspecified		
DWord	Bit	Description
0	31:16	<b>ECO Reserved 1</b> Reserved: MBZ
	15:8	<b>Reserved</b>
	7:3	<b>Sampler unit select</b> 00000 ? SIUnit 00001 ? PLUnit 00010 ? DGUnit 00011 ? QCUnit 00100 ? FTUnit 00101 ? DMUnit 00110 ? SCUnit 00111 ? FLUnit 01000 ? SOUnit 01001 - AVSunit
	2	<b>ECO Reserved 2</b> Reserved MBZ (These bits are moved to CS unit MMIO register section at 0x208c, bit 2)
	1:0	<b>ECO Reserved 3</b> Reserved MBZ



## Sampler Dummy Register

<b>SMP_DUMMY - Sampler Dummy Register</b>		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Size (in bits):	32	
Address:	0E000h	
Name:	Sampler Dummy Address	
ShortName:	Sampler_Dummy_Address	
<p>This register is defined so that a non-posted MMIO cycle to this destination would ensure all cycles are flushed on the message channel between the source and destination. This register is used in the engine context to ensure all state is delivered. The value programmed in this register must not change the behavior of the GPU.</p>		
DWord	Bit	Description
0	31:0	<b>Reserved</b>
		Default Value: 0000000000000000b
		Access: RO





## SAMPLER Mode Register

SAMPLER_MODE - SAMPLER Mode Register		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	R/W	
Size (in bits):	32	
Trusted Type:	1	
Address:	0E18Ch	
Name:	SAMPLER Mode Register	
ShortName:	SAMPLER_MODE	
Valid Projects:		
<p>This register has bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16]. To set bit0, for example, the data would be 0x0001_0001. To clear bit0, for example, the data would be 0x0001_0000. Note that mask bit is the data bit offset + 16.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0	31:16	<b>Mask</b>
		Access: WO
	Format: Mask[15:0]	
	15	<b>enable smallPL</b>
Format: enable		
<b>Programming Notes</b>		
This bit MUST be set to ensure optimal power in 3D Sampler.		
Must not be enabled if <b>cache_flush</b> message is sent to sampler.		
14		<b>ECO Reserved 1B</b>
		Format: MBZ
13:12		<b>Sampler Cache Set XOR selection</b>
		Format: U2
	These bits have an impact only when the Sampler cache is configured in 16 way set associative mode. If the cache is being used for immediate data or for blitter data these bits have no effect.	
	<b>Value</b>	<b>Name</b>
00b	None	No XOR.
01b	Scheme 1	New_set_mask[3:0] = Tiled_address[16:13]. New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0].



## SAMPLER\_MODE - SAMPLER Mode Register

				<p>Rationale: These bits can distinguish among 16 different equivalent classes of virtual pages. These bits also represent the lsb for tile rows ranging from a pitch of 1 tile to 16 tiles.</p>
	10b	Scheme 2		<p> <math>\text{New\_set\_mask}[3] = \text{Tiled\_address}[17] \wedge \text{Tiled\_address}[16].</math>  <math>\text{New\_set\_mask}[2] = \text{Tiled\_address}[16] \wedge \text{Tiled\_address}[15].</math>  <math>\text{New\_set\_mask}[1] = \text{Tiled\_address}[15] \wedge \text{Tiled\_address}[14].</math>  <math>\text{New\_set\_mask}[0] = \text{Tiled\_address}[14] \wedge \text{Tiled\_address}[13].</math>  <math>\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0].</math> </p> <p>Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row size, it reduces the chance of aliasing on sets.</p>
	11b	Scheme 3 <b>[Default]</b>		<p> <math>\text{New\_set\_mask}[3] = \text{Tiled\_address}[22] \wedge \text{Tiled\_address}[21] \wedge \text{Tiled\_address}[20] \wedge \text{Tiled\_address}[19].</math>  <math>\text{New\_set\_mask}[2] = \text{Tiled\_address}[18] \wedge \text{Tiled\_address}[17] \wedge \text{Tiled\_address}[16].</math>  <math>\text{New\_set\_mask}[1] = \text{Tiled\_address}[15] \wedge \text{Tiled\_address}[14].</math>  <math>\text{New\_set\_mask}[0] = \text{Tiled\_address}[13].</math>  <math>\text{New\_set}[3:0] \text{ less than or } = \text{New\_set\_mask}[3:0] \wedge \text{Old\_set}[3:0].</math> </p> <p>Rationale: More bits on each XOR can give better statistical uniformity on sets and since each XOR has different bits, it reduces the chance of aliasing on sets even more.</p>
<b>Programming Notes</b>				
<p>This field should be programmed as "00b" corresponding to NO XOR option when 3D map performance fix in MT is enabled using the field "Sampler Set Remapping for 3D Disable" in the SAMPLER Mode Register.</p>				
11:10	<b>ECO Reserved 2b</b>			
	Format:		MBZ	
9	<b>Sampler Set Remapping for 3D Disable</b>			
	<b>Value</b>	<b>Name</b>	<b>Description</b>	
	0h	Enable Set Remap <b>[Default]</b>	Set remapping for 3d enabled	
	1h	Disable Set Remap	Set remapping for 3d disabled	
8	<b>Sampler L2 Disable</b>			
	Format:		Disable	
	Will disable the L2 cache and force all access to be misses			
7	<b>ECO Reserved 3</b>			
	Format:		MBZ	
6	<b>Compressed Overfill disable</b>			
	Format:		disable	



## SAMPLER\_MODE - SAMPLER Mode Register

5	<b>Headerless Message for Pre-emptable Contexts</b>	
	Format:	Enable
	<p>When set to 1h, this bit forces sampler to receive the Binding Table Pointer (BTP) directly from the incoming message rather than from the Header Bypass Ram which is written at thread dispatch. This enables sampler to support headerless messages for pre-emptable GPGPU contexts. When set to 0h, it reverts to the previous behavior where BTP is taken from the Header Bypass RAM for headerless messages and pre-emptable GPGPU contexts must have headers on all sampler messages. This bit is ignored for messages with headers.</p>	
	Value	Name
	0h	[Default]
	For headerless messages sampler will take Binding Table Pointer (BTP) from the Header Bypass RAM written by the thread dispatch and message headers must be used on all sampler messages for Pre-emptable contexts.	
	1h	
	For headerless messages sampler will take Binding Table Pointer (BTP) from the incoming message and sampler may be used for pre-emptable contexts.	
4	<b>Lossless Overfetch Disable</b>	
	<p>This bit, controls the amount of data fetched per texel for losslessly compressed surfaces which are non-expandable formats.</p> <p>An expandable format is a format where the color channels are expanded to a power-of-2 number of bits when fetched from memory.</p> <p>R8G8B8A8_UNORM is an example of a non-expandable format.</p> <p>R10G10B10A2_UNORM is an example of an expandable format.</p>	
	Value	Name
	0h	En_ovf_dis
	When programmed to 0h, over fetching is enabled for all losslessly compressed surfaces	
	1h	Dis_ovf_dis [Default]
	When programming to 1h, overfetch is disabled only for losslessly compressed surfaces which are non- expandable formats. A non-expandable format is a format where the color channels are not expanded to a power-of-2 number of bits when fetched from memory. R8G8B8A8_UNORM is an example of a non-expandable format. R10G10B10A2_UNORM is an example of an expandable format.	
	<b>Programming Notes</b>	
	This bit should be programmed to 1h (disabled) by software to ensure optimal performance.	
3	<b>ECO Reserved 5</b>	
	Format:	MBZ
2	<b>ECO Reserved 4-2</b>	
1	<b>Overfetch Heuristic Enable</b>	
	Format:	Enable
	<p>When disabled sampler will perform a heuristic analysis of the spread of pixels within a sampled subspan and disable overfetching for uncompressed lines of a losslessly compressed surface</p>	
0	<b>Indirect State Base Addr Override</b>	



## SAMPLER\_MODE - SAMPLER Mode Register

		Format:	Enable
		This bit is used to control whether Indirect State (Border Color) to be relative to same base address as SAMPLER_STATE or relative to the DYNAMIC_STATE_BASE_ADDR	



## SAMPLER READ DATA

SAMPLER_RDATA - SAMPLER READ DATA		
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Access:	RO Variant	
Size (in bits):	32	
Address:	0E144h	
<a href="#">_Custom_GTIHardWiredEnable</a>	<a href="#">_Custom_GTIAccessProtection</a>	
Unspecified	Unspecified	
DWord	Bit	Description
0	31:0	<b>Reserved</b>



## SCRATCH 1 from LPFCunit

SCRATCH_LPFC1 - SCRATCH 1 from LPFCunit			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	0B474h		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIStorage</a>	<a href="#">_Custom_GTIAccessProtection</a>	
Unspecified	Unspecified	Unspecified	
DWord	Bit	Description	
0	31:0	<b>SCRATCH bits from LPFCunit</b>	
		Access:	R/W



## Second Level Batch Buffer Head Pointer Preemption Register

<b>SBB_PREEMPT_ADDR - Second Level Batch Buffer Head Pointer Preemption Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	RO
Size (in bits):	32
Trusted Type:	1
Address:	0213Ch-0213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_RCSUNIT
Address:	1813Ch-1813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_POCSUNIT
Address:	2213Ch-2213Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_BCSUNIT
Address:	1C013Ch-1C013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT0
Address:	1C413Ch-1C413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT1
Address:	1C813Ch-1C813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT0
Address:	1D013Ch-1D013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT2
Address:	1D413Ch-1D413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT3
Address:	1D813Ch-1D813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register



## SBB\_PREEMPT\_ADDR - Second Level Batch Buffer Head Pointer Preemption Register

ShortName:	SBB_PREEMPT_ADDR_VECSUNIT1
Address:	1E013Ch-1E013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT4
Address:	1E413Ch-1E413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT5
Address:	1E813Ch-1E813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT2
Address:	1F013Ch-1F013Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT6
Address:	1F413Ch-1F413Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VCSUNIT7
Address:	1F813Ch-1F813Fh
Name:	Second Level Batch Buffer Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_VECSUNIT3

### Description

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the second level batch buffer on which preemption has occurred.

This register value should be looked at only when the preemption has occurred in the second level batch buffer. This is indicated by "Ring/Batch Indicator" in "RING\_BUFFER\_HEAD\_PREEMPT\_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer or in batch buffer.

Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling.

This is a global register and context save/restored as part of power context image.

Refer to **Preemption > Execlist Scheduling** for a list of preemptible commands.

### Programming Notes

**Programming Restriction:** This register should NEVER be programmed by driver, this is for HW internal use only.

<u>_Custom_GTIReset</u>	<u>_Custom_GTIAccessProtection</u>	<u>_Custom_GTISStorage</u>
Unspecified	Unspecified	Unspecified





DWord	Bit	Description
0	31:2	<b>Second Level Batch Buffer Head Pointer</b> Format: GraphicsAddress[31:2] This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.
	1:0	<b>Reserved</b> Format: MBZ



## Second Level Batch Buffer Head Pointer Register

<b>SBB_ADDR - Second Level Batch Buffer Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Source:	CommandStreamer
Access:	RO
Size (in bits):	32
Address:	02114h-02117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_RCSUNIT
Address:	18114h-18117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_POCSUNIT
Address:	22114h-22117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_BCSUNIT
Address:	1C0114h-1C0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT0
Address:	1C4114h-1C4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT1
Address:	1C8114h-1C8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT0
Address:	1D0114h-1D0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT2
Address:	1D4114h-1D4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT3
Address:	1D8114h-1D8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT1
Address:	1E0114h-1E0117h
Name:	Second Level Batch Buffer Head Pointer Register



## SBB\_ADDR - Second Level Batch Buffer Head Pointer Register

ShortName:	SBB_ADDR_VCSUNIT4
Address:	1E4114h-1E4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT5
Address:	1E8114h-1E8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT2
Address:	1F0114h-1F0117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT6
Address:	1F4114h-1F4117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VCSUNIT7
Address:	1F8114h-1F8117h
Name:	Second Level Batch Buffer Head Pointer Register
ShortName:	SBB_ADDR_VECSUNIT3

This register contains the current DWord Graphics Memory Address of the last-initiated batch buffer.

### Programming Notes

This register should NEVER be programmed by driver, this is for HW internal use only. This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer. This register is saved and restored with context.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description			
0	31:2	<p><b>Second Level Batch Buffer Head Pointer</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td> <td>GraphicsAddress[31:2]</td> </tr> </table> <p>This field specifies the DWord-aligned Graphics Memory Address where the last initiated Second Level Batch Buffer is currently fetching commands. This field is meaningful only when Valid field is set to "1".</p>	Format:	GraphicsAddress[31:2]	
	Format:	GraphicsAddress[31:2]			
	1	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ				
0	<p><b>Valid</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td>U1</td> </tr> </table>	Format:	U1		
Format:	U1				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </table>	Value	Name	Description
Value	Name	Description			



## SBB\_ADDR - Second Level Batch Buffer Head Pointer Register

	0h	Invalid <b>[Default]</b>	Second Level Batch buffer Invalid
	1h	Valid	Second Batch buffer Valid.



## Second Level Batch Buffer State Register

<b>SBB_STATE - Second Level Batch Buffer State Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02118h-0211Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_RCSUNIT
Address:	18118h-1811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_POCSUNIT
Address:	22118h-2211Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_BCSUNIT
Address:	1C0118h-1C011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT0
Address:	1C4118h-1C411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT1
Address:	1C8118h-1C811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT0
Address:	1D0118h-1D011Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT2
Address:	1D4118h-1D411Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VCSUNIT3
Address:	1D8118h-1D811Bh
Name:	Second Level Batch Buffer State Register
ShortName:	SBB_STATE_VECSUNIT1
Address:	1E0118h-1E011Bh



## SBB\_STATE - Second Level Batch Buffer State Register

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VCSUNIT4

Address: 1E4118h-1E411Bh

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VCSUNIT5

Address: 1E8118h-1E811Bh

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VECSUNIT2

Address: 1F0118h-1F011Bh

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VCSUNIT6

Address: 1F4118h-1F411Bh

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VCSUNIT7

Address: 1F8118h-1F811Bh

Name: Second Level Batch Buffer State Register

ShortName: SBB\_STATE\_VECSUNIT3

This register contains the attributes of the second level batch buffer initiated from the batch Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer. This register is saved and restored with context.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0	31:10	<b>Reserved</b>
		Format: MBZ
	9	<b>POSH Start</b>
		Exists If: //RCS, POCS This bit reflects the POSH Start value programmed by the active first level MI_BATCH_BUFFER_START command.
8	<b>POSH Enable</b>	
	Exists If: //RCS, POCS This bit reflects the POSH Enable value programmed by the active first level MI_BATCH_BUFFER_START command.	
7	<b>Reserved</b>	Format: MBZ



## SBB\_STATE - Second Level Batch Buffer State Register

	6	<b>Reserved</b>		
		Format:	MBZ	
	5	<b>Address Space Indicator</b>		
		Note: This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	GGTT <b>[Default]</b>	This second level batch buffer is located in GGTT memory and is privileged
		1h	PPGTT	This second level batch buffer is located in PPGTT memory and is non-privileged.
	4	<b>Reserved</b>		
		Source:	RenderCS, BlitterCS	
		Format:	MBZ	
4	<b>Reserved</b>			
3:0	<b>Reserved</b>			
	Format:	MBZ		



## Second Level Batch Buffer Upper Head Pointer Preemption Register

<b>SBB_PREEMPT_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02138h-0213Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_RCSUNIT
Address:	18138h-1813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_POCSUNIT
Address:	22138h-2213Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_BCSUNIT
Address:	1C0138h-1C013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT0
Address:	1C4138h-1C413Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT1
Address:	1C8138h-1C813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT0
Address:	1D0138h-1D013Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT2
Address:	1D4138h-1D413Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT3
Address:	1D8138h-1D813Bh
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT1





## SBB\_PREEMPT\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Preemption Register

Address:	1E0138h-1E013Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT4		
Address:	1E4138h-1E413Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT5		
Address:	1E8138h-1E813Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT2		
Address:	1F0138h-1F013Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT6		
Address:	1F4138h-1F413Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VCSUNIT7		
Address:	1F8138h-1F813Bh		
Name:	Second Level Batch Buffer Upper Head Pointer Preemption Register		
ShortName:	SBB_PREEMPT_ADDR_UDW_VECSUNIT3		
Upper 32 bits of the 4GB aligned base address within the host's 64-bit virtual address space of the last preempted second level batch buffer. This register follows the same rules as the SBB_PREEMPT_ADDR register.			
<b>Programming Notes</b>			
<b>Programming Restriction:</b> This register should NEVER be programmed by driver, this is for HW internal use only.			
<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>	
Unspecified	Unspecified	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>	
0	31:16	<b>Reserved</b>	
		Format:	MBZ
	15:0	<b>Second Level Batch Buffer Head Pointer Upper DWORD</b>	
		Format:	GraphicsAddress[47:32]



## Second Level Batch Buffer Upper Head Pointer Register

<b>SBB_ADDR_UDW - Second Level Batch Buffer Upper Head Pointer Register</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	0211Ch-0211Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_RCSUNIT
Address:	1811Ch-1811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_POCSUNIT
Address:	2211Ch-2211Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_BCSUNIT
Address:	1C011Ch-1C011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT0
Address:	1C411Ch-1C411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT1
Address:	1C811Ch-1C811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT0
Address:	1D011Ch-1D011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT2
Address:	1D411Ch-1D411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT3
Address:	1D811Ch-1D811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT1



## SBB\_ADDR\_UDW - Second Level Batch Buffer Upper Head Pointer Register

Address:	1E011Ch-1E011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT4
Address:	1E411Ch-1E411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT5
Address:	1E811Ch-1E811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT2
Address:	1F011Ch-1F011Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT6
Address:	1F411Ch-1F411Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VCSUNIT7
Address:	1F811Ch-1F811Fh
Name:	Second Level Batch Buffer Upper Head Pointer Register
ShortName:	SBB_ADDR_UDW_VECSUNIT3

Upper 32 bits of the 4GB aligned base address within the host's 64-bit virtual address space, where the last initiated Batch Buffer is currently fetching commands. If no batch buffer is currently active, the Valid bit in BB\_ADDR will be 0 and this field is meaningless.

**Programming Notes**

This register should NEVER be programmed by driver. This is for HW internal use only.

<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISTorage</b>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description
0	31:16	<b>Reserved</b> Format: MBZ
	15:0	<b>Batch Buffer Head Pointer Upper DWORD</b> Format: GraphicsAddress[47:32]



## Semaphore Polling Interval on Wait

<b>SEMA_WAIT_POLL - Semaphore Polling Interval on Wait</b>	
Register Space:	MMIO: 0/2/0
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0224Ch-0224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_RCSUNIT
Address:	1824Ch-1824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_POCSUNIT
Address:	2224Ch-2224Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_BCSUNIT
Address:	1C024Ch-1C024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT0
Address:	1C424Ch-1C424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT1
Address:	1C824Ch-1C824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT0
Address:	1D024Ch-1D024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT2
Address:	1D424Ch-1D424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT3
Address:	1D824Ch-1D824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT1
Address:	1E024Ch-1E024Fh



## SEMA\_WAIT\_POLL - Semaphore Polling Interval on Wait

Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT4
Address:	1E424Ch-1E424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT5
Address:	1E824Ch-1E824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT2
Address:	1F024Ch-1F024Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT6
Address:	1F424Ch-1F424Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VCSUNIT7
Address:	1F824Ch-1F824Fh
Name:	Semaphore Polling Interval on Wait
ShortName:	SEMA_WAIT_POLL_VECSUNIT3

The SEMA\_WAIT\_POLL register contains Poll Interval field which specifies the minimum number of microseconds allowed for command streamer to wait before re-fetching the data from the address mentioned in the MI\_SEMAPHORE\_WAIT command on WAIT Mode set to POLL until the condition is satisfied while the context is not switched out. When a value of 0 is written the poll interval will be equal to the memory latency of the read completion.

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISTorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31:21	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Format:</td> <td style="width: 20%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
20:0	<b>Poll Interval</b> Minimum number of micro-seconds allowed			



## SF Context Save Register 0

<b>SF_CTXSAVE_REG0 - SF Context Save Register 0</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DD0h	
Name:	SF Context Save Register 0	
ShortName:	SF_CTXSAVE_REG0	
<p>This register stores the context from SF corresponding to B04h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 0 Content</b>
		Access: <span style="border: 1px solid black; padding: 2px;">R/W</span>



## SF Context Save Register 1

<b>SF_CTXSAVE_REG1 - SF Context Save Register 1</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DD4h	
Name:	SF Context Save Register 1	
ShortName:	SF_CTXSAVE_REG1	
<p>This register stores the context from SF corresponding to B10h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>		<b>_Custom_GTIContextMappedUnit</b>
Y		Unspecified
DWord	Bit	Description
0	31:0	<b>SF Context Save Register 1 Content</b>
		Default Value: 0000000000000000b
		Access: R/W



## SF Context Save Register 2

<b>SF_CTXSAVE_REG2 - SF Context Save Register 2</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DD8h	
Name:	SF Context Save Register 2	
ShortName:	SF_CTXSAVE_REG2	
<p>This register stores the context from SF corresponding to B14h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 2 Content</b>
		Access: <span style="float: right;">R/W</span>





## SF Context Save Register 3

<b>SF_CTXSAVE_REG3 - SF Context Save Register 3</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DDCh	
Name:	SF Context Save Register 3	
ShortName:	SF_CTXSAVE_REG3	
This register stores the context from SF corresponding to B18h The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
DWord	Bit	Description
0	31:0	<b>SF Context Save Register 3 Content</b>
		Access: R/W



## SF Context Save Register 4

<b>SF_CTXSAVE_REG4 - SF Context Save Register 4</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DE0h	
Name:	SF Context Save Register 4	
ShortName:	SF_CTXSAVE_REG4	
<p>This register stores the context from SF corresponding to B1Ch            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 4 Content</b>
		Access: <span style="float: right;">R/W</span>



## SF Context Save Register 5

<b>SF_CTXSAVE_REG5 - SF Context Save Register 5</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DE4h	
Name:	SF Context Save Register 5	
ShortName:	SF_CTXSAVE_REG5	
<p>This register stores the context from SF corresponding to B20h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>		<b>_Custom_GTIContextMappedUnit</b>
Y		Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 5 Content</b>
		Access: R/W



## SF Context Save Register 6

<b>SF_CTXSAVE_REG6 - SF Context Save Register 6</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DE8h	
Name:	SF Context Save Register 6	
ShortName:	SF_CTXSAVE_REG6	
<p>This register stores the context from SF corresponding to B24h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 6 Content</b>
		Access: <span style="float: right;">R/W</span>



## SF Context Save Register 7

<b>SF_CTXSAVE_REG7 - SF Context Save Register 7</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DECh	
Name:	SF Context Save Register 7	
ShortName:	SF_CTXSAVE_REG7	
<p>This register stores the context from SF corresponding to B28h            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 7 Content</b>
		Access: <span style="float: right;">R/W</span>



## SF Context Save Register 8

<b>SF_CTXSAVE_REG8 - SF Context Save Register 8</b>		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	00DF0h	
Name:	SF Context Save Register 8	
ShortName:	SF_CTXSAVE_REG8	
<p>This register stores the context from SF corresponding to B2Ch            The data in this register comes on the Non-Posted Read data bus of Msg Chnl and captured on a set indication from Context Save Restore block</p>		
<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	
Y	Unspecified	
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>SF Context Save Register 8 Content</b>
		Access: <span style="float: right;">R/W</span>



## Slice 0 BONUS1 Reg

SLOSPCBONUS1 - Slice 0 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24194h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Reserved
	7	<b>BONUS1 BIT 7</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS1 BIT 5</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS1 BIT 4</b> Access: R/W SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
3	<b>BONUS1 BIT 3</b> Access: R/W SLICE 0 BONUS1 BIT:	



## SLOSPCBONUS1 - Slice 0 BONUS1 Reg

		'0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
2	<b>BONUS1 BIT 2</b>	
	Access:	R/W
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	
1	<b>BONUS1 BIT 1</b>	
	Access:	R/W
	SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
0	<b>BONUS1 BIT 0</b>	
	Access:	R/W
	SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	





## Slice 0 BONUS2 Reg

SLOSPCBONUS2 - Slice 0 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24198h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Reserved
	7	<b>BONUS2 BIT 7</b>
	Access: R/W	
	SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	6	<b>BONUS2 BIT 6</b>
Access: R/W		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
5	<b>BONUS2 BIT 5</b>	
Access: R/W		
SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS2 BIT 4</b>	
Access: R/W		
SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
3	<b>BONUS2 BIT 3</b>	
Access: R/W		
SLICE 0 BONUS2 BIT:		



## SLOSPCBONUS2 - Slice 0 BONUS2 Reg

		'0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<p><b>BONUS2 BIT 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>Slice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			
	1	<p><b>BONUS2 BIT 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W
Access:	R/W			
	0	<p><b>BONUS2 BIT 0</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>Slice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W
Access:	R/W			



## Slice 0 PGFET control register with lock

SLOSPCPFETCTL - Slice 0 PGFET control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	24188h				
DWord	Bit	Description			
0	31	<b>PFET Control Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 0 PGFETCTL register are R/W            1 = All bits of Slice 0 PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
	23	<b>Power Well Status</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO				
22	<b>Powergood timer error</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO		
Access:	RO				
21:19	<b>Delay from enabling secondary PFETs to power good.</b> <table border="1"> <tr> <td>Default Value:</td> <td>111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good            3'b000: 40ns            3'b001: 80ns            3'b010: 160ns            3'b011: 240ns</p>	Default Value:	111b	Access:	R/W Lock
Default Value:	111b				
Access:	R/W Lock				



## SLOSPCPFETCTL - Slice 0 PGFET control register with lock

		3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns						
	18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	Access:	R/W Lock				
Access:	R/W Lock							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">011b</td> <td style="text-align: center;">[Default]</td> </tr> </tbody> </table>	Value	Name	011b	[Default]		
Value	Name							
011b	[Default]							
	15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.</p> <p>15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.          15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.          15'D55h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.          15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1111111111111111b</td> <td style="text-align: center;">[Default]</td> </tr> </tbody> </table>	Access:	R/W Lock	Value	Name	1111111111111111b	[Default]
Access:	R/W Lock							
Value	Name							
1111111111111111b	[Default]							



## Slice 0 Power Context Save request

SLOPGCTXREQ - Slice 0 Power Context Save request		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24184h	
DWord	Bit	Description
0	31:16	<b>Message Mask</b> Access: RO Message Mask bots for lower 16 bits
	15:10	<b>Reserved</b> Access: RO Reserved
	9	<b>Power context save request</b> Access: R/W Set Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.
	8:0	<b>Power Context Save request crdit count</b> Access: R/W QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).



## Slice 0 Power Down FSM control register with lock

SLOSPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	24190h			
DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 0 POWERDNFSMCTL register are R/W            1 = All bits of Slice 0 POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
	12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
10	<p><b>Leave CLKs ON</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the</p>	Access:	R/W Lock	
Access:	R/W Lock			



## SLOSPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock

	<p>flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow</p>				
9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock		
Access:	R/W Lock				
8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				
2:0	<p><b>Power Down state 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b				
Access:	R/W Lock				



## **SL0SPCPOWERDNFSMCTL - Slice 0 Power Down FSM control register with lock**

	010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset
--	--





## Slice 0 Power Gate Control Request

SLOPGCTLREQ - Slice 0 Power Gate Control Request				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	24180h			
Clock Gating Messages Register				
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000</p>	Access:	RO
	Access:	RO		
	15:2	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
1	<p><b>CLK RST FWE Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)</p>	Access:	R/W	
Access:	R/W			
0	<p><b>Power Gate Request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req</p>	Access:	R/W	
Access:	R/W			



## Slice 0 Power on FSM control register with lock

SLOSPCPOWERUPFSMCTL - Slice 0 Power on FSM control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	2418Ch				
DWord	Bit	Description			
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 0 POWERUPFSMCTL register are R/W            1 = All bits of Slice 0 POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
8:6	<p><b>Power UP state 3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - De-assert resets            3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power UP state 2</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				



## SLOSPCPOWERUPFSMCTL - Slice 0 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF
	2:0	<b>Power UP state 1</b>
		Default Value: 000b
		Access: R/W Lock
		This will be the 1st state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



## Slice 0 SubSlice 0 PGFET control register with lock

SSMOSPCPFETCTL - Slice 0 SubSlice 0 PGFET control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	24408h				
DWord	Bit	Description			
0	31	<b>PFET Control Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of PGFETCTL register are R/W            1 = All bits of PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
	23	<b>Power Well Status</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO				
22	<b>Powergood timer error</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO		
Access:	RO				
21:19	<b>Delay from enabling secondary PFETs to power good.</b> <table border="1"> <tr> <td>Default Value:</td> <td>101b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good            3'b000: 40ns            3'b001: 80ns</p>	Default Value:	101b	Access:	R/W Lock
Default Value:	101b				
Access:	R/W Lock				



## SSMOSPCPFETCTL - Slice 0 SubSlice 0 PGFET control register with lock

		<p>3'b010: 160ns            3'b011: 240ns            3'b100: 320ns            3'b101: 480ns            3'b110: 640ns            3'b111: 1280ns</p>				
	18:16	<p><b>Strobe pulse period</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs            3'b000: 10ns (or 1 bclk)            3'b001: 20ns (or 2 bclk)            3'b010: 30ns (or 3 bclk)            3'b111: 80ns (or 8 bclk)</p>	Default Value:	011b	Access:	R/W Lock
Default Value:	011b					
Access:	R/W Lock					
	15:0	<p><b>PFET Ladder Step Sequence</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 45%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PFET Ladder STEP sequence            The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.            The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]            Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.            15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.            15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.            15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.            15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>	Default Value:	1111111111111111b	Access:	R/W Lock
Default Value:	1111111111111111b					
Access:	R/W Lock					



## Slice 0 SubSlice 1 PGFET control register with lock

SSM1SPCPFETCTL - Slice 0 SubSlice 1 PGFET control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	24488h				
DWord	Bit	Description			
0	31	<b>PFET Control Lock</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of PGFETCTL register are R/W            1 = All bits of PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:24	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
	23	<b>Power Well Status</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO				
22	<b>Powergood timer error</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO		
Access:	RO				
21:19	<b>Delay from enabling secondary PFETs to power good.</b> <table border="1"> <tr> <td>Default Value:</td> <td>101b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good            3'b000: 40ns            3'b001: 80ns</p>	Default Value:	101b	Access:	R/W Lock
Default Value:	101b				
Access:	R/W Lock				



## SSM1SPCPFETCTL - Slice 0 SubSlice 1 PGFET control register with lock

		3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns					
	18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		Default Value:	011b	Access:	R/W Lock
Default Value:	011b						
Access:	R/W Lock						
	15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1'; A '0' setting for these bits is illegal.</p> 15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15. 15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped. 15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped. 15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.		Default Value:	1111111111111111b	Access:	R/W Lock
Default Value:	1111111111111111b						
Access:	R/W Lock						



## Slice 0 SubSlice 2 PGFET control register with lock

SSM2SPCPFETCTL - Slice 0 SubSlice 2 PGFET control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	24508h				
DWord	Bit	Description			
0	31	<p><b>PFET Control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of PGFETCTL register are R/W            1 = All bits of PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
	23	<p><b>Power Well Status</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO	
Access:	RO				
22	<p><b>Powergood timer error</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	RO		
Access:	RO				
21:19	<p><b>Delay from enabling secondary PFETs to power good.</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>101b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good            3'b000: 40ns            3'b001: 80ns</p>	Default Value:	101b	Access:	R/W Lock
Default Value:	101b				
Access:	R/W Lock				





## SSM2SPCPFETCTL - Slice 0 SubSlice 2 PGFET control register with lock

		3'b010: 160ns 3'b011: 240ns 3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns					
	18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 23ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		Default Value:	011b	Access:	R/W Lock
Default Value:	011b						
Access:	R/W Lock						
	15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1'; A '0' setting for these bits is illegal.</p> <p>15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.          15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.          15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.          15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>		Default Value:	1111111111111111b	Access:	R/W Lock
Default Value:	1111111111111111b						
Access:	R/W Lock						



## Slice 1 - 5 BONUS1 Reg

SL15SPCBONUS1 - Slice 1 - 5 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24214h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Reserved
	7	<b>BONUS1 BIT 7</b>
	Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	6	<b>BONUS1 BIT 6</b>
	Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
5	<b>BONUS1 BIT 5</b>	
Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS1 BIT 4</b>	
Access: R/W SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
3	<b>BONUS1 BIT 3</b>	
Access: R/W SLICE 0 BONUS1 BIT:		



## SL15SPCBONUS1 - Slice 1 - 5 BONUS1 Reg

		'0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W			
	1	<b>BONUS1 BIT 1</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		R/W
	R/W			
	0	<b>BONUS1 BIT 0</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W			



## Slice 1 - 5 BONUS2 Reg

SL15SPCBONUS2 - Slice 1 - 5 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24218h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: RO Reserved
	7	<b>BONUS2 BIT 7</b>
	Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	6	<b>BONUS2 BIT 6</b>
	Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
5	<b>BONUS2 BIT 5</b>	
Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
4	<b>BONUS2 BIT 4</b>	
Access: R/W SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		
3	<b>BONUS2 BIT 3</b>	
Access: R/W SLICE 0 BONUS2 BIT:		



## SL15SPCBONUS2 - Slice 1 - 5 BONUS2 Reg

		'0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W			
	1	<b>BONUS2 BIT 1</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		R/W
	R/W			
	0	<b>BONUS2 BIT 0</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W			



## Slice 1 - 5 PGFET control register with lock

SL15SPCPFETCTL - Slice 1 - 5 PGFET control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	24208h				
DWord	Bit	Description			
0	31	<p><b>PFET Control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 0 PGFETCTL register are R/W            1 = All bits of Slice 0 PGFETCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:24	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
	23	<p><b>Power Well Status</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>strbpulsprdwered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/WC	
Access:	R/WC				
22	<p><b>Powergood timer error</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>0 = Well is powered Down            1 = Well is powered up            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/WC		
Access:	R/WC				
21:19	<p><b>Delay from enabling secondary PFETs to power good.</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Delay from enabling secondary PFETs to power good            3'b000: 40ns            3'b001: 80ns            3'b010: 160ns            3'b011: 240ns</p>	Default Value:	111b	Access:	R/W Lock
Default Value:	111b				
Access:	R/W Lock				



## SL15SPCPFETCTL - Slice 1 - 5 PGFET control register with lock

		3'b100: 320ns 3'b101: 480ns 3'b110: 640ns 3'b111: 1280ns					
	18:16	<b>Strobe pulse period</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>011b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>Time period b/w two adjacent strobes to the primary FETs</p> 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		Default Value:	011b	Access:	R/W Lock
Default Value:	011b						
Access:	R/W Lock						
	15:0	<b>PFET Ladder Step Sequence</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td> <td>1111111111111111b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>PFET Ladder STEP sequence</p> <p>The PFET ladder has 16 steps, each represented by its corresponding bit in pfetldrstepseq[15:0]. If the bit location is set, it means we must step on that ladder stage before we go to the next stage.</p> <p>The SPC controller will step through all the steps with asserted bits periodically with period equal to strbpulsprd[2:0]</p> <p>Programming Rule: pfetldrstepseq[15] and pfetldrstepseq[0] must be '1; A '0 setting for these bits is illegal.</p> <p>15'FFFh: Ladder step (ladder_sel) goes 0, 1, 2, ?.15.          15'FFF1h: Ladder step goes 0, 4, 5, 6,?.15; Steps 1, 2, 3 are skipped.          15'D555h: Ladder step goes 0, 2, 4, 6, 8, 10, 12, 14, 15; Steps 1, 3, 5, 7, 9, 11, 13 are skipped.          15'80001h: Ladder step goes 0, 15; Steps 1, 2, 3, 4, ?14 are skipped.</p>		Default Value:	1111111111111111b	Access:	R/W Lock
Default Value:	1111111111111111b						
Access:	R/W Lock						



## Slice 1-5 Power Context Save request

SL15PGCTXREQ - Slice 1-5 Power Context Save request		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	24204h	
DWord	Bit	Description
0	31:16	<b>Message Mask</b> Access: RO Message Mask bits for lower 16 bits
	15:10	<b>Reserved</b> Access: RO Reserved
	9	<b>Power context save request</b> Access: R/W Set Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.
	8:0	<b>Power Context Save request credit count</b> Access: R/W QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).





## Slice 1 - 5 Power Down FSM control register with lock

SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	24210h			
DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 1 POWERDNFSMCTL register are R/W            1 = All bits of Slice 1 POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
	12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
10	<p><b>Leave CLKs ON</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the</p>	Access:	R/W Lock	
Access:	R/W Lock			



## SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock

	<p>flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow</p>				
9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock		
Access:	R/W Lock				
8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				
2:0	<p><b>Power Down state 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b				
Access:	R/W Lock				



## SL15SPCPOWERDNFSMCTL - Slice 1 - 5 Power Down FSM control register with lock

		010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset
--	--	--



## Slice 1 - 5 Power Gate Control Request

SL15PGCTLREQ - Slice 1 - 5 Power Gate Control Request				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	24200h			
Clock Gating Messages Register				
DWord	Bit	Description		
0	31:16	<b>Message Mask</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	Access:	RO
	Access:	RO		
	15:2	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
	Access:	RO		
1	<b>CLK RST FWE Request</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	Access:	R/W	
Access:	R/W			
0	<b>Power Gate Request</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W	
Access:	R/W			



## Slice 1 -5 Power on FSM control register with lock

SL15SPCPOWERUPFSMCTL - Slice 1 -5 Power on FSM control register with lock					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Size (in bits):	32				
Address:	2420Ch				
DWord	Bit	Description			
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of Slice 1 POWERUPFSMCTL register are R/W            1 = All bits of Slice 1 POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
8:6	<p><b>Power UP state 3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - De-assert resets            3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power UP state 2</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				



## SL15SPCPOWERUPFSMCTL - Slice 1 -5 Power on FSM control register with lock

		1xx = Rsvd for future Default - Firewall OFF
	2:0	<b>Power UP state 1</b>
		Default Value: 000b
		Access: R/W Lock
		This will be the 1st state after power is turned ON in the well Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



## Slice Common Power Context Save request

SCPCTXSAVEREQ - Slice Common Power Context Save request				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	08140h			
DWord	Bit	Description		
0	31:16	<b>Message Mask</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Message Mask bots for lower 16 bits	Access:	RO
	Access:	RO		
	15:10	<b>Reserved</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
	Access:	RO		
9	<b>Power context save request</b> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.	Access:	R/W Set	
Access:	R/W Set			
8:0	<b>Power Context Save request crdit count</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).	Access:	R/W	
Access:	R/W			



## Slice unit Level Clock Gating Control 94D0

SCCGCTL94D0 - Slice unit Level Clock Gating Control 94D0		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	094D0h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:2	<b>Reserved</b>
		Access: R/W Reserved
	1	<b>GCPunit Clock Gating Disable</b>
		Default Value: 1b
		Access: R/W
		GCPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
0	0	<b>SMCRunit Clock Gating Disable</b>
		Default Value: 1b
	Access: R/W	
		SMCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)





## Slice unit Level Clock Gating Control 94D4

SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Size (in bits):	32			
Address:	094D4h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31	<b>SPARE Clock Gating Disable 2</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
	Access:	R/W		
	30	<b>Isqcunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Isqcunit Clock Gating Disable Control '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
	Access:	R/W		
	29	<b>ccunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> ccunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
28	<b>DAPunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> DAPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W	
Access:	R/W			
27	<b>GACBunit Clock Gating Disable</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> GACBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for	Access:	R/W	
Access:	R/W			



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

		functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	26	<b>GAFSRRB Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAFSRRB Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	25	<b>GAHSunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAHSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	24	<b>GAPCunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAPCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	23	<b>GAPL3unit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAPL3unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	22	<b>GAPSunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAPSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
	21	<b>GAPZunit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> GAPZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for	Access:	R/W
Access:	R/W			



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
20	<p><b>gassunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>gassunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
19	<p><b>HIZunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HIZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
18	<p><b>IZunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IZunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
17	<p><b>L3 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>The L3 clock gating should be kept disabled by programming this bit to 'b1</td> </tr> </table>	Access:	R/W	<b>Workaround</b>	The L3 clock gating should be kept disabled by programming this bit to 'b1
Access:	R/W				
<b>Workaround</b>					
The L3 clock gating should be kept disabled by programming this bit to 'b1					
16	<p><b>L3 Clock Gating Disable cr2x</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p> <table border="1"> <tr> <td style="text-align: center;"><b>Workaround</b></td> </tr> <tr> <td>The L3 clock gating should be kept disabled by programming this bit to 'b1</td> </tr> </table>	Access:	R/W	<b>Workaround</b>	The L3 clock gating should be kept disabled by programming this bit to 'b1
Access:	R/W				
<b>Workaround</b>					
The L3 clock gating should be kept disabled by programming this bit to 'b1					
15	<b>L3Bank Clock Gating Disable cr</b>				



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>L3 Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<p><b>L3Bank Clock Gating Disable cr2x</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>L3 Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<p><b>L3BANK Clock Gating Disable cu</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>I3bank          L3BANK Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
12	<p><b>L3BANK Clock Gating Disable cu2x</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>L3BANK Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<p><b>Isnunit Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Isnunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<p><b>MSCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>MSCunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<p><b>OAADDRunit Clock Gating Disable</b></p>		



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>OAADDRunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<p><b>OASCREP Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>OASCREP Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<p><b>RCCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RCCunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
6	<p><b>RCZunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>RCZunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<p><b>Sarbunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Sarbunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>SBEunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SBEunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>STCunit Clock Gating Disable</b></p>		



## SCCGCTL94D4 - Slice unit Level Clock Gating Control 94D4

		Access:	R/W
		STCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	2	<b>SVLunit Clock Gating Disable</b>	
		Access:	R/W
		SVLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	1	<b>WMBE Clock Gating Disable</b>	
		Access:	R/W
		WMBE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	0	<b>WMFEunit Clock Gating Disable</b>	
		Access:	R/W
		WMFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## Slice unit Level Clock Gating Control 94D8

SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Size (in bits):	32	
Address:	094D8h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:13	<b>Reserved</b> Format: MBZ
	12	<b>AMFS unit Clock Gating Disable f</b> Access: R/W AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	11	<b>AMFS unit Clock Gating Disable c</b> Project: Access: R/W AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	10	<b>AMFS unit Clock Gating Disable d</b> Project: Access: R/W AMFS unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	9	<b>GADSS unit Clock Gating Disable</b> Project: Access: R/W SLMBE unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)



## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	8	<b>SLMBE unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		SLMBE unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	7	<b>SFBEunit Clock Gating Disable</b>	
		Access:	R/W
		SFBEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	6	<b>LNEunit Clock Gating Disable</b>	
		Access:	R/W
		LNEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	5	<b>LNIunit Clock Gating Disable</b>	
		Access:	R/W
		LNIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	4	<b>RCPBunit Clock Gating Disable</b>	
		Access:	R/W
		RCPBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	3	<b>RCPBEunit Clock Gating Disable</b>	
		Access:	R/W
		RCPBEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for	





## SCCGCTL94D8 - Slice unit Level Clock Gating Control 94D8

		functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
2	<b>TDCunit Clock Gating Disable</b>	
	Access:	R/W
	TDCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
1	<b>RAMdft Clock Gating Disable</b>	
	Access:	R/W
	RAMdft Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
0	<b>Reserved</b>	



## Slice unit Level Clock Gating Control 94DC

SCCGCTL94DC - Slice unit Level Clock Gating Control 94DC		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	094DCh	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:13	<b>Reserved</b>
		Access: <input type="text"/> R/W Reserved
	12	<b>CS FE Clock Gating Disable</b>
		Access: <input type="text"/> R/W CS FE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	11	<b>CS BE Clock Gating Disable</b>
Access: <input type="text"/> R/W Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
10	<b>POCS FE Clock Gating Disable</b>	
	Access: <input type="text"/> R/W POCS FE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
9	<b>POCS BE Clock Gating Disable</b>	
	Access: <input type="text"/> R/W POCS BE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	



## SCCGCTL94DC - Slice unit Level Clock Gating Control 94DC

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
8	<b>CCS FE Clock Gating Disable</b>	
	Access:	R/W
	CCS FE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
7	<b>CCS BE Clock Gating Disable</b>	
	Access:	R/W
	CCS BE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
6	<b>LTCD_TAG Clock Gating Disable</b>	
	Access:	R/W
	LTCD_TAG Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
5	<b>LTCC Clock Gating Disable</b>	
	Access:	R/W
	LTCC Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
4	<b>LBS Clock Gating Disable</b>	
	Access:	R/W
	LBS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
3	<b>LBI Clock Gating Disable</b>	
	Access:	R/W
	LBI Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	



## SCCGCTL94DC - Slice unit Level Clock Gating Control 94DC

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
	2	<p><b>LBCF Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>LBCF Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	1	<p><b>LTCD_DATA Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>LTCD_DATA Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
	0	<p><b>LSQD Clock Gating Disable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>LSQD Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			



## Slice unit Level Clock Gating Control 94E0

SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	094E0h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>Reserved</b> Format: MBZ
	30:13	<b>Reserved</b> Format: MBZ
	12	<b>SPARE Clock Gating Disable</b> Project: Access: R/W SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	11	<b>MSCunit Clock Gating Disable</b> Access: R/W MSCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	10	<b>RCPFEunit Clock Gating Disable</b> Access: R/W RCPFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
9	<b>AVSunit Clock Gating Disable</b> Access: R/W AVSunit Clock Gating Disable Control:	



## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

		<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>					
8	<p><b>daprssunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>daprssunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Project:		Access:	R/W
Project:							
Access:	R/W						
7	<p><b>HIZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>HIZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W		
Access:	R/W						
6	<p><b>IZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>IZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W		
Access:	R/W						
5	<p><b>RCCunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>RCCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W		
Access:	R/W						
4	<p><b>RCZunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>RCZunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>			Access:	R/W		
Access:	R/W						
3	<p><b>SBEunit Clock Gating Disable</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="text-align: center;">R/W</td> </tr> </table>			Access:	R/W		
Access:	R/W						



## SCCGCTL94E0 - Slice unit Level Clock Gating Control 94E0

	<p>SBEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
2	<p><b>STCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>STCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>SVLunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SVLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
0	<p><b>WMFEunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>WMFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		



## Slice unit Level Clock Gating Control 94E4

SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	094E4h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Access: <input type="text"/> R/W Reserved
	29	<b>CCS Clock Gating Disable</b>
		Access: <input type="text"/> R/W
		CCS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
28	<b>sdfifo Clock Gating Disable svg</b>	
	Access: <input type="text"/> R/W sdfifo Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
27	<b>sdfifo Clock Gating Disable svl</b>	
	Access: <input type="text"/> R/W sdfifo Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
26	<b>PSS unit Clock Gating Disable</b>	
	Access: <input type="text"/> R/W PSS Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	





## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
25	<b>CARB unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>CARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
24	<b>ZPBE unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>ZPBE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
23	<b>ZSCBANK unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>ZSCBANK Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
22	<b>ZSCCOMPUTE unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>ZSCCOMPUTE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
21	<b>GAFARB unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>GAFARB Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
20	<b>VSR unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>VSR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			



## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
19	<b>VS unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
18	<b>VFR unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VFR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
17	<b>VFE Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VFE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
16	<b>VF unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VF Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
15	<b>URBM unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>URBM Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
14	<b>TSG unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TSG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>	Access:	R/W
Access:	R/W			



## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
13	<b>TETG unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TETG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
12	<b>TE unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TE Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
11	<b>TDS unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TDS Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
10	<b>TDG unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TDG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
9	<b>SVGR unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVGR Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
8	<b>SVG unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SVG Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>	Access:	R/W
Access:	R/W			



## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
7	<b>SOL unit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>SOL Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
6	<b>gwunit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>gwunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
5	<b>psdunit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>psdunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
4	<b>hdcunit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>hdcunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
3	<b>cpssunit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>cpssunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
2	<b>besbufunit Clock Gating Disable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>besbufunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p>	Access:	R/W
Access:	R/W			



## SCCGCTL94E4 - Slice unit Level Clock Gating Control 94E4

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
1	<b>sbc Clock Gating Disable</b>	
	Access:	R/W
	sbcunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
0	<b>tdpunit Clock Gating Disable</b>	
	Access:	R/W
	tdpEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	



## Slice unit Level Clock Gating override during rstflow 94F0

SCMISCCP94F0 - Slice unit Level Clock Gating override during rstflow 94F0		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	094F0h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>clock gate control Lock</b>
		Project:
		Access: R/W Lock
0 = Bits of MISCCPCTL register are R/W 1 = All bits of MISCCPCTL register are RO ( including this lock bit ) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.		
	30:1	<b>Reserved</b>
		Project:
		Access: R/W
Reserved		
0		<b>L1UGT during rst flow</b>
		Default Value: 1b
		Project:
		Access: R/W
misccp Clock Gating Disable Control: '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended) '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always) Register bit defaults to value 1'b1, which is a requirement for gen11+ due to Synchronous reset flops Randomizing this bit will result in X flush not completing during the simulation		



## SLM Bank Hash

SLM_BANKHASH - SLM Bank Hash				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	0E660h			
Register for XOR hashing SLM bank select bits.				
DWord	Bit	Description		
0	31:16	<b>Reserved</b>		
		Format: MBZ		
	15:12	<b>bit5 Hash</b>		
		Access: R/W		
		Format: U4		
		This field defines which address bit(s) will be XOR-ed with address bit[5] to produce new address bit[5]. Multiple bits can be set to XOR multiple address bit with bit[5].		
		Value	Name	Description
		1h	A9	When set, XOR address[5] with address[9] to produce new address[5].
		2h	A13	When set, XOR address[5] with address[13] to produce new address[5].
		4h	A17	When set, XOR address[5] with address[6] to produce new address[5].
	8h	A10	When set, XOR address[5] with address[10] to produce new address[10].	
	0h	No XOR <b>[Default]</b>	Address[5] is not XOR-ed with any other address bit.	
11:8	<b>bit4 Hash</b>			
	Access: R/W			
	Format: U4			
	This field defines which address bit(s) will be XOR-ed with address bit[4] to produce new address bit[4]. Multiple bits can be set to XOR multiple address bit with bit[4].			
	Value	Name	Description	
	1h	A8	When set, XOR address[4] with address[8] to produce new address[4].	
2h	A12	When set, XOR address[4] with address[12] to produce new address[4].		



## SLM\_BANKHASH - SLM Bank Hash

	4h	A16	When set, XOR address[4] with address[16] to produce new address[4].
	8h	A9	When set, XOR address[4] with address[9] to produce new address[4].
	0h	No XOR <b>[Default]</b>	Address[4] is not XOR-ed with any other address bit.
7:4	<b>bit3 Hash</b>		
	Access:		R/W
	Format:		U4
	This field defines which address bit(s) will be XOR-ed with address bit[3] to produce new address bit[3]. Multiple bits can be set to XOR multiple address bit with bit[3].		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h	A7	When set, XOR address[3] with address[7] to produce new address[3].
	2h	A11	When set, XOR address[3] with address[11] to produce new address[3].
	4h	A15	When set, XOR address[3] with address[15] to produce new address[3].
	8h	A8	When set, XOR address[3] with address[8] to produce new address[3].
	0h	No XOR <b>[Default]</b>	Address[3] is not XOR-ed with any other address bit.
3:0	<b>bit2 Hash</b>		
	Access:		R/W
	Format:		U4
	This field defines which address bit(s) will be XOR-ed with address bit[2] to produce new address bit[2]. Multiple bits can be set to XOR multiple address bit with bit[2].		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h	A6	When set, XOR address[2] with address[6] to produce new address[2].
	2h	A10	When set, XOR address[2] with address[10] to produce new address[2].
	4h	A14	When set, XOR address[2] with address[14] to produce new address[2].
	8h	A7	When set, XOR address[2] with address[7] to produce new address[7].
	0h	No XOR <b>[Default]</b>	Address[2] is not XOR-ed with any other address bit.





## Snoop control register

<b>SNPCR - Snoop control register</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0900Ch	
Snoop control register		
DWord	Bit	Description
0	31:23	<b>Reserved</b> Access: <input type="text"/> RO
	22:21	<b>Spare</b> Project: <input type="text"/>
	20	<b>Non Temporal</b> Access: <input type="text"/> R/W Indication to uncore that - Request is of the type that should get minimal cache resources in the uncore.
	19:17	<b>RSVD</b> Access: <input type="text"/> RO
	16	<b>Restrict Snoops to MSQC, no forwarding to L3</b> Access: <input type="text"/> R/W 1'b0 - Snoops are not restricted. 1'b1 - Restrict snoops to MSQC and do not forward to Node snoop unit (L3).
	15	<b>Thread ID</b> Access: <input type="text"/> R/W 1 bit Thread ID for GT.
	14	<b>Force Invalidate</b> Access: <input type="text"/> R/W Force Invalidate - Forces the invalidate flag to be set with snoop lookups all the time. 0: Normal invalidation (based on req) - Default. 1: Forced invalidation.
	13:11	<b>IDI Pend Timer</b> Default Value: <input type="text"/> 011b



## SNPCR - Snoop control register

		Access:	R/W
		<p>IDlpend timer - Time to wait before monitoring the sq_snpc_idlpend signal.</p> <p>000b =&gt; 0 clocks.</p> <p>001b =&gt; 1 clock.</p> <p>010b =&gt; 2 clocks.</p> <p>011b =&gt; 4 clocks (default.)</p> <p>100b =&gt; 8.</p> <p>101b =&gt; 16.</p> <p>110b =&gt; 32.</p> <p>111b =&gt; 64.</p>	
10:8	<b>Retry Limit</b>	Default Value:	011b
		Access:	R/W
		<p>Retry Limit - Number of times to retry before switching to the freeze mechanism.</p> <p>000b =&gt; Always freeze (first shot).</p> <p>001b =&gt; 1 retry.</p> <p>010b =&gt; 2 retry.</p> <p>011b =&gt; 4 retry (default).</p> <p>100b =&gt; 8 retry.</p> <p>101b =&gt; 16 retry.</p> <p>110b =&gt; 32 retry.</p> <p>111b =&gt; infinite (no freeze).</p>	
7:3	<b>Retry Timer</b>	Default Value:	01000b
		Access:	R/W
		<p>Retry Timer - Time between receiving a reject from SQ and repeating the monitor sequence.</p> <p>00000b =&gt; 0 clocks.</p> <p>00001b =&gt; 1 clock.</p> <p>00010b =&gt; 2 clocks.</p> <p>00011b =&gt; 3 clocks.</p> <p>00111b =&gt; 7 clocks.</p> <p>01000b =&gt; 8 clocks (Default).</p> <p>...</p> <p>11111b =&gt; 32 clocks.</p>	
2:0	<b>MLCSQ Timer</b>	Access:	R/W
		<p>MLC-SQ Timer - Time between doing an MLC lookup and SQ lookup.</p> <p>000b =&gt; 0 clocks (default).</p> <p>001b =&gt; 1 clock.</p> <p>010b =&gt; 2 clocks.</p>	



<b>SNPCR - Snoop control register</b>	
	011b => 4 clocks. 100b => 8. 101b => 16. 110b => 32. 111b => 64.



## Software SCI

<b>SWSCI_0_2_0_PCI - Software SCI</b>						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	16					
Address:	000E8h					
<p>This register serves 2 purposes:</p> <p>1) Support selection of SMI or SCI event source (SMISCISEL - bit15)</p> <p>2) SCI Event trigger (GSSCIE - bit 0). To generate a SW SCI event, software should program bit 15 (SMISCISEL) to 1. This is typically programmed once (assuming SMIs are never triggered). On a "0" to "1" subsequent transition in bit 0 of this register (caused by a software write operation), a SCI message will be sent to cause the TCOSCI_STS bit in GPE0 register to be set to 1. The corresponding SCI event handler in BIOS is to be defined as a _Lxx method, indicating level trigger to the operating system. Once written as 1, software must write a "0" to this bit to clear it, and all other write transitions (1-0, 0-0, 1-1) will not cause a SCI message to be sent. To generate a SW SMI event, software should program bit 15 to 0 and trigger SMI via writes to SWSMI register (See SWSMI register for programming details).</p>						
<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;"><a href="#">_Custom_GTI_CfgLtLock</a></td> <td style="width: 50%;"><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>		<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified	
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15	<b>SMI or SCI event select</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>0 = SMI (default) 1 = SCI If selected event source is SMI, SMI trigger and associated scratch bits accesses are performed via SWSMI register. If SCI event source is selected, the rest of the bits in this register provide SCI trigger capability and associated SW scratch pad area.</p>	Default Value:	0b	Access:	R/W
		Default Value:	0b			
		Access:	R/W			
14:1	<b>Software scratch bits</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>00000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Read/write bits not used by hardware.</p>	Default Value:	00000000000000b	Access:	R/W	
Default Value:	00000000000000b					
Access:	R/W					
0	0	<b>Software SCI Event</b> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>If SCI event is selected (SMISCISEL = 1), on a 0 to 1 transition of GSSCIE bit, a SCI message will be sent to cause the TCOSCI_STS bit in GPE0 register to be set to 1. Software must write a 0 to clear this bit.</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					





## Software SMI

<b>SWSMI_0_2_0_PCI - Software SMI</b>			
Register Space:	PCI: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	16		
Address:	000E0h		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>		
N	Unspecified		
DWord	Bit	Description	
0	15:8	<b>Software Scratch Bits</b>	
		Default Value:	00000000b
		Access:	R/W
	7:1	<b>Software Flag</b>	
		Default Value:	0000000b
		Access:	R/W
			Used to indicate caller and SMI function desired, as well as return result.
	0	<b>GMCH Software SMI Event</b>	
		Default Value:	0b
Access:		R/W	
		When Set this bit will trigger an SMI. Software must write a "0" to clear this bit. SMI will be triggered only if SWSCI[SMISCISEL] is set to select SMI.	



## SQ Error Status

SQERR - SQ Error Status			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	09034h		
SQ Error Status register			
DWord	Bit	Description	
0	31:9	<b>RSVD</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>RO</td></tr></table>	RO
	RO		
	8	<b>SQ RW Port Address Decode Error</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>RO Variant</td></tr></table> SQ RW Address Decode Error. This bit is cleared when SW writes to this bit. SW can not physically write to this bit. Any write (with proper byte enable set) will clear this bit, independent of value attempted to be written. Writing a one will clear the bit and writing a zero will clear this bit. Hardware will only capture the first occurrence of address decode error and will not capture subsequent detected errors, until SW clears this bit.	RO Variant
	RO Variant		
7:1	<b>RSVD</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>RO</td></tr></table>	RO	
RO			
0	<b>SQ RO Port Address Decode Error</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>RO Variant</td></tr></table> SQ RO Address Decode Error. This bit is cleared when SW writes to this bit. SW can not physically write to this bit. Any write (with proper byte enable set) will clear this bit, independent of value attempted to be written. Writing a one will clear the bit and writing a zero will clear this bit. Hardware will only capture the first occurrence of address decode error and will not capture subsequent detected errors, until SW clears this bit.	RO Variant	
RO Variant			



## SQ RO Port Decode Error Address LSB

<b>SQROERRADDR_LSB - SQ RO Port Decode Error Address LSB</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	09210h			
SQ RO Port Decode Error Address				
DWord	Bit	Description		
0	31:0	<b>SQ RO Port Error Address LSB</b> Access: <table border="1" data-bbox="565 789 1469 835"><tr><td></td><td>RO</td></tr></table> SQ RO Port Decode Error Address.		RO
	RO			





## SQ RO Port Decode Error Address MSB

<b>SQROERRADDR_MSB - SQ RO Port Decode Error Address MSB</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	09214h	
SQ RO Port Decode Error Address		
DWord	Bit	Description
0	31:8	<b>RSVD</b>
		Access: RO
	7:0	<b>SQ RO Port Error Address MSB</b>
		Access: RO SQ RO Port Decode Error Address.



## SQ RW Port Decode Error Address LSB

<b>SQRWERRADDR_LSB - SQ RW Port Decode Error Address LSB</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	09218h			
SQ RW Port Deocde Error Address				
DWord	Bit	Description		
0	31:0	<b>SQ RW Port Error Address LSB</b> Access: <table border="1"><tr><td></td><td>RO</td></tr></table> SQ RW Port Error Address.		RO
	RO			



## SQ RW Port Decode Error Address MSB

<b>SQRWERRADDR_MSB - SQ RW Port Decode Error Address MSB</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	0921Ch			
SQ RW Port Deocde Error Address				
DWord	Bit	Description		
0	31:8	<b>RSVD</b> Access: <table border="1"><tr><td></td><td>RO</td></tr></table>		RO
		RO		
7:0	<b>SQ RW Port Error Address MSB</b> Access: <table border="1"><tr><td></td><td>RO</td></tr></table> SQ RW Port Error Address.		RO	
	RO			



## SRD\_CTL

<b>SRD_CTL</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	60800h-60803h	
Name:	Transcoder SRD Control	
ShortName:	SRD_CTL_A	
Reset:	soft	
Address:	61800h-61803h	
Name:	Transcoder SRD Control	
ShortName:	SRD_CTL_B	
Reset:	soft	
Address:	62800h-62803h	
Name:	Transcoder SRD Control	
ShortName:	SRD_CTL_C	
Reset:	soft	
Address:	63800h-63803h	
Name:	Transcoder SRD Control	
ShortName:	SRD_CTL_D	
Reset:	soft	
<b>Description</b>		<b>Project</b>
Restriction : PSR needs to be enabled only when at least one plane is enabled.		
<b>Programming Notes</b>		
To use FBC modification tracking for idleness calculations when FBC is disabled, program FBC_CTL CPU Fence Enable, FBC_CONTROL_SA_REGISTER, FBC_CPU_FENCE_OFFSET_REGISTER, FBC_RT_BASE_ADDR_REGISTER, and BLITTER_TRACKING_REGISTER as they are programmed when FBC is enabled.		
Cursor front buffer modifications are not tracked in hardware. If the cursor front buffer is modified, touch (write without changing) any cursor register to trigger the PSR idleness tracking.		
<b>Restriction</b>		
Only the SRD Enable and Single Frame Update Enable fields can be changed while SRD is enabled. The other fields must not be changed while SRD is enabled.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>



## SRD\_CTL

0	31	<b>SRD Enable</b>	<p>This bit enables the Self Refreshing Display function. Updates will take place at the start of the next vertical blank. The port will send SRD VDMs while enabled. When idleness conditions have been met for the programmed number of idle frames, hardware will enter SRD (sleep) and can disable the link and stop fetching data from memory. When activity occurs, hardware will exit SRD (wake) and re-enable the link and resume fetching data from memory.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>SRD must not be enabled when the PSR Setup time from DPCD 00071h is greater than the time for vertical blank minus one line.</p> <p>SRD must not be enabled together with Interlacing, Black Frame Insertion (BFI), or audio on the same transcoder.</p>	Value	Name	0b	Disable	1b	Enable		
Value	Name										
0b	Disable										
1b	Enable										
	30	<b>Single Frame Update Enable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 40%;">Access:</td> <td>Double Buffered</td> </tr> </table> <p>This field enables the single frame update mode where a plane flip will cause a single frame to be sent to the receiver. Updates to this field will take effect at the next vertical blank.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Set register PIPE_MISC field Change Mask for Vblank Vsync Int to 1b (Masked) if vblank or vsync interrupts will be used together with single frame update.</p> <p style="text-align: center;"><b>Workaround</b></p> <p>When Single Frame Update is enabled, the CRC must be disabled for panel compatibility.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>This mode should only be enabled with link standby.</p>	Access:	Double Buffered	Value	Name	0b	Disable	1b	Enable
Access:	Double Buffered										
Value	Name										
0b	Disable										
1b	Enable										
	29	<b>Context restore to PSR Active</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Project:</td> <td></td> </tr> </table> <p>This field restores eDP context to PSR Active on a context restore.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">Value</th> <th style="width: 50%; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table>	Project:		Value	Name	0b	Disable	1b	Enable
Project:											
Value	Name										
0b	Disable										
1b	Enable										



## SRD\_CTL

	<b>Restriction</b>									
	This field is used for hardware communication. Software must not change this field.									
28	<p><b>Adaptive Sync Frame Update</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table> <p>This field enables the Adaptive Sync Frame Update mode where a flip will cause a single frame to be sent to the receiver. Updates to this field will take effect at the next vertical blank. This field must be enabled with VRR enable.</p> <p>Restriction : This mode should only be enabled with the SRD Link Disable mode. This mode does not support VRR Max Shift. However, normal and flipline VRR modes are supported.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>Set register PIPE_MISC field <b>Change Mask for Vblank Vsync Int</b> to 1b (Masked) if vblank or vsync interrupts will be used together with single frame update.</p>	Project:		Value	Name	0b	Disable	1b	Enable	
Project:										
Value	Name									
0b	Disable									
1b	Enable									
27	<p><b>Link Ctrl</b></p> <p>This field controls the behavior of the link when in SRD (sleeping). The timing generator and pixel data fetches are disabled when the link is disabled. Only pixel data fetches are disabled when the link is in standby.</p> <p>This field is ignored by transcoder A/B/C since they only operate in standby.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td>Link is disabled when in SRD (sleeping)</td> </tr> <tr> <td>1b</td> <td>Standby</td> <td>Link is in standby when in SRD (sleeping)</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disable	Link is disabled when in SRD (sleeping)	1b	Standby	Link is in standby when in SRD (sleeping)
Value	Name	Description								
0b	Disable	Link is disabled when in SRD (sleeping)								
1b	Standby	Link is in standby when in SRD (sleeping)								
26:25	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ									
24:20	<p><b>Max Sleep Time</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">00001b 1/8 second</td> </tr> </table> <p>This field is the maximum time to spend in SRD (sleeping). It is programmed in increments of approximately 1/8 a second. Programming all 1s gives ~3.875 seconds.</p> <p style="text-align: center;"><b>Restriction</b></p> <p>Programming all 0s is invalid.</p>	Default Value:	00001b 1/8 second							
Default Value:	00001b 1/8 second									
19:14	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td style="width: 40%;"></td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:		Format:	MBZ					
Project:										
Format:	MBZ									
13	<b>TPS4 Control</b>									



## SRD\_CTL

Project:		
<b>Value</b>	<b>Name</b>	<b>Description</b>
0b	Complete	Completes TPS4 pattern after TP4 counter expires.
1b	Terminate	Terminates TPS4 pattern after TP4 counter expires.
12	<b>Reserved</b>	
11	<b>TP2 TP3 Select</b> This field controls whether TP1 is followed by TP2 or TP3 for training the link on exiting SRD (waking).	
	<b>Value</b>	<b>Name</b>
	0b	TP2
	1b	TP3
	<b>Description</b>	
	Use TP1 followed by TP2	
	Use TP1 followed by TP3	
	<b>Programming Notes</b>	
	This bit impacts PSR2. Clear it before enabling PSR2 and do not set it while PSR2 is enabled.	
10	<b>CRC Enable</b> This field controls whether the PSR CRC value will be placed in the VSC packet.	
	<b>Value</b>	<b>Name</b>
	0b	Disable
	1b	Enable
	<b>Description</b>	
	Disable CRC output in VSC. VSC packet CRC value will be populated by VIDEO_DIP_DATA.	
	Enable CRC output in VSC. VSC packet CRC value will be populated by the calculated CRC value.	
	<b>Programming Notes</b>	
	When CRC is enabled, the Max Sleep Timer should be disabled to provide additional power savings. Disable the Max Sleep Timer by setting register 0x6F860 bit 28 to 1. Re-enable the Max Sleep Timer by clearing register 0x6F860 bit 28 to 0.	
	<b>Workaround</b>	
	When Single Frame Update is enabled, the CRC must be disabled for panel compatibility.	
9:8	<b>TP2 TP3 Time</b> This field selects the TP2 or TP3 time when training the link on exiting SRD (waking).	
	<b>Value</b>	<b>Name</b>
	00b	500us
	01b	100us
	10b	2.5ms
	11b	0us Skip TP2/TP3
7:6	<b>TP4 time</b>	



## SRD\_CTL

<b>SRD_CTL</b>		
	Project:	
	<p>This field selects the TP4 time when training the link on exiting SRD (waking).          If this field is set to any value other than "11", TP4 pattern will be sent at PSR reentry.</p>	
	<b>Value</b>	<b>Name</b>
	00b	500 us
	01b	100 us
	10b	2.5 ms
	11b	0 us
		Skip TP4
5:4	<p><b>TP1 Time</b>          This field selects the TP1 time when training the link on exiting SRD (waking).</p>	
	<b>Value</b>	<b>Name</b>
	00b	500us
	01b	100us
	10b	2.5ms
	11b	0us
		Skip TP1
3:0	<p><b>Idle Frames</b></p>	
	Default Value:	0001b 1 idle frame
	<p>This field is the number of idle frames required before entering SRD (sleeping).</p>	





## SRD\_PERF\_CNT

<b>SRD_PERF_CNT</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	Write/Read Status	
Size (in bits):	32	
Address:	60844h-60847h	
Name:	Transcoder SRD Performance Counter	
ShortName:	SRD_PERF_CNT_A	
Reset:	soft	
Address:	61844h-61847h	
Name:	Transcoder SRD Performance Counter	
ShortName:	SRD_PERF_CNT_B	
Reset:	soft	
Address:	62844h-62847h	
Name:	Transcoder SRD Performance Counter	
ShortName:	SRD_PERF_CNT_C	
Reset:	soft	
Address:	63844h-63847h	
Name:	Transcoder SRD Performance Counter	
ShortName:	SRD_PERF_CNT_D	
Reset:	soft	
DWord	Bit	Description
0	31:24	<b>Reserved</b> Format: MBZ
	23:0	<b>SRD Perf Cnt</b> This field increments every millisecond while in SRD (sleeping) and the display CD clock is running. It will stop incrementing when out of SRD (awake), then resume when back in SRD (sleeping). The value is maintained while SRD is disabled, and counting will resume from the previous value when SRD is re-enabled. Writes to this register will set the count to the written value, then it will increment from that value onwards.



## SRD\_STATUS

<b>SRD_STATUS</b>																											
Register Space:	MMIO: 0/2/0																										
Project:																											
Source:	BSpec																										
Access:	RO																										
Size (in bits):	32																										
Address:	60840h-60843h																										
Name:	Transcoder SRD Status																										
ShortName:	SRD_STATUS_A																										
Reset:	soft																										
Address:	61840h-61843h																										
Name:	Transcoder SRD Status																										
ShortName:	SRD_STATUS_B																										
Reset:	soft																										
Address:	62840h-62843h																										
Name:	Transcoder SRD Status																										
ShortName:	SRD_STATUS_C																										
Reset:	soft																										
Address:	63840h-63843h																										
Name:	Transcoder SRD Status																										
ShortName:	SRD_STATUS_D																										
Reset:	soft																										
DWord	Bit	Description																									
0	31:29	<b>SRD State</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> <tr> <td colspan="2">This field indicates the live state of SRD</td> </tr> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> <tr> <td>000b</td> <td>IDLE</td> <td>Reset state</td> </tr> <tr> <td>001b</td> <td>SRDONACK</td> <td>Wait for TG/Stream to send on frame of data after SRD conditions are met</td> </tr> <tr> <td>010b</td> <td>SRDENT</td> <td>SRD entry with Link OFF</td> </tr> <tr> <td>011b</td> <td>BUFOFF</td> <td>Wait for buffer turn off</td> </tr> <tr> <td>100b</td> <td>BUFON</td> <td>Wait for buffer turn on</td> </tr> <tr> <td>101b</td> <td>AUXACK</td> <td>Wait for AUX to acknowledge on SRD exit</td> </tr> </table>	Access:	RO	This field indicates the live state of SRD		Value	Name	Description	000b	IDLE	Reset state	001b	SRDONACK	Wait for TG/Stream to send on frame of data after SRD conditions are met	010b	SRDENT	SRD entry with Link OFF	011b	BUFOFF	Wait for buffer turn off	100b	BUFON	Wait for buffer turn on	101b	AUXACK	Wait for AUX to acknowledge on SRD exit
Access:	RO																										
This field indicates the live state of SRD																											
Value	Name	Description																									
000b	IDLE	Reset state																									
001b	SRDONACK	Wait for TG/Stream to send on frame of data after SRD conditions are met																									
010b	SRDENT	SRD entry with Link OFF																									
011b	BUFOFF	Wait for buffer turn off																									
100b	BUFON	Wait for buffer turn on																									
101b	AUXACK	Wait for AUX to acknowledge on SRD exit																									



## SRD\_STATUS

	110b	SRDOFFACK	Wait for TG/Stream to acknowledge the SRD VDM exit
	111b	SRDENT_ON	SRD entry with Link ON
	Others	Reserved	Reserved
28	<b>Reserved</b>		
	Format:		MBZ
27:26	<b>Link Status</b>		
	Access:		RO
	This field indicates the live status of the link.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Full Off	Link is fully off
	01b	Full On	Link is fully on
	10b	Standby	Link is in standby
	11b	Reserved	Reserved
25	<b>Reserved</b>		
	Format:		MBZ
24:20	<b>Max Sleep Time Counter</b>		
	Access:		RO
	This field provides the live status of the sleep time counter.		
19:16	<b>SRD Entry Count</b>		
	Access:		RO
	The value in this register represents the number of times SRD has been entered (gone to sleep). The count will increment with each entry. After reaching the maximum count value the counter will rollover and continue from 0.		
15	<b>Aux Error</b>		
	Access:		RO
	This field indicates an error on the last SRD AUX handshake.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	No Error	AUX had no error
	1b	Error	AUX error (receive error or timeout) occurred
14:13	<b>Reserved</b>		
	Format:		MBZ
12	<b>Sending Aux</b>		
	Access:		RO
	This field indicates if the SRD AUX handshake is currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>



## SRD\_STATUS

	0b	Not Sending	Not sending AUX handshake
	1b	Sending	Sending AUX handshake
11:10	<b>Reserved</b>		
	Format:		MBZ
9	<b>Sending Idle</b>		
	Access:		RO
	This field indicates if idles are currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Sending	Not sending idle
	1b	Sending	Sending idle
8	<b>Sending TP2 TP3</b>		
	Access:		RO
	This field indicates if TP2 or TP3 is currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Sending	Not sending TP2 or TP3
	1b	Sending	Sending TP2 or TP3
7	<b>Sending TP4</b>		
	Project:		
	Access:		RO
	This field indicates if TP4 is currently being sent.		
	<b>Value</b>	<b>Name</b>	
	0b	Not Sending	
	1b	Sending	
6:5	<b>Reserved</b>		
	Format:		MBZ
4	<b>Sending TP1</b>		
	Access:		RO
	This field indicates if TP1 is currently being sent.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0b	Not Sending	Not sending TP1
	1b	Sending	Sending TP1
3:0	<b>Idle Frame Counter</b>		
	Access:		RO
	This field provides the live status of the idle frame counter.		
	<b>Programming Notes</b>		
	The value of this field is not preserved across power down states such as DC5 and up.		





## SRIOV Capabilities

SRIOV_CAP_0_2_0_PCI - SRIOV Capabilities						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	00324h					
Defines SR-IOV Capabilities						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:21	<b>VF Migration Interrupt Message Number</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Value: 0. VF Migration is not supported.	Default Value:	000000000000b	Access:	RO
		Default Value:	000000000000b			
	Access:	RO				
	20:2	<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	00000000000000000000b	Access:	RO
Default Value:		00000000000000000000b				
Access:	RO					
1	<b>ARI Capable Hierarchy Preserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Value: 0. ARI not supported.	Default Value:	0b	Access:	RO	
	Default Value:	0b				
Access:	RO					
0	<b>VF Migration Capable</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Value:0. VF Migration not supported.	Default Value:	0b	Access:	RO	
	Default Value:	0b				
Access:	RO					



## SRIOV Control Register

SRIOV_CTRL_0_2_0_PCI - SRIOV Control Register						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	16					
Address:	00328h					
SR-IOV Control Register.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:5	<b>Reserved</b>				
		Default Value: 000000000000b				
		Access: RO				
		Reserved				
4		<b>ARI Capable Hierarchy</b>				
		Default Value: 0b				
		Access: RO				
		Hardwired to 0. ARI capability is not supported				
3		<b>VF Memory Space Enable</b>				
		Default Value: 0b				
		Access: R/W				
		SW shall set this bit before setting VF Enable. (to allow VF memory space response)				
2		<b>VF Migration Interrupt Enable</b>				
		Default Value: 0b				
		Access: RO				
		VF migration is not supported.				
1		<b>VF Migration Enable</b>				
		Default Value: 0b				
		Access: RO				
		VF migration is not supported.				
0		<b>VF Enable</b>				



## SRIOV\_CTRL\_0\_2\_0\_PCI - SRIOV Control Register

		Access:	R/W
		System SW shall set this bit to enable VFs.	
		Value	Name
		0b	Disable VFs <b>[Default]</b>
1b	Enable VFs		





## SRIOV Extended Capability Header

SRIOV_ECAPHDR_0_2_0_PCI - SRIOV Extended Capability Header						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	00320h					
SR-IOV Extended Capability Header.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	31:20	<b>Next Capability Offset</b>				
		Default Value:	000000000000b			
		Access:	RO			
			Next capability Offset. Value = 0x000 to indicate the end of the Extended Capability List			
	19:16	<b>Capability Version</b>				
		Default Value:	1b			
		Access:	RO			
			Capability Version			
	15:0	<b>PCIE Extended Capability ID</b>				
Default Value:		0000000000010000b				
Access:		RO				
		PCIE Extended Capability ID				



## SRIOV Initial VFs

SRIOV_INITVFS_0_2_0_PCI - SRIOV Initial VFs		
Register Space:	PCI: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	16	
Address:	0032Ch	
Defines Initial number of VFs available to the VMM.		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	15:0	<b>INITIAL VFS</b>
		Access: RO Variant
		For SR-IOV implementation, this value must exactly match the Total VFs



## SRIOV Status

SRIOV_STS_0_2_0_PCI - SRIOV Status				
Register Space:	PCI: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	16			
Address:	0032Ah			
SR-IOV Status Register.				
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>			
N	Unspecified			
DWord	Bit	Description		
0	15:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	000000000000000b
Default Value:	000000000000000b			
Access:	RO			
	0	<b>VF Migration Status</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> VF Migration Status	Default Value:	0b
Default Value:	0b			
Access:	RO			



## SRIOV Total VFs

SRIOV_TOTVFS_0_2_0_PCI - SRIOV Total VFs				
Register Space:	PCI: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	16			
Address:	0032Eh			
Defines the Total number of VFs available to the VMM.				
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>		
N		Unspecified		
DWord	Bit	Description		
0	15:0	<b>Total VFS</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Indicates the maximum number of VFs that could be associated with the PF	Access:	RO
Access:	RO			



## SSM0 BONUS1 Reg

SSM0PCBONUS1 - SSM0 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24414h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS1 BIT 7</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS1 BIT 5</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS1 BIT 4</b> Access: R/W SLICE 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS1 BIT 3</b> Access: R/W



## SSM0SPCBONUS1 - SSM0 BONUS1 Reg

		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			
	1	<b>BONUS1 BIT 1</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	Access:	R/W
Access:	R/W			
	0	<b>BONUS1 BIT 0</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			



## SSM0 BONUS2 Reg

SSM0PCBONUS2 - SSM0 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24418h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS2 BIT 7</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS2 BIT 6</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS2 BIT 5</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS2 BIT 4</b> Access: R/W SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS2 BIT 3</b> Access: R/W



## SSM0SPCBONUS2 - SSM0 BONUS2 Reg

		SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			
	1	<b>BONUS2 BIT 1</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	Access:	R/W
Access:	R/W			
	0	<b>BONUS2 BIT 0</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			





## SSM1 BONUS1 Reg

SSM1SPCBONUS1 - SSM1 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24494h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS1 BIT 7</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS1 BIT 5</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS1 BIT 4</b> Access: R/W SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS1 BIT 3</b> Access: R/W



## SSM1SPCBONUS1 - SSM1 BONUS1 Reg

		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	2	<b>BONUS1 BIT 2</b>	
		Access:	R/W
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	
	1	<b>BONUS1 BIT 1</b>	
		Access:	R/W
		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	0	<b>BONUS1 BIT 0</b>	
		Access:	R/W
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	



## SSM1 BONUS2 Reg

SSM1SPCBONUS2 - SSM1 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24498h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS2 BIT 7</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS2 BIT 6</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS2 BIT 5</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS2 BIT 4</b> Access: R/W SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS2 BIT 3</b> Access: R/W



## SSM1SPCBONUS2 - SSM1 BONUS2 Reg

		SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS2 BIT 2</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			
	1	<b>BONUS2 BIT 1</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	Access:	R/W
Access:	R/W			
	0	<b>BONUS2 BIT 0</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			



## SSM2 BONUS1 Reg

SSM2SPCBONUS1 - SSM2 BONUS1 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24514h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS1 BIT 7</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS1 BIT 6</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS1 BIT 5</b> Access: R/W SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS1 BIT 4</b> Access: R/W SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS1 BIT 3</b> Access: R/W



## SSM2SPCBONUS1 - SSM2 BONUS1 Reg

		SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		
	2	<b>BONUS1 BIT 2</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			
	1	<b>BONUS1 BIT 1</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLICE 0 BONUS1 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	Access:	R/W
Access:	R/W			
	0	<b>BONUS1 BIT 0</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	Access:	R/W
Access:	R/W			



## SSM2 BONUS2 Reg

SSM2SPCBONUS2 - SSM2 BONUS2 Reg		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	24518h	
Clock Gating Messages Register		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: RO Reserved
	7	<b>BONUS2 BIT 7</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	6	<b>BONUS2 BIT 6</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	5	<b>BONUS2 BIT 5</b> Access: R/W SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)
	4	<b>BONUS2 BIT 4</b> Access: R/W SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req
	3	<b>BONUS2 BIT 3</b> Access: R/W



## SSM2SPCBONUS2 - SSM2 BONUS2 Reg

		SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	2	<b>BONUS2 BIT 2</b>	
		Access:	R/W
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	
	1	<b>BONUS2 BIT 1</b>	
		Access:	R/W
		SLICE 0 BONUS2 BIT: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)	
	0	<b>BONUS2 BIT 0</b>	
		Access:	R/W
		SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req	





## State Ack Register Slice3

STATE_ACK_SLICE3 - State Ack Register Slice3			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	02104h-02107h		
Name:	State Ack Register Slice3		
ShortName:	STATE_ACK_SLICE3_RCSUNIT_BE		
Valid Projects:			
Address:	18104h-18107h		
Name:	State Ack Register Slice3		
ShortName:	STATE_ACK_SLICE3_POCSUNIT_BE		
Valid Projects:			
<p>This register is used in HW to receive Acknowledges from State clients in Slice-3 for non-pipeline state. This register can be read on the MMIO for checking if an ACK is not received. This register should not be written by SW. Note that Slices, Half Slices and Sub Slices enabled on a platform are function of GT SKU.</p>			
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>	
Unspecified	Unspecified	Unspecified	
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Mask:	[15:0]
		Format:	Mask
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)			
15	15	<b>TDL3 Ack</b>	
		Project:	
14	14	<b>TDL2 Ack</b>	
		Project:	
13	13	<b>TDL1 Ack</b>	
		Project:	
		Exists If: //SubSlice3	
		Exists If: //SubSlice2	



## STATE\_ACK\_SLICE3 - State Ack Register Slice3

		Exists If:	//SubSlice1
12	<b>TDLO Ack</b>		
	Project:		
	Exists If:	//SubSlice0	
11:10	<b>Reserved</b>		
	Project:		
	Format:	MBZ	
9	<b>DM2 Ack</b>		
	Project:		
	Exists If:	//SubSlice2	
8	<b>SC2 Ack</b>		
	Project:		
	Exists If:	//SubSlice2	
7	<b>DM1 Ack</b>		
	Project:		
	Exists If:	//SubSlice1	
6	<b>DM0 Ack</b>		
	Project:		
	Exists If:	//SubSlice0	
5	<b>SC1 Ack</b>		
	Project:		
	Exists If:	//SubSlice1	
4	<b>SC0 Ack</b>		
	Project:		
	Exists If:	//SubSlice0	
3	<b>WM Ack</b>		
	Project:		
	Exists If:	//CommonSlice	
2	<b>SVL Ack</b>		
	Project:		
	Exists If:	//CommonSlice	
1:0	<b>Reserved</b>		
	Project:		
	Format:	MBZ	



## State Ack Register Slice4

STATE_ACK_SLICE4 - State Ack Register Slice4			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	02108h-0210Bh		
Name:	State Ack Register Slice4		
ShortName:	STATE_ACK_SLICE4_RCSUNIT_BE		
Valid Projects:			
Address:	18108h-1810Bh		
Name:	State Ack Register Slice4		
ShortName:	STATE_ACK_SLICE4_POCSUNIT_BE		
Valid Projects:			
<p>This register is used in HW to receive Acknowledges from State clients in Slice-4 for non-pipeline state. This register can be read on the MMIO for checking if an ACK is not received. This register should not be written by SW. Note that Slices, Half Slices and Sub Slices enabled on a platform are function of GT SKU.</p>			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Mask:	[15:0]
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
15		<b>TDL3 Ack</b>	
		Project:	
14		<b>TDL2 Ack</b>	
		Project:	
13		<b>TDL1 Ack</b>	
		Project:	
12		<b>TDL0 Ack</b>	
		Project:	



## STATE\_ACK\_SLICE4 - State Ack Register Slice4

		Project:	
		Exists If:	//SubSlice0
11:10	<b>Reserved</b>		
		Project:	
		Format:	MBZ
9	<b>DM2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
8	<b>SC2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
7	<b>DM1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
6	<b>DM0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
5	<b>SC1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
4	<b>SC0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
3	<b>WM Ack</b>		
		Project:	
		Exists If:	//CommonSlice
2	<b>SVL Ack</b>		
		Project:	
		Exists If:	//CommonSlice
1:0	<b>Reserved</b>		
		Project:	
		Format:	MBZ



## State Ack Register Slice5

STATE_ACK_SLICES5 - State Ack Register Slice5			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	0210Ch-0210Fh		
Name:	State Ack Register Slice5		
ShortName:	STATE_ACK_SLICES5_RCSUNIT_BE		
Valid Projects:			
Address:	1810Ch-1810Fh		
Name:	State Ack Register Slice5		
ShortName:	STATE_ACK_SLICES5_POCSUNIT_BE		
Valid Projects:			
<p>This register is used in HW to receive Acknowledges from State clients in Slice-5 for non-pipeline state. This register can be read on the MMIO for checking if an ACK is not received. This register should not be written by SW. Note that Slices, Half Slices and Sub Slices enabled on a platform are function of GT SKU.</p>			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Mask:	[15:0]
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
15		<b>TDL3 Ack</b>	
		Project:	
14		<b>TDL2 Ack</b>	
		Project:	
13		<b>TDL1 Ack</b>	
		Project:	
12		<b>TDL0 Ack</b>	
		Project:	



## STATE\_ACK\_SLICE5 - State Ack Register Slice5

		Project:	
		Exists If:	//SubSlice0
11:10	<b>Reserved</b>		
		Project:	
		Format:	MBZ
9	<b>DM2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
8	<b>SC2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
7	<b>DM1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
6	<b>DM0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
5	<b>SC1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
4	<b>SC0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
3	<b>WM Ack</b>		
		Project:	
		Exists If:	//CommonSlice
2	<b>SVL Ack</b>		
		Project:	
		Exists If:	//CommonSlice
1:0	<b>Reserved</b>		
		Project:	
		Format:	MBZ



## State Ack Register Slice6

STATE_ACK_SLICE6 - State Ack Register Slice6			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	02570h-02573h		
Name:	State Ack Register Slice6		
ShortName:	STATE_ACK_SLICE6_RCSUNIT_BE		
Valid Projects:			
Address:	18570h-18573h		
Name:	State Ack Register Slice6		
ShortName:	STATE_ACK_SLICE6_POCSUNIT_BE		
Valid Projects:			
<p>This register is used in HW to receive Acknowledges from State clients in Slice-6 for non-pipeline state. This register can be read on the MMIO for checking if an ACK is not received. This register should not be written by SW. Note that Slices, Half Slices and Sub Slices enabled on a platform are function of GT SKU.</p>			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Mask:	[15:0]
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
15		<b>TDL3 Ack</b>	
		Project:	
14		<b>TDL2 Ack</b>	
		Project:	
13		<b>TDL1 Ack</b>	
		Project:	
12		<b>TDL0 Ack</b>	
		Project:	



## STATE\_ACK\_SLICE6 - State Ack Register Slice6

		Project:	
		Exists If:	//SubSlice0
11	<b>DM3 Ack</b>		
		Project:	
		Exists If:	//SubSlice3
10	<b>SC3 Ack</b>		
		Project:	
		Exists If:	//SubSlice3
9	<b>DM2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
8	<b>SC2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
7	<b>DM1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
6	<b>DM0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
5	<b>SC1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
4	<b>SC0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
3	<b>WM Ack</b>		
		Project:	
		Exists If:	//CommonSlice
2	<b>SVL Ack</b>		
		Project:	
		Exists If:	//CommonSlice
1:0	<b>Reserved</b>		
		Project:	
		Format:	MBZ







## State Ack Register Slice7

STATE_ACK_SLICE7 - State Ack Register Slice7			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	02574h-02577h		
Name:	State Ack Register Slice7		
ShortName:	STATE_ACK_SLICE7_RCSUNIT_BE		
Valid Projects:			
Address:	18574h-18577h		
Name:	State Ack Register Slice7		
ShortName:	STATE_ACK_SLICE7_POCSUNIT_BE		
Valid Projects:			
<p>This register is used in HW to receive Acknowledges from State clients in Slice-7 for non-pipeline state. This register can be read on the MMIO for checking if an ACK is not received. This register should not be written by SW. Note that Slices, Half Slices and Sub Slices enabled on a platform are function of GT SKU.</p>			
DWord	Bit	Description	
0	31:16	<b>Mask Bits</b>	
		Access:	WO
		Mask:	[15:0]
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)	
	15	<b>TDL3 Ack</b>	
		Project:	
	14	<b>TDL2 Ack</b>	
		Project:	
	13	<b>TDL1 Ack</b>	
		Project:	
	12	<b>TDL0 Ack</b>	
		Project:	



## STATE\_ACK\_SLICE7 - State Ack Register Slice7

		Project:	
		Exists If:	//SubSlice0
11	<b>DM3 Ack</b>		
		Project:	
		Exists If:	//SubSlice3
10	<b>SC3 Ack</b>		
		Project:	
		Exists If:	//SubSlice3
9	<b>DM2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
8	<b>SC2 Ack</b>		
		Project:	
		Exists If:	//SubSlice2
7	<b>DM1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
6	<b>DM0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
5	<b>SC1 Ack</b>		
		Project:	
		Exists If:	//SubSlice1
4	<b>SC0 Ack</b>		
		Project:	
		Exists If:	//SubSlice0
3	<b>WM Ack</b>		
		Project:	
		Exists If:	//CommonSlice
2	<b>SVL Ack</b>		
		Project:	
		Exists If:	//CommonSlice
1:0	<b>Reserved</b>		
		Project:	
		Format:	MBZ





## Stream Output 0 Num Primitives Written Counter

<b>SO0_NUM_PRIMS_WRITTEN - Stream Output 0 Num Primitives Written Counter</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	RenderCS			
Access:	R/W			
Size (in bits):	64			
Address:	05200h-05207h			
Name:	Stream Output 0 Num Primitives Written Counter			
ShortName:	SO0_NUM_PRIMS_WRITTEN			
Valid Projects:				
<p>There is one 64-bit register for each of the 4 supported streams:</p> <ul style="list-style-type: none"> <li>• 5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)</li> <li>• 5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)</li> <li>• 5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)</li> <li>• 5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</li> </ul> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>				
DWord	Bit	Description		
0	31:0	<p><b>Num Prims Written Count 0</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Format:	U32
Format:	U32			
1	31:0	<p><b>Num Prims Written Count 1</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Format:	U32
Format:	U32			



## Stream Output 0 Primitive Storage Needed Counter

### SO0\_PRIM\_STORAGE\_NEEDED - Stream Output 0 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0					
Project:						
Source:	RenderCS					
Access:	R/W					
Size (in bits):	64					
Address:	05240h-05247h					
Name:	Stream Output 0 Primitive Storage Needed Counter					
ShortName:	SO0_PRIM_STORAGE_NEEDED					
Valid Projects:						
<p>There is one 64-bit register for each of the 4 supported streams:</p> <ul style="list-style-type: none"> <li>5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0)</li> <li>5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1)</li> <li>5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2)</li> <li>5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3)</li> </ul> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).            These registers are part of the context save and restore.            More details about the precise event counted by this register are located <a href="#">here</a>.</p>						
DWord	Bit	Description				
0	31:0	<p><b>Prim Storage Needed Count 0</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>	Project:		Format:	U32
Project:						
Format:	U32					
1	31:0	<p><b>Prim Storage Needed Count 1</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.</p>	Project:		Format:	U32
Project:						
Format:	U32					





## Stream Output 0 Write Offset

<b>SOO_WRITE_OFFSET - Stream Output 0 Write Offset</b>						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	RenderCS					
Access:	R/W					
Size (in bits):	32					
Address:	05280h-05283h					
Name:	Stream Output 0 Write Offset					
ShortName:	SOO_WRITE_OFFSET					
Valid Projects:						
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>						
DWord	Bit	Description				
0	31:2	<p><b>Write Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U30</td> </tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	Project:		Format:	U30
Project:						
Format:	U30					





## SO0\_WRITE\_OFFSET - Stream Output 0 Write Offset

	1:0	<b>Reserved</b>	
		Format:	MBZ



## Stream Output 1 Num Primitives Written Counter

<b>SO1_NUM_PRIMS_WRITTEN - Stream Output 1 Num Primitives Written Counter</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	RenderCS			
Access:	R/W			
Size (in bits):	64			
Address:	05208h-0520Fh			
Name:	Stream Output 1 Num Primitives Written Counter			
ShortName:	SO1_NUM_PRIMS_WRITTEN			
Valid Projects:				
<p>There is one 64-bit register for each of the 4 supported streams:            5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)            5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)            5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)            5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</p> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).            These registers are part of the context save and restore.</p>				
DWord	Bit	Description		
0	31:0	<p><b>Num Prims Written Count 0</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Format:	U32
Format:	U32			
1	31:0	<p><b>Num Prims Written Count 1</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>	Format:	U32
Format:	U32			



## Stream Output 1 Primitive Storage Needed Counter

### SO1\_PRIM\_STORAGE\_NEEDED - Stream Output 1 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0
Project:	
Source:	RenderCS
Access:	R/W
Size (in bits):	64

Address:	05248h-0524Fh
Name:	Stream Output 1 Primitive Storage Needed Counter
ShortName:	SO1_PRIM_STORAGE_NEEDED
Valid Projects:	

There is one 64-bit register for each of the 4 supported streams:  
 5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)  
 5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)  
 5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)  
 5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).  
 These registers are part of the context save and restore.

DWord	Bit	Description
0	31:0	<b>Prim Storage Needed Count 0</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		
1	31:0	<b>Prim Storage Needed Count 1</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		



## Stream Output 1 Write Offset

<b>SO1_WRITE_OFFSET - Stream Output 1 Write Offset</b>						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	RenderCS					
Access:	R/W					
Size (in bits):	32					
Address:	05284h-05287h					
Name:	Stream Output 1 Write Offset					
ShortName:	SO1_WRITE_OFFSET					
Valid Projects:						
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>						
DWord	Bit	Description				
0	31:2	<p><b>Write Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U30</td> </tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	Project:		Format:	U30
Project:						
Format:	U30					



## SO1\_WRITE\_OFFSET - Stream Output 1 Write Offset

	1:0	<b>Reserved</b>	
		Format:	MBZ



## Stream Output 2 Num Primitives Written Counter

<b>SO2_NUM_PRIMS_WRITTEN - Stream Output 2 Num Primitives Written Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Address:	05210h-05217h	
Name:	Stream Output 2 Num Primitives Written Counter	
ShortName:	SO2_NUM_PRIMS_WRITTEN	
Valid Projects:		
<p>There is one 64-bit register for each of the 4 supported streams:            5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)            5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)            5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)            5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</p> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>		
DWord	Bit	Description
0	31:0	<b>Num Prims Written Count 0</b>
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>
Format:	U32	
1	31:0	<b>Num Prims Written Count 1</b>
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>
Format:	U32	



## Stream Output 2 Primitive Storage Needed Counter

### SO2\_PRIM\_STORAGE\_NEEDED - Stream Output 2 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0
Project:	
Source:	RenderCS
Access:	R/W
Size (in bits):	64

Address:	05250h-05257h
Name:	Stream Output 2 Primitive Storage Needed Counter
ShortName:	SO2_PRIM_STORAGE_NEEDED
Valid Projects:	

There is one 64-bit register for each of the 4 supported streams:  
 5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)  
 5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)  
 5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)  
 5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).  
 These registers are part of the context save and restore.

DWord	Bit	Description
0	31:0	<b>Prim Storage Needed Count 0</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		
1	31:0	<b>Prim Storage Needed Count 1</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		



## Stream Output 2 Write Offset

<b>SO2_WRITE_OFFSET - Stream Output 2 Write Offset</b>						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	RenderCS					
Access:	R/W					
Size (in bits):	32					
Address:	05288h-0528Bh					
Name:	Stream Output 2 Write Offset					
ShortName:	SO2_WRITE_OFFSET					
Valid Projects:						
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>						
DWord	Bit	Description				
0	31:2	<p><b>Write Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U30</td> </tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	Project:		Format:	U30
Project:						
Format:	U30					





## SO2\_WRITE\_OFFSET - Stream Output 2 Write Offset

	1:0	<b>Reserved</b>	
		Format:	MBZ



## Stream Output 3 Num Primitives Written Counter

<b>SO3_NUM_PRIMS_WRITTEN - Stream Output 3 Num Primitives Written Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Address:	05218h-0521Fh	
Name:	Stream Output 3 Num Primitives Written Counter	
ShortName:	SO3_NUM_PRIMS_WRITTEN	
Valid Projects:		
<p>There is one 64-bit register for each of the 4 supported streams:            5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for Stream Out Stream #0)            5208h-520Fh SO_NUM_PRIMS_WRITTEN1 (for Stream Out Stream #1)            5210h-5217h SO_NUM_PRIMS_WRITTEN2 (for Stream Out Stream #2)            5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream Out Stream #3)</p> <p>These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has successfully written to a particular "stream's" Streamed Vertex Output buffers, subject to buffer overflow detection. (See the Stream Output section of the 3D pipeline volume).            These registers are part of the context save and restore.</p>		
DWord	Bit	Description
0	31:0	<b>Num Prims Written Count 0</b>
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>
Format:	U32	
1	31:0	<b>Num Prims Written Count 1</b>
		<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>U32</td> </tr> </table> <p>This count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer Write message with the Increment Num Prims Written bit set in the message header (see the Geometry Shader and Data Port chapters in the 3D Volume.)</p>
Format:	U32	



## Stream Output 3 Primitive Storage Needed Counter

### SO3\_PRIM\_STORAGE\_NEEDED - Stream Output 3 Primitive Storage Needed Counter

Register Space:	MMIO: 0/2/0
Project:	
Source:	RenderCS
Access:	R/W
Size (in bits):	64

Address:	05258h-0525Fh
Name:	Stream Output 3 Primitive Storage Needed Counter
ShortName:	SO3_PRIM_STORAGE_NEEDED
Valid Projects:	

There is one 64-bit register for each of the 4 supported streams:  
 5240h-5247h SO\_PRIM\_STORAGE\_NEEDED0 (for Stream Out Stream #0)  
 5248h-524Fh SO\_PRIM\_STORAGE\_NEEDED1 (for Stream Out Stream #1)  
 5250h-5257h SO\_PRIM\_STORAGE\_NEEDED2 (for Stream Out Stream #2)  
 5258h-525Fh SO\_PRIM\_STORAGE\_NEEDED3 (for Stream Out Stream #3)

These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume).  
 These registers are part of the context save and restore.

DWord	Bit	Description
0	31:0	<b>Prim Storage Needed Count 0</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		
1	31:0	<b>Prim Storage Needed Count 1</b>
		Project:
		Format: U32
This count is incremented (by one) by the SOL stage for each object (point, line, triangle) it writes or attempts to write to the corresponding stream's output buffers. The count is not affected by the actual number of buffers bound to the stream.		



## Stream Output 3 Write Offset

<b>SO3_WRITE_OFFSET - Stream Output 3 Write Offset</b>						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	RenderCS					
Access:	R/W					
Size (in bits):	32					
Address:	0528Ch-0528Fh					
Name:	Stream Output 3 Write Offset					
ShortName:	SO3_WRITE_OFFSET					
Valid Projects:						
<p>There is one R/W 32-bit register for each of the 4 supported stream output buffer slots:            5280h-5283h SO_WRITE_OFFSET0 (for Stream Out Buffer #0)            5284h-5287h SO_WRITE_OFFSET1 (for Stream Out Buffer #1)            5288h-528Bh SO_WRITE_OFFSET2 (for Stream Out Buffer #2)            528Ch-528Fh SO_WRITE_OFFSET3 (for Stream Out Buffer #3)</p> <p>These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).</p> <p>These registers are part of the context save and restore.</p>						
<b>Programming Notes</b>						
<ul style="list-style-type: none"> <li>• Software must ensure that no HW stream output operations can be in process or otherwise pending at the point that the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.</li> <li>• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targeted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.</li> </ul>						
DWord	Bit	Description				
0	31:2	<p><b>Write Offset</b></p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>U30</td> </tr> </table> <p>This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL stage uses this value as a write offset when performing writes to the buffer. The SOL stage will increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).</p>	Project:		Format:	U30
Project:						
Format:	U30					



## SO3\_WRITE\_OFFSET - Stream Output 3 Write Offset

	1:0	<b>Reserved</b>	
		Format:	MBZ



## SubSlice 0 Power Context Save request

SSM0PGCTXREQ - SubSlice 0 Power Context Save request				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	24404h			
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO
	Access:	RO		
	15:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
9	<p><b>Power context save request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	
Access:	R/W Set			
8:0	<p><b>Power Context Save request credit count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	
Access:	R/W			



## SubSlice0 Power Down FSM control register with lock

SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	24410h			
DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERDNFSMCTL register are R/W            1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
	12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
10	<p><b>Leave CLKs ON</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table>	Access:	R/W Lock	
Access:	R/W Lock			



## SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock

	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow</p>				
9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock		
Access:	R/W Lock				
8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				
2:0	<p><b>Power Down state 1</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b				
Access:	R/W Lock				





## SSM0SPCPOWERDNFSMCTL - SubSlice0 Power Down FSM control register with lock

		001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset
--	--	---



## SubSlice 0 Power Gate Control Request

SSM0PGCTLREQ - SubSlice 0 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	24400h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">RO</td></tr></table> Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
		RO	
	15:2	<b>Reserved</b>	
Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">RO</td></tr></table> Reserved			RO
	RO		
1	<b>CLK RST FWE Request</b>		
	Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">R/W</td></tr></table> SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		R/W
	R/W		
0	<b>Power Gate Request</b>		
	Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W		



## SubSlice 0 Power on FSM control register with lock

SSM0SPCPOWERUPFSMCTL - SubSlice 0 Power on FSM control register with lock					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Size (in bits):	32				
Address:	2440Ch				
DWord	Bit	Description			
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERUPFSMCTL register are R/W            1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
8:6	<p><b>Power UP state 3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - De-assert resets            3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power UP state 2</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				



## SSM0SPCPOWERUPFSMCTL - SubSlice 0 Power on FSM control register with lock

		010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF				
	2:0	<b>Power UP state 1</b> <table border="1"><tr><td>Default Value:</td><td>000b</td></tr><tr><td>Access:</td><td>R/W Lock</td></tr></table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b					
Access:	R/W Lock					



## SubSlice 1 Power Context Save request

SSM1PGCTXREQ - SubSlice 1 Power Context Save request				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	24484h			
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO
	Access:	RO		
	15:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
9	<p><b>Power context save request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	
Access:	R/W Set			
8:0	<p><b>Power Context Save request credit count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	
Access:	R/W			



## SubSlice 1 Power Down FSM control register with lock

### SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

Register Space: MMIO: 0/2/0

Project:

Source: BSpec

Size (in bits): 32

Address: 24490h

DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERDNFSMCTL register are R/W            1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
	12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
10	<p><b>Leave CLKs ON</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table>	Access:	R/W Lock	
Access:	R/W Lock			



## SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

	<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow</p>				
9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock		
Access:	R/W Lock				
8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				
2:0	<p><b>Power Down state 1</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b				
Access:	R/W Lock				



## SSM1SPCPOWERDNFSMCTL - SubSlice 1 Power Down FSM control register with lock

		001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset
--	--	---





## SubSlice 1 Power Gate Control Request

SSM1PGCTLREQ - SubSlice 1 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	24480h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">RO</td></tr></table>	
		RO	
	Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000		
15:2	<b>Reserved</b>		
	Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">RO</td></tr></table>		RO
	RO		
1	<b>CLK RST FWE Request</b>		
	Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">R/W</td></tr></table>		R/W
	R/W		
SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)			
0	<b>Power Gate Request</b>		
	Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td style="width: 50px; text-align: center;">R/W</td></tr></table>		R/W
	R/W		
SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req			



## SubSlice 1 Power on FSM control register with lock

SSM1SPCPOWERUPFSMCTL - SubSlice 1 Power on FSM control register with lock					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Size (in bits):	32				
Address:	2448Ch				
DWord	Bit	Description			
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERUPFSMCTL register are R/W            1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
8:6	<p><b>Power UP state 3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - De-assert resets            3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power UP state 2</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				



## SSM1SPCPOWERUPFSMCTL - SubSlice 1 Power on FSM control register with lock

		010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF				
	2:0	<b>Power UP state 1</b> <table border="1"><tr><td>Default Value:</td><td>000b</td></tr><tr><td>Access:</td><td>R/W Lock</td></tr></table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings:</p> <p>000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b					
Access:	R/W Lock					



## SubSlice 2 Power Context Save request

SSM2PGCTXREQ - SubSlice 2 Power Context Save request				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	24504h			
DWord	Bit	Description		
0	31:16	<p><b>Message Mask</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Message Mask bits for lower 16 bits</p>	Access:	RO
	Access:	RO		
	15:10	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
9	<p><b>Power context save request</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> <p>Power Context Save Request            1'b0 : Power context save is not being requested            1'b1 : Power context save is being requested            CPUUnit self-clears this bit upon sampling.</p>	Access:	R/W Set	
Access:	R/W Set			
8:0	<p><b>Power Context Save request credit count</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>QWord Credits for Power Context Save Request            Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)            Maximum Credits = 511 : Unit may send 511 QWord pairs            A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.            Only valid with PWRCTX_SAVE_REQ (Bit9).</p>	Access:	R/W	
Access:	R/W			



## SubSlice 2 Power Down FSM control register with lock

SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	24510h			
DWord	Bit	Description		
0	31	<p><b>power down control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERDNFSMCTL register are R/W            1 = All bits of POWERDNFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock
	Access:	R/W Lock		
	30:13	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO
	Access:	RO		
	12	<p><b>Leave firewall disabled</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e firewall gated domain to ungated domain crossing during power down flows            1 = Leave firewall disabled, i.e dont firewall the gated domain, but complete logical flow</p>	Access:	R/W Lock
Access:	R/W Lock			
11	<p><b>Leave reset de-asserted</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not assert reset for power off flow. But it will pretend to complete the flow with PM            Encodings:            0 = Default mode, i.e assert resets during power down flows            1 = Leave reset de-asserted mode, i.e dont assert reset, but complete logical flow</p>	Access:	R/W Lock	
Access:	R/W Lock			
10	<p><b>Leave CLKs ON</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table>	Access:	R/W Lock	
Access:	R/W Lock			



## SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock

		<p>When This bit is set SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e gate clocks during power down flows</p> <p>1 = Leave CLKS ON mode, i.e dont clock gate, but complete logical flow</p>				
	9	<p><b>Leave FET On</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td> <td style="width: 50%;">R/W Lock</td> </tr> </table> <p>When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM</p> <p>Encodings:</p> <p>0 = Default mode, i.e power off fets during power down flows</p> <p>1 = Leave ON mode, i.e dont power off pfet, but complete logical flow</p>	Access:	R/W Lock		
Access:	R/W Lock					
	8:6	<p><b>Power Down state 3</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default : Gate Clocks</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b					
Access:	R/W Lock					
	5:3	<p><b>Power Down state 2</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p> <p>001 = Firewall ON</p> <p>010 = Gate clocks</p> <p>1xx = Rsvd for future</p> <p>Default :Firewall ON</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b					
Access:	R/W Lock					
	2:0	<p><b>Power Down state 1</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td style="width: 50%;">000b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 1st state before power is turned OFF in the well</p> <p>Encodings:</p> <p>000 = Assert Reset</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b					
Access:	R/W Lock					



## SSM2SPCPOWERDNFSMCTL - SubSlice 2 Power Down FSM control register with lock

		001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset
--	--	---



## SubSlice 2 Power Gate Control Request

SSM2PGCTLREQ - SubSlice 2 Power Gate Control Request			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	24500h		
Clock Gating Messages Register			
DWord	Bit	Description	
0	31:16	<b>Message Mask</b>	
		Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">RO</td></tr></table> Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000	
		RO	
	15:2	<b>Reserved</b>	
Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">RO</td></tr></table> Reserved			RO
	RO		
1	<b>CLK RST FWE Request</b>		
	Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">R/W</td></tr></table> SLICE 0 CLK RST FWE request: '0' : Initiate power down sequence ( clk/rst/fwe) '1' : Initiate power up sequence ( clk/rst/fwe)		R/W
	R/W		
0	<b>Power Gate Request</b>		
	Access: <table border="1" style="width: 100%;"><tr><td style="width: 80%;"></td><td style="width: 20%; text-align: center;">R/W</td></tr></table> SLice 0 power well request: '0' : Initiate Power Down request '1' : Initiate Power UP req		R/W
	R/W		





## SubSlice 2 Power on FSM control register with lock

SSM2SPCPOWERUPFSMCTL - SubSlice 2 Power on FSM control register with lock					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Size (in bits):	32				
Address:	2450Ch				
DWord	Bit	Description			
0	31	<p><b>power up control Lock</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>0 = Bits of POWERUPFSMCTL register are R/W            1 = All bits of POWERUPFSMCTL register are RO ( including this lock bit )            Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock).            These bits are not reset on FLR.</p>	Access:	R/W Lock	
	Access:	R/W Lock			
	30:9	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Access:	RO	
	Access:	RO			
8:6	<p><b>Power UP state 3</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 3rd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF            010 = De-assert resets            1xx = Rsvd for future            Default - De-assert resets            3'b000: 10ns (or 1 bclk)</p>	Default Value:	010b	Access:	R/W Lock
Default Value:	010b				
Access:	R/W Lock				
5:3	<p><b>Power UP state 2</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001b</td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table> <p>This will be the 2nd state after power is turned ON in the well            Encodings:            000 = Clock Ungate            001 = Firewall OFF</p>	Default Value:	001b	Access:	R/W Lock
Default Value:	001b				
Access:	R/W Lock				



## SSM2SPCPOWERUPFSMCTL - SubSlice 2 Power on FSM control register with lock

		010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF				
	2:0	<b>Power UP state 1</b> <table border="1"><tr><td>Default Value:</td><td>000b</td></tr><tr><td>Access:</td><td>R/W Lock</td></tr></table> <p>This will be the 1st state after power is turned ON in the well</p> <p>Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate</p>	Default Value:	000b	Access:	R/W Lock
Default Value:	000b					
Access:	R/W Lock					



## Subsystem Identification

SID2_0_2_0_PCI - Subsystem Identification		
Register Space:	PCI: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	16	
Address:	0002Eh	
This register is used to uniquely identify the subsystem where the PCI device resides.		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	15:0	<b>Subsystem Identification</b>
		Default Value: 0000000000000000b
		Project:
		Access: R/W
		This value is used to identify a particular subsystem. This field should be programmed by BIOS during boot-up.



## Subsystem Vendor Identification

SVID2_0_2_0_PCI - Subsystem Vendor Identification												
Register Space:	PCI: 0/2/0											
Project:												
Source:	BSpec											
Size (in bits):	16											
Address:	0002Ch											
This register is used to uniquely identify the subsystem where the PCI device resides.												
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>											
N	Unspecified											
DWord	Bit	Description										
0	15:0	<b>Subsystem Vendor ID</b> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td colspan="2">This value is used to identify the vendor of the subsystem.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0000000000000000b</td> <td>[Default]</td> </tr> </table>	Project:		Access:	R/W	This value is used to identify the vendor of the subsystem.		Value	Name	0000000000000000b	[Default]
Project:												
Access:	R/W											
This value is used to identify the vendor of the subsystem.												
Value	Name											
0000000000000000b	[Default]											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0000000000000000b</td> <td>[Default]</td> <td></td> </tr> </tbody> </table>	Value	Name	Project	0000000000000000b	[Default]					
Value	Name	Project										
0000000000000000b	[Default]											



## Super Queue GFX cycle Options register

SQCFG - Super Queue GFX cycle Options register		
Register Space: MMIO: 0/2/0		
Project:		
Source: BSpec		
Size (in bits): 32		
Address: 0902Ch		
Super Queue GFX Cycle Options register		
DWord	Bit	Description
0	31	<b>SQCFG Lock bit</b>
		Project:
		Access: R/W Lock
	30:14	<b>Reserved</b>
		Access: RO
	13:12	<b>SQ Bypass Timeout</b>
		Project:
		Access: R/W Lock
	11:10	<b>Reserved</b>
		Access: RO
9:3	<b>SQ Full Limit for Performance Monitor</b>	
	Default Value: 0110000b	
	Project:	
	Access: R/W Lock	
	Watermark for SQ Bank Full Metrics This field sets a watermark where any SQ Bank level above is considered as SQ FULL condition. This is added to compensate for the credit loop between the page walker and GTI which would make the number of active entries oscillate even the pipeline is backed up towards page walker. Power-on default is 48d=0x30. Software Programming Note: Gen11LP: Range of allowed programming is 0-80d, but SW should set value to 72d=0x48. Gen11HP: Range of allowed programming is 0-56d, but SW should set value to 48d=0x30.	
2	<b>SQ Read-Only Port Reject Disable</b>	
	Access: R/W	
This indicates whether rejections can be issued from the Super Queue to GFX for read cycles on the Read Only port. Rejected cycles are retried at a later time by GFX. By default, read cycles that have a matching address elsewhere in the Super Queue are rejected, and GFX is notified of the rejection.		



## SQCFG - Super Queue GFX cycle Options register

	<p>If this bit is set, no rejections ever occur on the SQ-GFX interface. SQ accepts all requests, but in the case of a matching address, the SQ stalls the Read-Only port until the address match disappears (matching entry is retired by SQ).</p> <p>1 = Rejections are disabled, SQ stalls if needed. 0 = Rejections are enabled.</p>				
1	<p><b>SQ Read Port GFX Read Ownership</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SQ Read Port GFX Read Ownership (SQRWO): SQ Read-Only Port GFX Read Ownership Indication. This indicates the type of request that is issued to uncore for each read cycle from the GFX Read-Only port which produces a miss in the MLC. By default, read cycles that have no matching MLC entry produce a regular read request from uncore through the IDI. If this bit is set, the request is changed from a regular read to a request for ownership (RFO) of the cacheline. This applies for all read requests from the GFX Read-Only port ONLY.</p> <p>1 = All GFX reads from RO port require ownership of the cacheline. 0 = GFX reads from RO port do.</p>	Access:	R/W		
Access:	R/W				
0	<p><b>MSQD Poisoned Writes Propagation Enable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W Lock</td> </tr> </table>	Project:		Access:	R/W Lock
Project:					
Access:	R/W Lock				



## Super Queue Internal Cnt Register I

SQCNT1 - Super Queue Internal Cnt Register I		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	09024h	
SQ Internal Counter Register		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
		Project:
		Access: RO
	29:28	<b>SQ Performance Merge IDI.</b>
		Project:
		Access: R/W
	27:26	<b>SQ Performance Merge Bank Pairs.</b>
		Project:
		Access: R/W
	25:24	<b>SQ Performance Merge Banks.</b>
Project:		
Access: R/W		
23:20	<b>SQRWCQD</b>	
	Access: R/W	
Read-Write Request Queue Command Get Delay: This indicates the number of clocks that are inserted between each GFX cycle being accepted on the GFX Read or GFX Write ports. By default, this is disabled, which means that the RWRQ is able to accept one cycle per clock. By any other value, the RWRQ inserts the number of idle clocks listed in this register before accepting another cycle from GFX, essentially throttling the bandwidth. During each idle clock, RWRQ is guaranteed not to assert its command get to either read or write port. 0000b = Disabled (no additional clocks added). 0001b = One idle clock inserted between command gets. 0010b = Two idle clocks inserted between command gets. ... 1111b = Fifteen idle clocks inserted between command gets.		
19:16	<b>SQCQD</b>	
	Access: R/W	



## SQCNT1 - Super Queue Internal Cnt Register I

		<p>Read-Only Request Queue Command Get Delay:</p> <p>This indicates the number of clocks that are inserted between each GFX cycle being accepted on the GFX Read-Only port. By default, this is disabled, which means that the RORQ will be able to accept one cycle per clock. By any other value, the RORQ inserts the number of idle clocks listed in this register before accepting another cycle from GFX, essentially throttling the bandwidth. During each idle clock, RORQ is guaranteed not to assert its command get.</p> <p>0000b = Disabled (no additional clocks added).</p> <p>0001b = One idle clock inserted between command gets.</p> <p>0010b = Two idle clocks inserted between command gets.</p> <p>...</p> <p>1111b = Fifteen idle clocks inserted between command gets.</p>			
	15:9	<p><b>SQDPTH</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table> <p>Super Queue Depth:</p> <p>7Fh = SQ Depth of 127.</p> <p>7Eh = SQ Depth of 126.</p> <p>...</p> <p>40h = SQ Depth of 64.</p> <p>3Fh = SQ Depth of 63.</p> <p>3Eh = SQ Depth of 62.</p> <p>...</p> <p>07h = SQ Depth of 7.</p> <p>06h = SQ Depth of 6.</p> <p>05h = SQ Depth of 5.</p> <p>04h = SQ Depth of 4.</p> <p>03h = SQ Depth of 3.</p> <p>02h = SQ Depth of 2.</p> <p>01h = Reserved.</p> <p>00h = Disabled (SQ Depth of MAX) (default).</p> <p>For SQ implementations with multiple SQ banks, this field controls the depth per bank, and the total SQ depth is SQDPTH * number of SQ banks.</p> <p>For the sizes that are larger than the physical SQ size, the depth limitation is treated as disabled and SQ Depth will be the maximum supported.</p> <p>if SQDPTH &gt; 88 for BXT B-step, SQ Depth should be treated as MAX that h/w is capable of.</p> <p>NOTE - FOR BXT-A STEP, REGISTER DESCRIPTION IS SIMILAR TO SKL DESCRIPTION. THIS FIELD IS ONLY ACCURATE FOR BXT-B STEP AND BEYOND.</p>		Access:	R/W
Access:	R/W				
	8	<p><b>Reserved</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">RO</td> </tr> </table>		Access:	RO
Access:	RO				
	7	<p><b>Reserved</b></p>			
	6:0	<p><b>SQIDICNT</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> </table>		Access:	R/W
Access:	R/W				





## SQCNT1 - Super Queue Internal Cnt Register I

	<p>Outstanding SQ IDI Cycle Counter:</p> <p>This indicates the maximum number of outstanding cycles that are presented to IDI/uncore at any given time by Super Queue. By default, this is 64, but can be throttled back to support fewer IDI cycles.</p> <p>0 = Disabled (64).</p> <p>1-63 = Max number of outstanding IDI cycles.</p>
--	---



## Super Queue Internal Counters Register II

SQCNT2 - Super Queue Internal Counters Register II		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	09028h	
Super Queue Internal Counter register		
DWord	Bit	Description
0	31	<b>Lock Bit</b>
		Project:
		Access: R/W Lock
	30	<b>Reserved</b>
		Access: RO
	29	<b>Enable Promotion on Read</b>
		Project:
		Access: R/W Lock
	28	<b>Priority 3 Pool Count Disable</b>
		Project:
		Access: R/W Lock
	27:25	<b>Priority3 Pool Count:</b>
		Project:
		Access: R/W Lock
	24	<b>Priority2 Pool Count Disable</b>
		Project:
Access: R/W Lock		
23:21	<b>Priority2 Pool count</b>	
	Project:	
	Access: R/W Lock	
20	<b>Priority1 Pool Count Disable</b>	
	Project:	
	Access: R/W Lock	
19:17	<b>Priority1 Pool Count</b>	
	Project:	
	Access: R/W Lock	



## SQCNT2 - Super Queue Internal Counters Register II

16	<b>Priority0 Pool Count Disable</b>	
	Project:	
	Access:	R/W Lock
	<b>Priority0 Pool Count</b>	
	Access:	R/W Lock
12	<b>Enable Priority Selection</b>	
	Default Value:	0 Disabled
	Project:	
	Access:	R/W Lock
<p>As part of bug 1405152537, this bit must be set to zero. That generally means that bits 28:13 become a don't care. Since this change will not force MBC unit to change, the only modification is to show that this bit must be zero. Definition shows that bit must be zero, but realistically, logic is eliminated.</p>		
11:8	<b>Reserved</b>	
7:0	<b>LRU Hint counter</b>	
	Access:	RO
Reserved		



## Supported Page Sizes

SUPPORTED_PAGE_SIZES_0_2_0_PCI - Supported Page Sizes										
Register Space:	PCI: 0/2/0									
Project:										
Source:	BSpec									
Size (in bits):	32									
Address:	0033Ch									
Defines the System Page Sizes supported by this SR-IOV implementation.										
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>								
N		Unspecified								
DWord	Bit	Description								
0	31:0	<p><b>SUPPORTED PAGE SIZES VALUE</b></p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field indicates the page sizes supported by the PF. This PF supports a page size of <math>2^{(n+12)}</math> if bit n is Set. For example, if bit 0 is Set, the PF supports 4-KB page sizes. PFs are required to support 4-KB, 8-KB, 64-KB, 256-KB, 1-MB, and 4-MB page sizes. All other page sizes are optional, and not supported in this implementation.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00000000000000000000000010101010011b</td> <td>[Default]</td> <td></td> </tr> </tbody> </table>	Access:	RO	Value	Name	Project	00000000000000000000000010101010011b	[Default]	
Access:	RO									
Value	Name	Project								
00000000000000000000000010101010011b	[Default]									



## SWF

SWF		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	4F000h-4F08Fh	
Name:	Software Flags	
ShortName:	SWF_*	
These registers are used as scratch pad data storage space and have no direct effect on hardware operation. There are 36 instances of this register format.		
DWord	Bit	Description
0	31:0	<b>Software Flags</b>
		Default Value: 00000000000000000000000000000000b
		Access: R/W
		Software flags



## System Page Sizes

SYSTEM_PAGE_SIZES_0_2_0_PCI - System Page Sizes						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	00340h					
Defines the System Page Size chosen by the VMM.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	31:0	<p><b>SYSTEM PAGE SIZES VALUE</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000001b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field defines the page size the system will use to map the VFs' memory addresses. Software must set the value of the System Page Size to one of the page sizes set in the Supported Page Sizes field (see Section 3.3.12). As with Supported Page Sizes, if bit <i>n</i> is Set in System Page Size, the VFs associated with this PF are required to support a page size of <math>2^{(n+12)}</math>. For example, if bit 1 is Set, the system is using an 8-KB page size. The results are undefined if System Page Size is zero. The results are undefined if more than one bit is set in System Page Size. The results are undefined if a bit is Set in System Page Size that is not Set in Supported Page Sizes.</p> <p>When System Page Size is set, the VF associated with this PF is required to align all BAR resources on a System Page Size boundary. Each VF BAR<sub><i>n</i></sub> or VF BAR<sub><i>n</i></sub> pair (see Section 3.3.14) shall be aligned on a System Page Size boundary. Each VF BAR<sub><i>n</i></sub> or VF BAR<sub><i>n</i></sub> pair defining a non-zero address space shall be sized to consume an integer multiple of System Page Size bytes. All data structures requiring page size alignment within a VF shall be aligned on a System Page Size boundary.</p> <p>VF Enable must be zero when System Page Size is written. The results are undefined if System Page Size is written when VF Enable is Set.</p> <p>Default value is 1h (i.e., 4 KB), and that is the only value allowed for this implementation</p>	Default Value:	00000000000000000000000000000001b	Access:	RO
Default Value:	00000000000000000000000000000001b					
Access:	RO					



## Thread Dispatched Count Register

<b>TDL_THR_DISP_COUNT - Thread Dispatched Count Register</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	RO	
Size (in bits):	32	
Address:	0E4BCh	
Valid Projects:		
This register provides the count of threads dispatched/valid in the subslice.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:6	<b>Reserved</b>
		Format: MBZ
	5:0	<b>Thread Count</b>
<b>Value</b>		<b>Name</b>
0-56		Valid Range



## Thread Faulted Count Register

TDL_THR_PF_COUNT - Thread Faulted Count Register					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Access:	RO				
Size (in bits):	32				
Address:	0E5BCh				
Valid Projects:					
This register provides the count of threads faulted in each subslice.					
DWord	Bit	Description			
0	31	<b>Canonical fault indication bit to CS</b> The bit is set when a canonical fault on data fetch is reported by EU.			
	30:6	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ	
		MBZ			
5:0	<b>Thread Count</b> <table border="1" style="display: inline-table; vertical-align: middle;"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0-56</td><td>Valid Range</td></tr></tbody></table>	Value	Name	0-56	Valid Range
Value	Name				
0-56	Valid Range				





## Thread Fault Status Register 0

<b>TDL_THR_PF_STATUS0 - Thread Fault Status Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	RO	
Size (in bits):	32	
Address:	0E6B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:24	<b>Row0, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row0, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row0, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row0, EU0, [Reserved, T6-T0]</b>



## Thread Fault Status Register 1

<b>TDL_THR_PF_STATUS1 - Thread Fault Status Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	RO	
Size (in bits):	32	
Address:	0E7B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates the thread in the specific thread slot is faulted.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b>



## Thread Load Status Register 0

<b>TDL_THR_STATUS0 - Thread Load Status Register 0</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	RO	
Size (in bits):	32	
Address:	0E4B8h	
This register provides the status of each thread in the SubSlice.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:24	<b>Row0, EU3, [Reserved, T6-T0]</b> Project: <input type="text"/>
	23:16	<b>Row0, EU2, [Reserved, T6-T0]</b> Project: <input type="text"/>
	15:8	<b>Row0, EU1, [Reserved, T6-T0]</b> Project: <input type="text"/>
	7:0	<b>Row0, EU0, [Reserved, T6-T0]</b> Project: <input type="text"/>



## Thread Load Status Register 1

<b>TDL_THR_STATUS1 - Thread Load Status Register 1</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	RO	
Size (in bits):	32	
Address:	0E5B8h	
This register provides the status of each thread in the SubSlice. A bit set indicates a valid thread is loaded in the thread slot.		
DWord	Bit	Description
0	31:24	<b>Row1, EU3, [Reserved, T6-T0]</b>
	23:16	<b>Row1, EU2, [Reserved, T6-T0]</b>
	15:8	<b>Row1, EU1, [Reserved, T6-T0]</b>
	7:0	<b>Row1, EU0, [Reserved, T6-T0]</b>



## Thread Mode Register

<b>FF_MODE - Thread Mode Register</b>										
Register Space:	MMIO: 0/2/0									
Project:										
Source:	RenderCS									
Access:	R/W									
Size (in bits):	32									
Address:	020A0h-020A3h									
Name:	Thread Mode Register									
ShortName:	FF_MODE_RCSUNIT_BE									
Valid Projects:										
Address:	180A0h-180A3h									
Name:	Thread Mode Register									
ShortName:	FF_MODE_POCSUNIT_BE									
Valid Projects:										
This register is used to program the FF shader Mode.										
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>								
Unspecified	Unspecified	Unspecified								
DWord	Bit	Description								
0	31	<b>TE Autostrip Disable</b>								
		Project:								
		Format:	U1							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Enable <b>[Default]</b></td> <td>TE will generate "autostrip" primitives (if/where possible) during tessellation.</td> </tr> <tr> <td>1h</td> <td>Disable</td> <td>TE will not generate "autostrip" primitives.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Enable <b>[Default]</b>	TE will generate "autostrip" primitives (if/where possible) during tessellation.	1h	Disable
	Value	Name	Description							
	0h	Enable <b>[Default]</b>	TE will generate "autostrip" primitives (if/where possible) during tessellation.							
	1h	Disable	TE will not generate "autostrip" primitives.							
	30	<b>TDS external Cache Disable</b>								
		Project:								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable <b>[Default]</b></td> <td>The external TDS Cache is enabled if there is enough handles to enable the cache.</td> </tr> <tr> <td>1b</td> <td>Disable</td> <td>The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Enable <b>[Default]</b>	The external TDS Cache is enabled if there is enough handles to enable the cache.	1b	Disable
Value		Name	Description							
0b	Enable <b>[Default]</b>	The external TDS Cache is enabled if there is enough handles to enable the cache.								
1b	Disable	The external TDS Cache is disabled even if there is enough handles to enable the cache. Only the internal TDS Cache will be used.								
29:26	<b>DS Hit Max Value</b>									



## FF\_MODE - Thread Mode Register

		Format:	U4
		<b>Description</b>	<b>Project</b>
		If the number of hits reaches the DS Hit Max Value and there is a pending miss to be dispatched, the DS will dispatch the pending miss vertex as a single dispatch.	
		Programming a value of 0 will disable the DS Hit Max counter logic and therefore partial dispatches will <u>not</u> be forced due to the number of hits seen during the accumulation of inputs for a thread dispatch.	
	<b>Value</b>	<b>Name</b>	<b>Project</b>
	15	<b>[Default]</b>	
	[0,15]		
25:20	<b>VS Hit Max Value</b>		
		Format:	U6
		<b>Description</b>	<b>Project</b>
		If the number of hits reaches the VS Hit Max Value and there is a pending miss to be dispatched, the VS will dispatch the pending miss vertex as a single dispatch.	
		Since VS Reference Count Full Force miss enable was removed, the value can be [1,63].	
	<b>Value</b>	<b>Name</b>	<b>Project</b>
	10	<b>[Default]</b>	
	[1,63]		
19	<b>Tessellation DOP gating Disable</b>		
		Project:	
		Format:	Disable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Enable <b>[Default]</b>	HS, TE, TETG, DS, GS and SOL units are DOP gated if all units are disabled
	1h	Disable	DOP gating is disabled for HS, TE, TETG, DS, GS and SOL units
		<b>Programming Notes</b>	<b>Project</b>
		Once this bit is set to a 1, it must not be cleared to a 0 until after a reset.	
18	<b>TRI NOINSIDE Autostrip Cache Invalidate Disable</b>		
		Project:	
		Format:	Disable
	This bit can be used to control the TRI NOINSIDE Autostrip Cache Invalidate feature. By default		



## FF\_MODE - Thread Mode Register

		the invalidation is ENABLED (allowing higher performance).	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
	0h	Enable <b>[Default]</b>	TE will surpress the Autostrip cache invalidate for TRI NOINSIDE patches. This setting may improve performance.
	1h	Disable	TE will not surpress the Autostrip cache invalidate for TRI NOINSIDE patches.
		<b>Programming Notes</b>	
		<p>The setting of this field impacts the selection of the "provoking vertex" for the center triangle of TRI domains (if a center triangle exists given the tessellation factors), and this will in turn impact the generated image if any PS attributes are enabled as "flat shaded" and that/those attributes are not identical on all 3 vertices of the triangle. Given the fact that the APIs do not impose requirements on the starting/provoking vertices of the tessellation-generated triangles, the selection of provoking vertices can be arbitrary as long as it is deterministic (i.e., repeated rendering the same patch will yield the same results).</p> <p>Note: If FF_mode.TE autostrip Disable is set to 1, then TRI NOINSIDE Autostrip Cache Invalidate will also be disabled.</p>	
17	<b>VS DOP Clock gate fix disable</b>		
	Project:		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h		The VS DOP clock gate fix is disabled. The DOP will not be held until the clocks are sampled off.
	0h	<b>[Default]</b>	The VS DOP clock gate fix is enabled. The DOP enable will be held asserted until the clocks are sampled off.
16	<b>Reserved</b>		
	Format:		MBZ
15	<b>TDS Bypass Disable</b>		
	Project:		
	Format:		Disable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	0h	Enable <b>[Default]</b>	Domain Shader logic is bypassed while TDS is disabled
	1h	Disable	Domain Shader bypass logic is disabled
14:13	<b>Reserved</b>		
	Project:		
	Format:		PBC
12	<b>Reserved</b>		
	Default Value:		0h



## FF\_MODE - Thread Mode Register

		Project:	
		Format:	PBC
11:7	<b>Reserved</b>		
		Format:	PBC
6:5	<b>Reserved</b>		
		Project:	
		Format:	PBC
4	<b>Reserved</b>		
		Default Value:	0h
		Project:	
		Format:	PBC
3	<b>Reserved</b>		
		Format:	PBC
2	<b>TDS Tracking fifo wrap fix disable</b>		
		Project:	
		Format:	Disable
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h		Disable the tds tracking fifo wrap fix.
	0h	<b>[Default]</b>	Enable the tds tracking fifo wrap fix.
1	<b>HS handle ram fix disable</b>		
		Project:	
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	1h		Disable the HSunit handle ram over flow fix and allow vertices to run at 2 vertex per clock at the inlet of HS.
	0h	<b>[Default]</b>	Enable the HSunit handle ram over flow fix and allow vertices to run at 1 vertex per clock at the inlet of HS.
0	<b>Reserved</b>		
		Project:	
		Format:	PBC





## Thread Restart Control Register

TDL_THR_RESTART - Thread Restart Control Register				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Access:	WO			
Size (in bits):	32			
Address:	0E450h			
This register provides control to restart page faulted and halted threads in each subslice.				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ
		MBZ		
0	<b>Restart All Faulted Threads</b> A write of 1 to this register restarts all threads that have halted due to page fault.			



## Tile Cache Control Register

TCCNTLREG - Tile Cache Control Register				
Register Space:		MMIO: 0/2/0		
Project:				
Source:		BSpec		
Size (in bits):		32		
Address:		0B0A4h		
<u>_Custom_GTIReset</u>		<u>_Custom_GTIIsContextSaved</u>	<u>_Custom_GTIStorage</u>	<u>_Custom_GTIAccessProtection</u>
Unspecified		Y	Unspecified	Unspecified
DWord	Bit	Description		
0	31:25	<b>Unified Tile Cache Pool</b>		
		Project:		
		Access:		R/W
		Number of ways allocated for the unified client pool. This is a combined pool for all streams.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	<b>Programming Notes</b>
	00h	[Default]	Increments of 4KB per bank	When this field is non-zero, Z tile cache pool and C tile cache pool should be 0KB.
24:18		<b>Z Tile Cache Pool</b>		
		Project:		
		Access:		R/W
		Number of ways allocated for Z streams.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	<b>Programming Notes</b>
	00h	[Default]	Increments of 4KB per bank	Note: This field must be 0KB if Unified Tile cache Pool is non-zero.
17:11		<b>C Tile Cache Pool</b>		
		Project:		
		Access:		R/W
		Number of ways allocated for Color Streams		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	<b>Programming Notes</b>
	00h	[Default]	Increments of 4KB per bank	Note: This field must be 0KB if Unified Tile cache Pool is non-zero.
10:4		<b>Command Streamer Allocation</b>		
		Project:		
		Access:		R/W
		Number of ways allocated for CS(Command Streamer)		
	<b>Value</b>	<b>Name</b>	<b>Description</b>	



## TCCNTLREG - Tile Cache Control Register

	00h	<b>[Default]</b>	Increments of 4KB per bank													
3	<b>Tile cache path Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>Color and Z Caching Disable bit            When caching is disabled, All Z and color requests follow the legacy path to GAM rather than L2 Tile Cache is disabled with default value of this register bit (L3 operate in legacy mode). This register bit value needs to be changed to "0" for caching the C and Z streams in the L3 and for PTBR mode of operation with tile cache.</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 30%;">Value</th> <th style="width: 40%;">Name</th> <th style="width: 30%;">Project</th> </tr> </thead> <tbody> <tr> <td>[0,1]</td> <td></td> <td></td> </tr> <tr> <td>0h</td> <td><b>[Default]</b></td> <td></td> </tr> </tbody> </table>			Project:		Access:	R/W	Value	Name	Project	[0,1]			0h	<b>[Default]</b>	
Project:																
Access:	R/W															
Value	Name	Project														
[0,1]																
0h	<b>[Default]</b>															
2	<b>L3 Data partial write merging enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="text-align: center;">1</td> </tr> </table>			Default Value:	1											
Default Value:	1															
1	<b>Color/Z write partial write merging enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="text-align: center;">0</td> </tr> <tr> <td>Project:</td> <td></td> </tr> </table> <p>Disable partial write merging optimization for Color and Z clients. Partial write merging optimization (in SQDB) will be enabled when this bit is set.</p>			Default Value:	0	Project:										
Default Value:	0															
Project:																
0	<b>URB partial write merging enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="text-align: center;">1</td> </tr> </table>			Default Value:	1											
Default Value:	1															



## TILECTL

<b>TILECTL - TILECTL</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	101000h		
Tile control and TLB control.			
DWord	Bit	Description	
0	31:3	<b>Reserved</b>	
		Default Value:	00000000h
		Access:	RO
		Reserved	
2		<b>Reserved</b>	
		Default Value:	0b
		Access:	RO
		Reserved.	
1		<b>TLBPF</b>	
		Default Value:	0b
		Access:	R/W
		Store multiple PTE enable. 0: Only one Page Table Entry is stored in the Translation Lookaside Buffer cache. 1: Multiple Page Table Entries (8) are stored in the Translation Lookaside Buffer cache.	
0		<b>SWZCTL</b>	
		Default Value:	0b
		Access:	R/W
		In order to spread DRAM accesses between multiple channels in the most efficient way, address bits can be used as a channel select. The Driver needs to obtain the need for memory address swizzling via DRAM configuration registers and set the following bits. x0b - No Address Swizzling x1b - Address bit [6] needs to be swizzled for tiled surfaces	



## TiledResources Invalid Tile Detection Register

TRINVTILEDETCT - TiledResources Invalid Tile Detection Register										
Register Space:	MMIO: 0/2/0									
Project:										
Source:	BSpec									
Size (in bits):	32									
Address:	04DECh									
Name:	TiledResources Invalid Tile Detection Register									
ShortName:	TRINVTILEDETCT									
DWord	Bit	Description								
0	31:0	<b>Invalid Tile Detection Value</b> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>00000000h</td> <td><b>[Default]</b></td> <td>A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.</td> </tr> </table>	Access:	R/W	Value	Name	Description	00000000h	<b>[Default]</b>	A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.
Access:	R/W									
Value	Name	Description								
00000000h	<b>[Default]</b>	A 32-bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Invalid Tiles. Hardware will flag each entry and space behind it as Invalid Tile for matched entries.								



## Tiled Resources Translation Table Control Registers

TRTTTCR - Tiled Resources Translation Table Control Registers								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	8							
Address:	04DF4h							
Name:	Tiled Resources Translation Table Control Register							
ShortName:	TRTTE							
DWord	Bit	Description						
0	1	<p><b>TR-VA Translation Table Memory Location</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field specifies whether the translation tables for TR to VA are in virtual address space v/s physical (GPA) address space.            0: Tables are in Physical (GPA) space            1: Tables are in Virtual address space</p> <p><b>Tiled Resource Translation Tables in GPA space is not supported in any GEN generations. For Gen9/10/11, this mode should never be set as GPA mode (always set to '1'). This bit is removed in Gen12, and HW will set TRTT tables in Virtual address space mode only.</b></p>	Default Value:	0b	Project:		Access:	R/W
	Default Value:	0b						
Project:								
Access:	R/W							
0	0	<p><b>TR - TT Enable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>TR translation tables are disabled as default.            This field needs to be enabled via s/w to get TR translation active.</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b							
Access:	R/W							



## TiledResources VA Detection Registers

TRVADR - TiledResources VA Detection Registers						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	04DF0h					
Name:	TiledResources VA Detection Registers					
ShortName:	TRVADR					
DWord	Bit	Description				
0	31:8	<b>Reserved</b>				
		Default Value:	000000h			
		Access:	RO			
	7:4	<b>TR - VA Mask Value</b>				
		Default Value:	0000b			
		Access:	R/W			
		<p>4bit MASK value that is mapped to incoming address bits[47:44]            MASK bits are used to identify which address bits need to be considered for compare.            If particular mask bit is "1", mapping address bit needs to be compared to DATA value provided.            If "0", corresponding address bit is masked which makes it don't care for compare. (This field defaults to "0000" to disable detection).            Note: The only usage model for GFX driver to set this field to "1111". Behavior of h/w for any other setting is not defined.            Note: GFX driver shall use same TRVA MASK value for all contexts.</p>				
3:0	<b>TR- VA Data Value</b>					
	Access:	R/W				
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td><b>[Default]</b></td> <td>           4bit Data value that is mapped to incoming address bits[47:44].            Data bits are used to compare address values that are not filtered by the TRVAMV for match            Note: GFX driver shall use same TRVA Data value for all contexts         </td> </tr> </tbody> </table>	Value	Name	Description	0000b	<b>[Default]</b>
Value	Name	Description				
0000b	<b>[Default]</b>	4bit Data value that is mapped to incoming address bits[47:44]. Data bits are used to compare address values that are not filtered by the TRVAMV for match Note: GFX driver shall use same TRVA Data value for all contexts				



## Tiled Resources VA Translation Table L3 ptr - DW0

TRVATTL3PTRDW0 - Tiled Resources VA Translation Table L3 ptr - DW0								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	32							
Address:	04DE0h							
Name:	Tiled Resources VA Translation Table L3 ptr - DW0							
ShortName:	TRVATTL3PTRDW0							
DWord	Bit	Description						
0	31:12	<b>TR - VA transln Table L3 Pointer (Lower Address)</b>						
		Access: R/W						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00000h</td> <td><b>[Default]</b></td> <td>Lower address bits for tiled resource VA to virtual address translation L3 table</td> </tr> </tbody> </table>	Value	Name	Description	00000h	<b>[Default]</b>	Lower address bits for tiled resource VA to virtual address translation L3 table
		Value	Name	Description				
00000h	<b>[Default]</b>	Lower address bits for tiled resource VA to virtual address translation L3 table						
	11:0	<b>Reserved</b>						
		Default Value: 000h						
		Access: RO						
		Reserved						





## Tiled Resources VA Translation Table L3 ptr - DW1

TRVATTL3PTRDW1 - Tiled Resources VA Translation Table L3 ptr - DW1								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	32							
Address:	04DE4h							
Name:	Tiled Resources VA Translation Table L3 ptr - DW1							
ShortName:	TRVATTL3PTRDW1							
DWord	Bit	Description						
0	31:16	<b>Reserved</b>						
		Access: RO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0000h</td> <td>[Default]</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	0000h	[Default]	Reserved
		Value	Name	Description				
0000h	[Default]	Reserved						
	15:0	<b>TR - VA transIn Table L3 Pointer (Upper Address)</b>						
		Default Value: 0000h						
		Access: R/W						
		Upper address bits for tiled resource VA to virtual address translation L3 table						



## Tiled Resources Wrapper Write Data Port arbitration

TRWRPARB - Tiled Resources Wrapper Write Data Port arbitration					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Size (in bits):	32				
Address:	04DF8h				
Name:	Tiled Resources Wrapper Write Data Port arbitration				
ShortName:	TRWRPARB				
<table border="1"> <tr> <td><a href="#">_Custom_GTIContextSaved</a></td> </tr> <tr> <td>Y</td> </tr> </table>			<a href="#">_Custom_GTIContextSaved</a>	Y	
<a href="#">_Custom_GTIContextSaved</a>					
Y					
DWord	Bit	Description			
0	31:13	<b>Reserved</b>			
		<table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reserved</p>	Default Value:	00000000000000000000b	Access:
	Default Value:	00000000000000000000b			
	Access:	R/W			
	12:10	<b>L3 Max Write Request Limit Count</b>			
<table border="1"> <tr> <td>Default Value:</td> <td>100b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed writes from L3 before switching the priority to Z Requests Count - Minimum count value must be 1</p>		Default Value:	100b	Access:	R/W
Default Value:	100b				
Access:	R/W				
9	<b>Reserved</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reserved</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
8:6	<b>Z Max Write Request Limit Count</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>010b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is the MAX number of Allowed writes from Z before switching the priority to C Requests Count - Minimum count value must be = 1</p>	Default Value:	010b	Access:	R/W
Default Value:	010b				
Access:	R/W				
5	<b>Reserved</b>				
	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				



## TRWRPARB - Tiled Resources Wrapper Write Data Port arbitration

	4:2	<b>C Max Write Request Limit Count</b>	
		Default Value:	010b
		Access:	R/W
	This is the MAX number of Allowed writes from C before switching to L3 Request Count - Minimum count value = 1		
	1	<b>Reserved</b>	
		Default Value:	0b
		Access:	R/W
	0	<b>Fixed Arbitration enable</b>	
		Default Value:	1b
Access:		R/W	
Fixed Arbitration enable when 1'b1 Programmable arbitration when 1'b0			



## TIMESTAMP\_CTR

TIMESTAMP_CTR		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/WC	
Size (in bits):	32	
Address:	44070h-44073h	
Name:	Time Stamp Counter	
ShortName:	TIMESTAMP_CTR	
Valid Projects:		
Power:	PG0	
Reset:	global	
The register is not reset by a FLR.		
DWord	Bit	Description
0	31:0	<b>TIMESTAMP Counter</b> This field increments every microsecond. The value in this field is latched in the Pipe Flip TIMESTAMP registers when flips occur, and in the Pipe Frame TIMESTAMP registers at start of vertical blank. The register value will reset if any value is written to it. The register is not reset by a FLR.



## Top of Low Usable DRAM Register

TOLUD_REG - Top of Low Usable DRAM Register						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	108000h					
This 32 bit register defines the Top of Low Usable DRAM. GT uses this to ensure no GT memory accesses occur between 4GB and TOLUD.						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:20	<p><b>TOLUD</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>001h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register contains bits 31 to 20 of an address one byte above the maximum DRAM memory below 4G that is usable by the operating system. Address bits 31 down to 20 programmed to 01h implies a minimum memory size of 1MB. BIOS must set this value. Address bits 19:0 are assumed to be 0_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register.</p>	Default Value:	001h	Access:	R/W
	Default Value:	001h				
Access:	R/W					
19:0	<p><b>Reserved</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000h</td> </tr> <tr> <td>Access:</td> <td>RO Variant</td> </tr> </table>	Default Value:	000h	Access:	RO Variant	
Default Value:	000h					
Access:	RO Variant					



## TOUUD\_LSB\_REG

TOUUD_LSB_REG - TOUUD_LSB_REG						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	108080h					
<p>This 64 bit register defines the Top of Upper Usable DRAM. Address bits 19:0 are assumed to be 000_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register and greater than or equal to 4GB. BIOS Restriction: Minimum value for TOUUD is 4GB.</p> <p>All the bits in this register have SAI policy group protection.</p>						
<table border="1"> <tr> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_SaiPolicy []</a>	Unspecified		
<a href="#">_Custom_SaiPolicy []</a>						
Unspecified						
DWord	Bit	Description				
0	31:20	<b>TOUUD</b> <table border="1"> <tr> <td>Default Value:</td> <td>001h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This register contains the LSB portion (bits 31 to 20) of an address one byte above the maximum DRAM memory above 4G that is usable by the operating system. Address bits 19:0 are assumed to be 000_0000h for the purposes of address comparison. The Host interface positively decodes an address towards DRAM if the incoming address is less than the value programmed in this register and greater than 4GB.</p>	Default Value:	001h	Access:	R/W
		Default Value:	001h			
		Access:	R/W			
<b>Reserved</b> <table border="1"> <tr> <td>Default Value:</td> <td>000h</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>Reserved</p>	Default Value:	000h	Access:	RO		
Default Value:	000h					
Access:	RO					
<b>SPARE</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Was lock bit prior to Gen10</p>	Default Value:	0b	Access:	R/W		
Default Value:	0b					
Access:	R/W					



## TOUUD\_MSB\_REG

TOUUD_MSB_REG - TOUUD_MSB_REG		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	108084h	
This is the most significant 32 bits of a 64 bit register that defines the Top of Upper Usable DRAM. BIOS Restriction: Minimum value for TOUUD is 4GB.		
<a href="#">_Custom_SaiPolicy []</a>		
Unspecified		
DWord	Bit	Description
0	31:0	<b>TOUUD</b>
		Default Value: 00000000h
		Access: R/W
		This register contains bits 63 to 32 of an address one byte above the maximum DRAM memory above 4G that is usable by the operating system.



## TRANS\_CLK\_SEL

TRANS_CLK_SEL				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	46140h-46143h			
Name:	Transcoder A Clock Select			
ShortName:	TRANS_CLK_SEL_A			
Valid Projects:				
Power:	PG0			
Reset:	soft			
Address:	46144h-46147h			
Name:	Transcoder B Clock Select			
ShortName:	TRANS_CLK_SEL_B			
Valid Projects:				
Power:	PG0			
Reset:	soft			
Address:	46148h-4614Bh			
Name:	Transcoder C Clock Select			
ShortName:	TRANS_CLK_SEL_C			
Valid Projects:				
Power:	PG0			
Reset:	soft			
Address:	4614Ch-4614Fh			
Name:	Transcoder D Clock Select			
ShortName:	TRANS_CLK_SEL_D			
Valid Projects:				
Power:	PG0			
Reset:	soft			
This register maps the port clock to the transcoder.				
DWord	Bit	Description		
0	31:28	<b>Trans Clock Select</b> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td></td> </tr> </table> Select which DDI clock to use for this transcoder.	Project:	
Project:				





## TRANS\_CLK\_SEL

		Value	Name
		0000b	None - Clock Disabled
		0001b	DDI A
		0010b	DDI B
		0011b	DDI C
		0100b	DDI USBC1
		0101b	DDI USBC2
		0110b	DDI USBC3
		0111b	DDI USBC4
		1000b	DDI USBC5
		1001b	DDI USBC6
		<b>Restriction</b>	
		This must not be changed while the transcoder is enabled.	
27:0	<b>Reserved</b>		



## TRANS\_CONF

TRANS_CONF	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	Double Buffered
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank (WD cap sync) OR transcoder disabled
Address:	7E008h-7E00Bh
Name:	Transcoder WD0 Configuration
ShortName:	TRANS_CONF_WD0
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7D008h-7D00Bh
Name:	Transcoder WD1 Configuration
ShortName:	TRANS_CONF_WD1
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	7B008h-7B00Bh
Name:	Transcoder DSI 0 Configuration
ShortName:	TRANS_CONF_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7B808h-7B80Bh
Name:	Transcoder DSI 1 Configuration
ShortName:	TRANS_CONF_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70008h-7000Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_A



## TRANS\_CONF

Reset:	soft
Address:	71008h-7100Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_B
Reset:	soft
Address:	72008h-7200Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_C
Reset:	soft
Address:	73008h-7300Bh
Name:	Transcoder Configuration
ShortName:	TRANS_CONF_D
Reset:	soft

### \_Custom\_Display\_DoubleBufferUpdatePoint

Start of vertical blank (WD cap sync) OR transcoder disabled

DWord	Bit	Description							
0	31	<p><b>Transcoder Enable</b></p> <p>Setting this bit to the value of one, turns on this transcoder. Turning the transcoder off disables the timing generator and synchronization pulses to the display will not be maintained. Enabling the transcoder may be internally delayed for one frame while the display data buffers are re-configured.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable</td> </tr> </tbody> </table> <p style="text-align: center; margin-top: 10px;"><b>Restriction</b></p> <p>Timing registers must contain valid values before this bit is enabled.</p>	Value	Name	0b	Disable	1b	Enable	
	Value	Name							
	0b	Disable							
	1b	Enable							
30	<p><b>Transcoder State</b></p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 70%;">Access:</td> <td style="text-align: center;">RO</td> </tr> </table> <p>This read only bit indicates the actual state of the transcoder.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enabled</td> </tr> </tbody> </table>	Access:	RO	Value	Name	0b	Disabled	1b	Enabled
Access:	RO								
Value	Name								
0b	Disabled								
1b	Enabled								
29:23	<b>Reserved</b>								
22:21	<p><b>Interlaced Mode</b></p> <p>These bits control the transcoder interlaced mode. This field is ignored by WD.</p>								



## TRANS\_CONF

		Value	Name	Description
		00b	PF-PD	Progressive Fetch with Progressive Display
		01b	PF-ID	Progressive Fetch with Interlaced Display
		11b	IF-ID	Interlaced Fetch with Interlaced Display
		Others	Reserved	Reserved
<b>Programming Notes</b>				
Progressive Fetch with Interlaced Display requires pipe scaling.				
<b>Restriction</b>				<b>Project</b>
VGA display modes do not work while in interlaced fetch mode. Progressive Fetch with Interlaced Display effectively down scales the vertical by 2X, which reduces the maximum supported pixel rate by half.				
Interlaced fetch mode is not supported with Y Tiling. Interlaced fetch mode is not supported with 90/270 rotation. Interlaced fetch mode is not supported with scaling. Interlaced fetch mode is not supported with YUV 420 hybrid planar source pixel formats. In Interlaced mode, the plane height must be a minimum of 2 scanlines.				
20:7	<b>Reserved</b>			
	Project:			
	Format:		MBZ	
6:0	<b>DP Audio Symbol Watermark</b>			
	Default Value:		24h 36 entries	
	Project:			
This fields set the level to which the DP audio symbol RAM must fill before it starts to drain during horizontal blank. The minimum is 2 entries and the maximum is 64.				



## TRANS\_DDI\_FUNC\_CTL

TRANS_DDI_FUNC_CTL	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B400h-6B403h
Name:	Transcoder DSI 0 DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6BC00h-6BC03h
Name:	Transcoder DSI 1 DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60400h-60403h
Name:	Transcoder DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_A
Reset:	soft
Address:	61400h-61403h
Name:	Transcoder DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_B
Reset:	soft
Address:	62400h-62403h
Name:	Transcoder DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_C
Reset:	soft
Address:	63400h-63403h
Name:	Transcoder DDI Function Control
ShortName:	TRANS_DDI_FUNC_CTL_D
Reset:	soft



DWord	Bit	Description																							
0	31	<b>TRANS DDI Function Enable</b> This bit enables the transcoder DDI function.																							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable																	
		Value	Name																						
	0b	Disable																							
	1b	Enable																							
	30:27	<b>DDI Select</b> Project:																							
		These bits determine which DDI port this transcoder will connect to. It is not valid to enable and direct more than one transcoder to one DDI, except when using DisplayPort multistreaming. This field is ignored by the DSI transcoders since they have a fixed DDI mapping.																							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>None</td> </tr> <tr> <td>0001b</td> <td>DDI A</td> </tr> <tr> <td>0010b</td> <td>DDI B</td> </tr> <tr> <td>0011b</td> <td>DDI C</td> </tr> <tr> <td>0100b</td> <td>DDI USBC1</td> </tr> <tr> <td>0101b</td> <td>DDI USBC2</td> </tr> <tr> <td>0110b</td> <td>DDI USBC3</td> </tr> <tr> <td>0111b</td> <td>DDI USBC4</td> </tr> <tr> <td>1000b</td> <td>DDI USBC5</td> </tr> <tr> <td>1001b</td> <td>DDI USBC6</td> </tr> </tbody> </table>		Value	Name	0000b	None	0001b	DDI A	0010b	DDI B	0011b	DDI C	0100b	DDI USBC1	0101b	DDI USBC2	0110b	DDI USBC3	0111b	DDI USBC4	1000b	DDI USBC5	1001b	DDI USBC6
		Value	Name																						
		0000b	None																						
		0001b	DDI A																						
		0010b	DDI B																						
		0011b	DDI C																						
		0100b	DDI USBC1																						
		0101b	DDI USBC2																						
		0110b	DDI USBC3																						
		0111b	DDI USBC4																						
	1000b	DDI USBC5																							
	1001b	DDI USBC6																							
	<table border="1"> <thead> <tr> <th colspan="2">Restriction</th> </tr> </thead> <tbody> <tr> <td colspan="2">This field must not be changed while the function is enabled.</td> </tr> </tbody> </table>		Restriction		This field must not be changed while the function is enabled.																				
Restriction																									
This field must not be changed while the function is enabled.																									
26:24	<b>TRANS DDI Mode Select</b>																								
	<table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>           This field determines the mode of operation. HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification. DVI mode will function as HDMI if DIP packets or audio are enabled.            This field does not apply to the DSI transcoder.         </td> <td></td> </tr> </tbody> </table>		Description	Project	This field determines the mode of operation. HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification. DVI mode will function as HDMI if DIP packets or audio are enabled. This field does not apply to the DSI transcoder.																				
	Description	Project																							
	This field determines the mode of operation. HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1, and also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification. DVI mode will function as HDMI if DIP packets or audio are enabled. This field does not apply to the DSI transcoder.																								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>HDMI</td> <td>Function in HDMI mode</td> </tr> <tr> <td>001b</td> <td>DVI</td> <td>Function in DVI mode</td> </tr> <tr> <td>010b</td> <td>DP SST</td> <td>Function in DisplayPort SST mode</td> </tr> </tbody> </table>		Value	Name	Description	000b	HDMI	Function in HDMI mode	001b	DVI	Function in DVI mode	010b	DP SST	Function in DisplayPort SST mode											
	Value	Name	Description																						
000b	HDMI	Function in HDMI mode																							
001b	DVI	Function in DVI mode																							
010b	DP SST	Function in DisplayPort SST mode																							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>HDMI</td> <td>Function in HDMI mode</td> </tr> <tr> <td>001b</td> <td>DVI</td> <td>Function in DVI mode</td> </tr> <tr> <td>010b</td> <td>DP SST</td> <td>Function in DisplayPort SST mode</td> </tr> </tbody> </table>		Value	Name	Description	000b	HDMI	Function in HDMI mode	001b	DVI	Function in DVI mode	010b	DP SST	Function in DisplayPort SST mode												
Value	Name	Description																							
000b	HDMI	Function in HDMI mode																							
001b	DVI	Function in DVI mode																							
010b	DP SST	Function in DisplayPort SST mode																							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>HDMI</td> <td>Function in HDMI mode</td> </tr> <tr> <td>001b</td> <td>DVI</td> <td>Function in DVI mode</td> </tr> <tr> <td>010b</td> <td>DP SST</td> <td>Function in DisplayPort SST mode</td> </tr> </tbody> </table>		Value	Name	Description	000b	HDMI	Function in HDMI mode	001b	DVI	Function in DVI mode	010b	DP SST	Function in DisplayPort SST mode												
Value	Name	Description																							
000b	HDMI	Function in HDMI mode																							
001b	DVI	Function in DVI mode																							
010b	DP SST	Function in DisplayPort SST mode																							
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>HDMI</td> <td>Function in HDMI mode</td> </tr> <tr> <td>001b</td> <td>DVI</td> <td>Function in DVI mode</td> </tr> <tr> <td>010b</td> <td>DP SST</td> <td>Function in DisplayPort SST mode</td> </tr> </tbody> </table>		Value	Name	Description	000b	HDMI	Function in HDMI mode	001b	DVI	Function in DVI mode	010b	DP SST	Function in DisplayPort SST mode												
Value	Name	Description																							
000b	HDMI	Function in HDMI mode																							
001b	DVI	Function in DVI mode																							
010b	DP SST	Function in DisplayPort SST mode																							



## TRANS\_DDI\_FUNC\_CTL

	011b	DP MST	Function in DisplayPort MST mode
	Others	Reserved	Reserved
	<b>Restriction</b>		<b>Project</b>
	This field must not be changed while the function is enabled. The DisplayPort mode (SST or MST) selected here must match the mode selected in the DisplayPort Transport Control register for the transport attached to this transcoder.		
	Trans DDI mode select should be programmed to MST in the same register write as MST transport select (field [11:10] in this register).		
23	<b>Reserved</b>		
	Format:	MBZ	
22:20	<b>Bits Per Color</b>		
	<b>Description</b>		<b>Project</b>
	This field selects the number of bits per color output on the DDI connected to this transcoder. Dithering should be enabled when selecting a pixel color depth higher or lower than the pixel color depth of the frame buffer.		
	This field does not apply to the DSI transcoder. The Pixel Format for the DSI transcoder is defined within the TRANS_DSI_FUNC_CONF register.		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	000b	8 bpc	
	001b	10 bpc	
	010b	6 bpc	
	011b	12 bpc	
	Others	Reserved	Reserved
	<b>Restriction</b>		
	This field must not be changed while the function is enabled.		
	6bpc not supported with HDMI.		
19:18	<b>Reserved</b>		
	Project:		
17:16	<b>Sync Polarity</b>		
	<b>Description</b>		<b>Project</b>
	This field indicates the polarity of Hsync and Vsync.		
	Field ignored by the DSI transcoder		
	<b>Value</b>	<b>Name</b>	<b>Description</b>
	00b	Low	VS and HS are active low (inverted)



## TRANS\_DDI\_FUNC\_CTL

		01b	VS Low, HS High	VS is active low (inverted), HS is active high
		10b	VS High, HS Low	VS is active high, HS is active low (inverted)
		11b	High <b>[Default]</b>	VS and HS are active high
15	<b>Reserved</b>			
	Project: <input style="width: 80%;" type="text"/>			
14:12	<b>DSI Input Select</b>			
	Project: <input style="width: 80%;" type="text"/>			
	These bits determine the input to transcoder DSI. These bits are ignored by the other transcoders.			
	<b>Value</b>	<b>Name</b>		
	000b	Pipe A		
	101b	Pipe B		
	110b	Pipe C		
	111b	Pipe D		
	Others	Reserved		
	<b>Restriction</b>			
	This field must not be changed while the function is enabled. It is not valid to have the same pipes driving multiple enabled transcoders.			
11:10	<b>MST Transport Select</b>			
	Project: <input style="width: 80%;" type="text"/>			
	<b>Description</b>			<b>Project</b>
	This field selects which DP transport the DP data from this transcoder is sent to for MST stream combining. This field is ignored when MST is disabled.			
	Restriction : MST transport select should be programmed in the same register write as Trans DDI mode select (field [26:24] in this register).			
	<b>Value</b>	<b>Name</b>		
	00b	DPTP A		
	01b	DPTP B		
	10b	DPTP C		
	11b	DPTP D		
	<b>Restriction</b>			
	This field must not be changed while the function is enabled.			
9	<b>Reserved</b>			





## TRANS\_DDI\_FUNC\_CTL

8	<b>DP VC Payload Allocate</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 60%;">Description</th> <th style="width: 40%;">Project</th> </tr> </thead> <tbody> <tr> <td>This bit enables DisplayPort Virtual Channel payload allocation. This bit is ignored by transcoder EDP since it does not support multistreaming.</td> <td></td> </tr> <tr> <td>This bit is ignored by transcoder DSI since it does not support multistreaming</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td></td> </tr> <tr> <td>1b</td> <td>Enable</td> <td></td> </tr> </tbody> </table>			Description	Project	This bit enables DisplayPort Virtual Channel payload allocation. This bit is ignored by transcoder EDP since it does not support multistreaming.		This bit is ignored by transcoder DSI since it does not support multistreaming		Value	Name	Description	0b	Disable		1b	Enable			
Description	Project																			
This bit enables DisplayPort Virtual Channel payload allocation. This bit is ignored by transcoder EDP since it does not support multistreaming.																				
This bit is ignored by transcoder DSI since it does not support multistreaming																				
Value	Name	Description																		
0b	Disable																			
1b	Enable																			
7	<b>HDMI Scrambler CTS Enable</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 60%;">Description</th> <th style="width: 40%;">Project</th> </tr> </thead> <tbody> <tr> <td>This bit enables Compliance Test Specification mode on the HDMI scrambler. This bit must be set before the scrambler is enabled.</td> <td></td> </tr> <tr> <td>This bit is ignored by transcoder DSI</td> <td></td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 40%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> <td></td> </tr> <tr> <td>1b</td> <td>True</td> <td></td> </tr> </tbody> </table>			Project:		Description	Project	This bit enables Compliance Test Specification mode on the HDMI scrambler. This bit must be set before the scrambler is enabled.		This bit is ignored by transcoder DSI		Value	Name	Description	0b	Disable		1b	True	
Project:																				
Description	Project																			
This bit enables Compliance Test Specification mode on the HDMI scrambler. This bit must be set before the scrambler is enabled.																				
This bit is ignored by transcoder DSI																				
Value	Name	Description																		
0b	Disable																			
1b	True																			
6	<b>HDMI Scrambler Reset frequency</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table> <p>This bit specifies the frequency at which the scrambler is reset when the HDMI Scrambler CTS Enable bit is set. This bit must be set before or along with the HDMI Scrambler CTS Enable bit.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Every Line</td> <td>SSCP sent on hsync of every line</td> </tr> <tr> <td>1b</td> <td>Every Other Line</td> <td>SSCP sent on hsync of every other line</td> </tr> </tbody> </table>			Project:		Value	Name	Description	0b	Every Line	SSCP sent on hsync of every line	1b	Every Other Line	SSCP sent on hsync of every other line						
Project:																				
Value	Name	Description																		
0b	Every Line	SSCP sent on hsync of every line																		
1b	Every Other Line	SSCP sent on hsync of every other line																		
5	<b>Reserved</b>																			
4	<b>High TMDS Char Rate</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table> <p>This field enables the high TMDS character rate. It must be enabled when the HDMI link symbol rate is greater than 340 MHz. It must be disabled when the HDMI link symbol rate is less than or equal to 340 MHz.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 75%;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> <td>TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>TMDS Character Rate is greater than 340 Mega-characters/second/channel</td> </tr> </tbody> </table>			Project:		Value	Name	Description	0	Disable	TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel	1	Enable	TMDS Character Rate is greater than 340 Mega-characters/second/channel						
Project:																				
Value	Name	Description																		
0	Disable	TMDS Character Rate is less than or equal to 340 Mega-characters/second/channel																		
1	Enable	TMDS Character Rate is greater than 340 Mega-characters/second/channel																		



## TRANS\_DDI\_FUNC\_CTL

3:1	<b>Port Width Selection</b>	<div style="border: 1px solid black; padding: 2px;">Project: <span style="float: right; border: 1px solid black; width: 50px; height: 15px;"></span></div> <p>This field selects the number of lanes to be enabled on the DDI link for DisplayPort and DSI. for DSI, this field specifies the number of Data lanes to use - the Clock lane is always enabled when the DSI function is enabled. This field is ignored for HDMI and DVI which always use all 4 lanes. The value selected here must match the value selected in the DDI Buffer Control register for the DDI attached to this pipe.</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>x1</td> <td>x1 Mode</td> </tr> <tr> <td>001b</td> <td>x2</td> <td>x2 Mode</td> </tr> <tr> <td>010b</td> <td>x3</td> <td>x3 Mode (DSI only)</td> </tr> <tr> <td>011b</td> <td>x4</td> <td>x4 Mode</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <div style="border: 1px solid black; padding: 2px; text-align: center; background-color: #e1eef6;"><b>Restriction</b></div> <p>This field must not be changed while the DDI is enabled.</p>	Value	Name	Description	000b	x1	x1 Mode	001b	x2	x2 Mode	010b	x3	x3 Mode (DSI only)	011b	x4	x4 Mode	Others	Reserved	Reserved
Value	Name	Description																		
000b	x1	x1 Mode																		
001b	x2	x2 Mode																		
010b	x3	x3 Mode (DSI only)																		
011b	x4	x4 Mode																		
Others	Reserved	Reserved																		
0	<b>HDMI Scrambling Enabled</b>	<div style="border: 1px solid black; padding: 2px;">Project: <span style="float: right; border: 1px solid black; width: 50px; height: 15px;"></span></div> <p>Setting this bit enables scrambling over the HDMI link. Scrambling must be enabled when the HDMI link symbol rate is greater than 340 MHz. Scrambling should be enabled at lower frequencies if the receiver supports it at that speed. This must not changed while the port is enabled.</p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <thead> <tr style="background-color: #e1eef6;"> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable												
Value	Name																			
0b	Disable																			
1b	Enable																			



## TRANS\_DDI\_FUNC\_CTL2

TRANS_DDI_FUNC_CTL2	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B404h-6B407h
Name:	Transcoder DSI 0 DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6BC04h-6BC07h
Name:	Transcoder DSI 1 DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60404h-60407h
Name:	Transcoder DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_A
Reset:	soft
Address:	61404h-61407h
Name:	Transcoder DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_B
Reset:	soft
Address:	62404h-62407h
Name:	Transcoder DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_C
Reset:	soft
Address:	63404h-63407h
Name:	Transcoder DDI Function Control2
ShortName:	TRANS_DDI_FUNC_CTL2_D
Reset:	soft



DWord	Bit	Description													
0	31:29	<b>Reserved</b>													
		Project:													
	28:9	<b>Reserved</b>													
		8	<b>Reserved</b>												
	7:6	<b>Audio Mute Override</b>													
		Project:													
			This field overrides audio mutesignal in VBID.												
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b,01b</td> <td>Do not override</td> <td></td> </tr> <tr> <td>10b</td> <td>Override and reset</td> <td>Override audio mute bit to '0'.</td> </tr> <tr> <td>11b</td> <td>Override and set</td> <td>Override audio mute bit to '1'.</td> </tr> </tbody> </table>	Value	Name	Description	00b,01b	Do not override		10b	Override and reset	Override audio mute bit to '0'.	11b	Override and set	Override audio mute bit to '1'.
	Value	Name	Description												
	00b,01b	Do not override													
10b	Override and reset	Override audio mute bit to '0'.													
11b	Override and set	Override audio mute bit to '1'.													
5	<b>Dual Pipe Sync Enable</b>	Project:													
		This bit informs the DSI transcoder that while it is synchronized with another DSI transcoder, it will also be driven by a separate Pipe													
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> <td>Both transcoders are being driven by a single Pipe (Dual Link - Single Pipe)</td> </tr> <tr> <td>1b</td> <td>Enabled</td> <td>Each transcoder is being driven by a separate Pipe (Dual Link - Dual Pipe)</td> </tr> </tbody> </table>	Value	Name	Description	0b	Disabled	Both transcoders are being driven by a single Pipe (Dual Link - Single Pipe)	1b	Enabled	Each transcoder is being driven by a separate Pipe (Dual Link - Dual Pipe)			
	Value	Name	Description												
	0b	Disabled	Both transcoders are being driven by a single Pipe (Dual Link - Single Pipe)												
1b	Enabled	Each transcoder is being driven by a separate Pipe (Dual Link - Dual Pipe)													
4	<b>Port Sync Mode Enable</b>	<table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>This field enables the DisplayPort port sync mode on this transcoder. This mode forces two or more transcoders to be in sync; with one transcoder master and one or more transcoder slaves. The master is unaware that it is operating in this mode. Only the slave is aware that it is operating in this mode. Port sync mode is only enabled in the slave transcoder.</td> <td></td> </tr> <tr> <td>For DSI, this bit enables DSI Transcoder 1 to be a slave to DSI Transcoder 0. DSI Transcoder 0 is unaware that it is the master of DSI Transcoder 1</td> <td></td> </tr> </tbody> </table>	Description	Project	This field enables the DisplayPort port sync mode on this transcoder. This mode forces two or more transcoders to be in sync; with one transcoder master and one or more transcoder slaves. The master is unaware that it is operating in this mode. Only the slave is aware that it is operating in this mode. Port sync mode is only enabled in the slave transcoder.		For DSI, this bit enables DSI Transcoder 1 to be a slave to DSI Transcoder 0. DSI Transcoder 0 is unaware that it is the master of DSI Transcoder 1								
		Description	Project												
	This field enables the DisplayPort port sync mode on this transcoder. This mode forces two or more transcoders to be in sync; with one transcoder master and one or more transcoder slaves. The master is unaware that it is operating in this mode. Only the slave is aware that it is operating in this mode. Port sync mode is only enabled in the slave transcoder.														
	For DSI, this bit enables DSI Transcoder 1 to be a slave to DSI Transcoder 0. DSI Transcoder 0 is unaware that it is the master of DSI Transcoder 1														
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable						
Value	Name														
0b	Disable														
1b	Enable														
		<table border="1"> <thead> <tr> <th>Restriction</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>Follow the instructions for enabling and disabling Sync Mode in the Display Mode Set Sequence - Sequence for DisplayPort. Port Sync Mode Master Select must be programmed with a valid value when Port sync Mode is enabled. The slave and master transcoders and associated ports must have identical parameters and properties. They must have the same color format, link width (number of lanes enabled), resolution,</td> <td></td> </tr> </tbody> </table>	Restriction	Project	Follow the instructions for enabling and disabling Sync Mode in the Display Mode Set Sequence - Sequence for DisplayPort. Port Sync Mode Master Select must be programmed with a valid value when Port sync Mode is enabled. The slave and master transcoders and associated ports must have identical parameters and properties. They must have the same color format, link width (number of lanes enabled), resolution,										
Restriction	Project														
Follow the instructions for enabling and disabling Sync Mode in the Display Mode Set Sequence - Sequence for DisplayPort. Port Sync Mode Master Select must be programmed with a valid value when Port sync Mode is enabled. The slave and master transcoders and associated ports must have identical parameters and properties. They must have the same color format, link width (number of lanes enabled), resolution,															



## TRANS\_DDI\_FUNC\_CTL2

	refresh rate, dot clock, TU size, M and N programming, etc. Spread spectrum clocking cannot be used when the ports use separate PLLs.	
	Port Sync Mode can be enabled with DisplayPort SST and with DisplayPort MST.	
3	<b>Reserved</b>	
	Project:	
2:0	<b>Port Sync Mode Master Select</b>	
	<b>Description</b>	<b>Project</b>
	This field indicates which transcoder will be the master to this transcoder when in port sync mode.	
	This field is ignored by the DSI transcoders since only DSI 0 can be the master.	
	<b>Value</b>	<b>Name</b>
	001b	Transcoder A
	010b	Transcoder B
	011b	Transcoder C
	100b	Transcoder D
	<b>Restriction</b>	<b>Project</b>
	A port cannot be slaved to itself.	
	The DSI transcoders cannot be slaved to a non-DSI transcoder - field ignored by the DSI transcoder.	



## TRANS\_DSI\_FUNC\_CONF

<b>TRANS_DSI_FUNC_CONF</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	6B030h-6B033h			
Name:	Transcoder DSI 0 Function Configuration			
ShortName:	TRANS_DSI_FUNC_CONF_0			
Power:	PG1			
Reset:	soft			
Address:	6B830h-6B833h			
Name:	Transcoder DSI 1 Function Configuration			
ShortName:	TRANS_DSI_FUNC_CONF_1			
Power:	PG1			
Reset:	soft			
<p>This register defines the functional transcoder configuration that is specific to the DSI transcoders.</p>				
<p>Restriction :</p> <p>This register must be programmed before the DSI Transcoder function is enabled (i.e. TRANS DDI Function Enable)</p> <p>The contents of this register must not be changed while the DSI Transcoder function is enabled</p>				
DWord	Bit	Description		
0	31:30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
29:28	<p><b>Mode of Operation</b></p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This defines whether the DSI transcoder is in Video or Command mode. In addition to the main modes, there are two sub-modes per main mode.</p> <p>For the Command sub-modes, when in the "No Gate" mode, the transcoder will begin transmitting the frame pixels as soon as they are received from the Display Engine. When in the "TE Gate" mode, the transcoder will only start transmitting the frame pixels after a TE event is received.</p> <p>For the Video sub-modes, when in the Sync Event mode only Sync Start packets (VSS/HSS) are sent to the Periphery. When in the Sync Pulse mode, both Sync Start (VSS/HSS) and Sync End (VSE/HSE) packets are sent to the Periphery.</p> <p>Note that regardless of the programming of this field, until the Transcoder Enable bit is set within the TRANS_CONF_DSI register, the DSI transcoder will not generate any timing</p>	Access:	R/W	
Access:	R/W			



## TRANS\_DSI\_FUNC\_CONF

information to the Display Engine or timing packets to the Peripheral											
<b>Value</b>	<b>Name</b>										
00b	Command Mode (No Gate)										
01b	Command Mode (TE Gate)										
10b	Video Mode (Sync Event)										
11b	Video Mode (Sync Pulse)										
27	<p><b>TE Source</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>This bit defines the source of the TE events from the Peripheral when the Transcoder is operating in Command Mode</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>In-band TE event source</td> </tr> <tr> <td>1</td> <td>Out-of-band TE event source (i.e. GPIO)</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0	In-band TE event source	1	Out-of-band TE event source (i.e. GPIO)		
Access:	R/W										
Value	Name										
0	In-band TE event source										
1	Out-of-band TE event source (i.e. GPIO)										
26	<p><b>TE Deglitch Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Access:</td> <td style="width: 30%;">R/W</td> </tr> </table> <p>When using the GPIO as the source of TE events in Command Mode, this bit will control whether the signaling from the GPIO pin is debounced or not.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	0b	Disabled	1b	Enabled		
Access:	R/W										
Value	Name										
0b	Disabled										
1b	Enabled										
25	<p><b>TE Accumulation</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Project:</td> <td style="width: 30%;"></td> </tr> </table> <p>This bit controls whether the TE events from two Panels are accumulated into a single event (usage would be for a Dual Link mode). The accumulated event will feed into the interrupt registers for each DSI transcoder pair (e.g. DSI0 and DSI1).</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td> <ol style="list-style-type: none"> <li>1. This bit only affects the operation of the transcoder when it is operating in the Command Mode</li> <li>2. It is the responsibility of Software to set this bit accordingly (i.e. it must ensure TE events are being received from both ports)</li> <li>3. Even though the accumulated event is being fed to the interrupt registers of both transcoders, it is ultimately up to Software on how it enables the TE Interrupt across both transcoders</li> <li>4. Hardware will automatically enable this feature (i.e. it will override the bit programming)</li> </ol> </td> </tr> </tbody> </table>	Project:		Value	Name	0b	Disabled	1b	Enabled	Programming Notes	<ol style="list-style-type: none"> <li>1. This bit only affects the operation of the transcoder when it is operating in the Command Mode</li> <li>2. It is the responsibility of Software to set this bit accordingly (i.e. it must ensure TE events are being received from both ports)</li> <li>3. Even though the accumulated event is being fed to the interrupt registers of both transcoders, it is ultimately up to Software on how it enables the TE Interrupt across both transcoders</li> <li>4. Hardware will automatically enable this feature (i.e. it will override the bit programming)</li> </ol>
Project:											
Value	Name										
0b	Disabled										
1b	Enabled										
Programming Notes											
<ol style="list-style-type: none"> <li>1. This bit only affects the operation of the transcoder when it is operating in the Command Mode</li> <li>2. It is the responsibility of Software to set this bit accordingly (i.e. it must ensure TE events are being received from both ports)</li> <li>3. Even though the accumulated event is being fed to the interrupt registers of both transcoders, it is ultimately up to Software on how it enables the TE Interrupt across both transcoders</li> <li>4. Hardware will automatically enable this feature (i.e. it will override the bit programming)</li> </ol>											



## TRANS\_DSI\_FUNC\_CONF

		<p>when Periodic Frame Update and Port Sync Mode are enabled for both transcoders. Hardware will use the accumulated TE events to spawn the Frame Update Requests to each transcoder</p>	
24:21	<b>Reserved</b>	Project:	
		Format:	MBZ
20	<b>Link Ready</b>	Access:	RO
	This bit advertises whether the Link is ready to receive traffic from the DSI transcoder		
	<b>Value</b>	<b>Name</b>	
	0	Link is not ready to accept traffic	
1	Link is ready to accept traffic		
19	<b>Reserved</b>	Format:	MBZ
18:16	<b>Pixel Format</b>	Access:	R/W
	This field defines the pixel format the DSI Transcoder will be operating in		
	<b>Value</b>	<b>Name</b>	
	000b	16-bit RGB, 5-6-5	
	001b	18-bit RGB, 6-6-6 (Packed)	
	010b	18-bit RGB, 6-6-6 (Loose)	
	011b	24-bit RGB, 8-8-8	
	100b	30-bit RGB, 10-10-10	
	101b	36-bit RGB, 12-12-12	
	110b	Compressed	
Others	Reserved		
<b>Restriction</b>			
When in the 18-bit RGB (Packed) pixel format, the H. Active Size must be a multiple of 4 pixels			
15	<b>BGR Transmission</b>	Access:	R/W
	This field will reverse the order of the RGB channels within the pixels received from the Display Engine		
	<b>Value</b>	<b>Name</b>	
	0	Transmit order is R-G-B	
1	Transmit order is B-G-R		





## TRANS\_DSI\_FUNC\_CONF

14	<b>Reserved</b>	
	Format:	MBZ
13:12	<b>Pixel Virtual Channel</b>	
	Access:	R/W
	This field defines the Virtual Channel that HW will bind to all DSI packets carrying pixel data	
11:10	<b>Pixel Buffer Threshold</b>	
	Access:	R/W
	This field defines the threshold of buffering needed within the Pixel Buffer before the transcoder will start internally processing the pixel stream.	
	<b>Value</b>	<b>Name</b>
	00b	The Pixel Buffer will have to be 1/4 full
	01b	The Pixel Buffer will have to be 1/2 full
	10b	The Pixel Buffer will have to be 3/4 full
	11b	The Pixel Buffer will have to be full
9:8	<b>Continuous Clock</b>	
	Access:	R/W
	This field will control the behavior of the Clock Lane and whether it is allowed to enter the LP state.	
	Keeping the Clock Lane running while letting the Data Lanes go in and out of the LP state keeps the LP to HS turnaround latency to a minimum, but consumes more power.	
	Certain panels may also require the Clock Lane to continuously run	
	<b>Value</b>	<b>Name</b>
	00b	Always enter LP after Data Lanes
	10b	Opportunistically keep Clock in HS or LP
	11b	Continuous HS Clock
	Others	Reserved
7	<b>LP Clock during LPM</b>	
	Project:	
	When the Clock Lane is configured for Continuous HS Clock, this bit will control whether the DSI transcoder places the Clock Lane into the LP state along with the Data Lanes when the per frame LP mode (LPM) is performed.	
	This bit has no effect on the Clock Lane for the other Continuous Clock settings.	
	<b>Value</b>	<b>Name</b>
	0b	Disabled
	1b	Enable
		<b>Description</b>
		Clock Lane does not follow the Data Lanes
		Clock Lane follows the Data Lanes
6	<b>Reserved</b>	
	Project:	



## TRANS\_DSI\_FUNC\_CONF

5:4	<b>Link Calibration</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">This field will control the Link calibration of the DSI Transcoder</td> </tr> <tr> <th style="width: 20%;">Value</th> <th style="width: 80%;">Name</th> </tr> <tr> <td>00b</td> <td>Calibration Disabled</td> </tr> <tr> <td>10b</td> <td>Calibration Enabled - Initial only</td> </tr> <tr> <td>11b</td> <td>Calibration Enabled - Initial and Periodic</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </table>		Access:	R/W	This field will control the Link calibration of the DSI Transcoder		Value	Name	00b	Calibration Disabled	10b	Calibration Enabled - Initial only	11b	Calibration Enabled - Initial and Periodic	Others	Reserved
Access:	R/W																
This field will control the Link calibration of the DSI Transcoder																	
Value	Name																
00b	Calibration Disabled																
10b	Calibration Enabled - Initial only																
11b	Calibration Enabled - Initial and Periodic																
Others	Reserved																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 100%;">Restriction</th> </tr> <tr> <td>Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps</td> </tr> </table>		Restriction	Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps												
Restriction																	
Calibration can be enabled for any Link frequency, but it must be enabled when the Link frequency is operating above 1.5 Gbps																	
3	<b>Reserved</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table>		Project:													
Project:																	
2	<b>Blanking Packet during BLLP</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> <tr> <td colspan="2">This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet</td> </tr> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> <tr> <td>0b</td> <td>Disabled</td> <td>LP allowed in BLLP regions</td> </tr> <tr> <td>1b</td> <td>Enabled</td> <td>Blanking packets transmitted in BLLP regions</td> </tr> </table>		Project:		This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet		Value	Name	Description	0b	Disabled	LP allowed in BLLP regions	1b	Enabled	Blanking packets transmitted in BLLP regions	
Project:																	
This bit will control whether the transcoder allows the link to enter the LP state during BLLP regions (assuming there is enough time), or whether it will keep the link in the HS state with a Blanking Packet																	
Value	Name	Description															
0b	Disabled	LP allowed in BLLP regions															
1b	Enabled	Blanking packets transmitted in BLLP regions															
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 100%;">Programming Notes</th> </tr> <tr> <td> <ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol> </td> </tr> </table>		Programming Notes	<ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol>												
Programming Notes																	
<ol style="list-style-type: none"> <li>1. This bit is only applicable when the transcoder is operating in the Video Mode</li> <li>2. When this bit is set, then all BLLP regions will be filled with Blanking Packets regardless of where those regions are located (i.e. Vertical active or blank)</li> <li>3. Regardless of the setting of this bit, if HW determines it cannot allow the link to enter the LP state between HS bursts, then it will automatically fill the region with a Blanking Packet</li> <li>4. Regardless of the setting of this bit, HW will still ensure the link enters the LP state once per frame per the DSI spec</li> </ol>																	
1	<b>S3D Orientation</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Access:</td> <td style="width: 40%;">R/W</td> </tr> <tr> <td colspan="2">This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.</td> </tr> <tr> <th style="width: 30%;">Value</th> <th style="width: 70%;">Name</th> </tr> <tr> <td>0b</td> <td>Portrait Orientation</td> </tr> </table>		Access:	R/W	This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.		Value	Name	0b	Portrait Orientation						
Access:	R/W																
This bit controls the orientation encoding of the 3DMODE field of the Stereoscopic 3D control function sent to a Panel via the Vertical Source Sync (VSS) packet when in Video Mode.																	
Value	Name																
0b	Portrait Orientation																



## TRANS\_DSI\_FUNC\_CONF

	1b	Landscape Orientation
	<b>Programming Notes</b>	
	<p>This bit will only be sampled by the transcoder when Stereoscopic 3D is enabled for the transcoder</p> <p>This bit should be programmed before enabling Stereoscopic 3D for the transcoder (TRANS_STEREO3D_CTL)</p> <p>If Software changes this bit, it must also perform a write to the TRANS_STEREO3D_CTL for the change to be sent within the next VSS</p> <p>This bit is only applicable when the transcoder is operating in Video Mode. If the transcoder is operating in Command Mode, then Software will have to communicate the Stereoscopic 3D function information to the Panel through a set_3D_control DCS command using the DCS Long Write DSI packet type.</p>	
0	<b>EoTp Disabled</b>	
	Access:	R/W
	When set, the DSI transcoder will not transmit an End of Transmission packet at the end of High Speed bursts	
	<b>Value</b>	<b>Name</b>
	0	EoTp Enabled
	1	EoTp Disabled



## TRANS\_FRM\_TIME

<b>TRANS_FRM_TIME - TRANS_FRM_TIME</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	Double Buffered	
Size (in bits):	32	
Double Buffer Update Point:	Start of capture sync or transcoder not enabled	
Address:	6E020h-6E023h	
Name:	TRANS_FRM_TIME_WD0	
ShortName:	TRANS_FRM_TIME_WD0	
Power:	PG2	
Reset:	soft	
Address:	6E820h-6E823h	
Name:	TRANS_FRM_TIME_WD1	
ShortName:	TRANS_FRM_TIME_WD1	
Power:	PG2	
Reset:	soft	
This register is only for WD transcoders.		
Programming Notes		
Examples: For 60Hz the frame time is 16,666.66us, program integer 16,665 and fraction 2/3. For 24Hz the frame time is 41,666.66us, program integer 41,665 and fraction 2/3. For 59.94Hz the frame time is 16,683.33us, program integer 16,682 and fraction 1/3.		
The frame time can be changed on the fly.		
<b><u>_Custom_Display_DoubleBufferUpdatePoint</u></b>		
Start of capture sync or transcoder not enabled		
DWord	Bit	Description
0	31:16	<b>Frame Time Integer</b> This field specifies the integer portion of the time in microseconds for a display frame. This is used to determine the rate at which to generate frames when capturing display. This field is programmed to the integer number of microseconds desired minus one.
	<b>Restriction</b> A value of 0 is invalid when the transcoder is enabled.	
	15:14	<b>Frame Time Fraction</b> This field specifies the fractional portion of the time in microseconds for a display frame. This is



## TRANS\_FRM\_TIME - TRANS\_FRM\_TIME

		used to determine the rate at which to generate frames when capturing display.	
		Value	Name
		00b	0
		01b	1/3
		10b	2/3
		Others	Reserved
13:0	<b>Reserved</b>		



## TRANS\_HBLANK

<b>TRANS_HBLANK</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	60004h-60007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_A	
Reset:	soft	
Address:	61004h-61007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_B	
Reset:	soft	
Address:	62004h-62007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_C	
Reset:	soft	
Address:	63004h-63007h	
Name:	Transcoder Horizontal Blank	
ShortName:	TRANS_HBLANK_D	
Reset:	soft	
<b>Restriction</b>		
This register should not be changed while the transcoder or port are enabled.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>Horizontal Blank End</b>
		Project:
		This field specifies Horizontal Blank End position relative to the horizontal active display start.
<b>Restriction</b>		
		The minimum horizontal blank size is 32 pixels. For HDMI Audio transmission the minimum is 138 pixels. This register must always be programmed to the same value as the Horizontal Total.
	15:14	<b>Reserved</b>
	13:0	<b>Horizontal Blank Start</b>



## TRANS\_HBLANK

Project:

This field specifies the Horizontal Blank Start position relative to the horizontal active display start.

### Restriction

This register must always be programmed to the same value as the Horizontal Active.



## TRANS\_HSYNC

TRANS_HSYNC	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B008h-6B00Bh
Name:	Transcoder DSI 0 Horizontal Sync
ShortName:	TRANS_HSYNC_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B808h-6B80Bh
Name:	Transcoder DSI 1 Horizontal Sync
ShortName:	TRANS_HSYNC_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60008h-6000Bh
Name:	Transcoder Horizontal Sync
ShortName:	TRANS_HSYNC_A
Reset:	soft
Address:	61008h-6100Bh
Name:	Transcoder Horizontal Sync
ShortName:	TRANS_HSYNC_B
Reset:	soft
Address:	62008h-6200Bh
Name:	Transcoder Horizontal Sync
ShortName:	TRANS_HSYNC_C
Reset:	soft
Address:	63008h-6300Bh
Name:	Transcoder Horizontal Sync
ShortName:	TRANS_HSYNC_D
Reset:	soft





## TRANS\_HSYNC

### Restriction

This register should not be changed while the transcoder or port are enabled.  
 HSYNC is always programmed to an even number of pixel clock cycles for YUV 4:2:0 pixel format with 10bpc and 12bpc..

DWord	Bit	Description						
0	31:30	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>						
	29:16	<b>Horizontal Sync End</b> Project: <span style="float: right;"> </span> This field specifies the Horizontal Sync End position relative to the horizontal active display start. It is programmed with HorizontalActive+FrontPorch+Sync-1 <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Restriction</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">This value must be greater than the horizontal sync start and less than Horizontal Total.</td> <td style="width: 50px;"> </td> </tr> <tr> <td style="padding: 2px;">For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed</td> <td> </td> </tr> </tbody> </table>	Restriction	Project	This value must be greater than the horizontal sync start and less than Horizontal Total.		For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed	
	Restriction	Project						
	This value must be greater than the horizontal sync start and less than Horizontal Total.							
For the DSI transcoder this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). As such, please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed								
15:14	<b>Reserved</b> Format: <span style="float: right;">MBZ</span>							
13:0	<b>Horizontal Sync Start</b> Project: <span style="float: right;"> </span> This field specifies the Horizontal Sync Start position relative to the horizontal active display start. It is programmed with HorizontalActive + FrontPorch - 1 <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio (H. Blank Start = H. Active / Compression Ratio).                In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels.                For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.</td> </tr> </tbody> </table>	Restriction	This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio (H. Blank Start = H. Active / Compression Ratio). In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels. For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.					
Restriction								
This value must be greater than Horizontal Active for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode. For DSI transcoders operating on a compressed pixel stream in Video Mode, this value should be greater than the Horizontal Active size divided by the Compression Ratio (H. Blank Start = H. Active / Compression Ratio). In HDMI modes the minimum gap between horizontal blank start and horizontal sync start is 16 pixels. For DSI transcoders, this field is only relevant if the transcoder is operating in Video Mode (it is ignored in Command Mode). When the DSI transcoder is in Video Mode, then please refer to the "Determining Minimum Horizontal Blanking Regions" section of the Transcoder DSI Function page for minimum programming allowed.								



## TRANS\_HTOTAL

TRANS_HTOTAL	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6E000h-6E003h
Name:	Transcoder WD0 Horizontal Total
ShortName:	TRANS_HTOTAL_WD0
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	6E800h-6E803h
Name:	Transcoder WD1 Horizontal Total
ShortName:	TRANS_HTOTAL_WD1
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	6B000h-6B003h
Name:	Transcoder DSI 0 Horizontal Total
ShortName:	TRANS_HTOTAL_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B800h-6B803h
Name:	Transcoder DSI 1 Horizontal Total
ShortName:	TRANS_HTOTAL_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60000h-60003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_A
Reset:	soft



## TRANS\_HTOTAL

Address:	61000h-61003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_B
Reset:	soft
Address:	62000h-62003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_C
Reset:	soft
Address:	63000h-63003h
Name:	Transcoder Horizontal Total
ShortName:	TRANS_HTOTAL_D
Reset:	soft

Restriction	Project
This register should not be changed while the transcoder or port are enabled.	
The following restriction applies only to HDMI 4:2:0. All horizontal timings should be a multiple of 4 for 8/12/16 bpc cases and multiple of 8 for 10 bpc case. This applies to full blend and bypass modes.	

DWord	Bit	Description				
0	31:30	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ		
	Format:	MBZ				
	29:16	<b>Horizontal Total</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table> <p>This field specifies Horizontal Total size. This field is programmed to the number of pixels desired minus one.</p> <p>This should be equal to the sum of the horizontal active and the horizontal blank sizes for all non-DSI transcoders, or for DSI transcoders operating with non-compressed pixels in Video Mode.</p> <p>For DSI transcoders operating with compressed pixels in Video Mode, this field should be equal to the sum of the compressed horizontal active size and the horizontal blank size (H. Total = (H. Active + H. Blank size) / Compression Ratio)</p> <p>For DSI transcoders operating in Command Mode, there are no restrictions on the programming of this field.</p> <p>This field is ignored by WD transcoders.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td>This register must always be programmed to the same value as the Horizontal Blank End.</td> </tr> </tbody> </table>	Project:		Restriction	This register must always be programmed to the same value as the Horizontal Blank End.
	Project:					
Restriction						
This register must always be programmed to the same value as the Horizontal Blank End.						
15:14	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					
13:0	<b>Horizontal Active</b>					



## TRANS\_HTOTAL

	Project:	
	This field specifies Horizontal Active Display size. The first horizontal active display pixel is considered pixel number 0. This field is programmed to the number of pixels desired minus one.	
	<b>Restriction</b>	<b>Project</b>
	The minimum horizontal active display size is 64 pixels. In HDMI modes the minimum is 256 pixels. This register must always be programmed to the same value as the Horizontal Blank Start.	
	DSI requires a minimum Horizontal Active Display of, 256 pixels. Also, when transmitting an 18-bit RGB pixel format, the one-based size must be a multiple of 4 pixels	



## TRANS\_MSA\_MISC

<b>TRANS_MSA_MISC</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	60410h-60413h	
Name:	Transcoder MSA Misc	
ShortName:	TRANS_MSA_MISC_A	
Reset:	soft	
Address:	61410h-61413h	
Name:	Transcoder MSA Misc	
ShortName:	TRANS_MSA_MISC_B	
Reset:	soft	
Address:	62410h-62413h	
Name:	Transcoder MSA Misc	
ShortName:	TRANS_MSA_MISC_C	
Reset:	soft	
Address:	63410h-63413h	
Name:	Transcoder MSA Misc	
ShortName:	TRANS_MSA_MISC_D	
Reset:	soft	
<p>This register selects what value will be sent in the DisplayPort Main Stream Attribute (MSA) Miscellaneous (MISC) fields. The MSA MISC fields are mostly used to indicate the color encoding format and need to be programmed to indicate color space, bits per color, etc.</p>		
<b>Programming Notes</b>		
See the DisplayPort specification for the details on what to program in these fields.		
DWord	Bit	Description
0	31:16	<p><b>MSA Unused</b></p> <p>This field selects the value that will be sent in the DisplayPort MSA unused fields.</p>
	<p><b>Programming Notes</b></p> <p>This should be usually programmed with all 0s.</p>	
	15:8	<p><b>MSA MISC1</b></p> <p>This field selects the value that will be sent in the DisplayPort MSA MISC1 field. When TRANS_STEREO3D_CTL bit FS_MSA_MISC1_Drive_En is enabled, hardware will drive MISC1 bits</p>



## TRANS\_MSA\_MISC

		2:1 (bits 10:9 of this register) with the field sequential stereo 3D left or right eye indication, and any value written to those bits here will be ignored.
	7:0	<b>MSA MISC0</b> This field selects the value that will be sent in the DisplayPort MSA MISC0 field.
		<b>Restriction</b>
		Before enabling DisplayPort, bit 0 should always be set to 1 to indicate link clock and stream clock are synchronous.



## TRANS\_MULT

<b>TRANS_MULT</b>																
Register Space:	MMIO: 0/2/0															
Project:																
Source:	BSpec															
Access:	R/W															
Size (in bits):	32															
Address:	6002Ch-6002Fh															
Name:	Transcoder Multiply															
ShortName:	TRANS_MULT_A															
Reset:	soft															
Address:	6102Ch-6102Fh															
Name:	Transcoder Multiply															
ShortName:	TRANS_MULT_B															
Reset:	soft															
Address:	6202Ch-6202Fh															
Name:	Transcoder Multiply															
ShortName:	TRANS_MULT_C															
Reset:	soft															
Address:	6302Ch-6302Fh															
Name:	Transcoder Multiply															
ShortName:	TRANS_MULT_D															
Reset:	soft															
<b>Restriction</b>																
This register should not be changed while the transcoder or port are enabled.																
DWord	Bit	Description														
0	31:3	<b>Reserved</b>														
	2:0	<b>Multiplier</b> This field specifies the data multiplier value used by HDMI and DVI. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>X1</td> <td>Multiply by 1</td> </tr> <tr> <td>001b</td> <td>X2</td> <td>Multiply by 2</td> </tr> <tr> <td>011b</td> <td>X4</td> <td>Multiply by 4</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	000b	X1	Multiply by 1	001b	X2	Multiply by 2	011b	X4	Multiply by 4	Others	Reserved
Value	Name	Description														
000b	X1	Multiply by 1														
001b	X2	Multiply by 2														
011b	X4	Multiply by 4														
Others	Reserved	Reserved														



## TRANS\_SPACE

TRANS_SPACE	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B024h-6B027h
Name:	Transcoder DSI 0 Space
ShortName:	TRANS_SPACE_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B824h-6B827h
Name:	Transcoder DSI 1 Space
ShortName:	TRANS_SPACE_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60024h-60027h
Name:	Transcoder Space
ShortName:	TRANS_SPACE_A
Reset:	soft
Address:	61024h-61027h
Name:	Transcoder Space
ShortName:	TRANS_SPACE_B
Reset:	soft
Address:	62024h-62027h
Name:	Transcoder Space
ShortName:	TRANS_SPACE_C
Reset:	soft
Address:	63024h-63027h
Name:	Transcoder Space
ShortName:	TRANS_SPACE_D
Reset:	soft





## TRANS\_SPACE

### Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit	Description
0	31:12	<b>Reserved</b>
	11:0	<b>Vertical Active Space</b> This field specifies Stereo 3D Vertical Active space. This determines the number of constant pixel value lines inserted between the left and right eye active video regions in the stereo 3D stacked frame mode. This field will only be used when the transcoder is in the stereo 3D stacked frame mode. This field should usually be programmed to be the same as the width of the vertical blank.



## TRANS\_STEREO3D\_CTL

TRANS_STEREO3D_CTL	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	7B020h-7B023h
Name:	Transcoder DSI 0 Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	7B820h-7B823h
Name:	Transcoder DSI 1 Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	70020h-70023h
Name:	Transcoder Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_A
Reset:	soft
Address:	71020h-71023h
Name:	Transcoder Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_B
Reset:	soft
Address:	72020h-72023h
Name:	Transcoder Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_C
Reset:	soft
Address:	73020h-73023h
Name:	Transcoder Stereo 3D Control
ShortName:	TRANS_STEREO3D_CTL_D
Reset:	soft



## TRANS\_STEREO3D\_CTL

This register is sampled one line before vertical blank.

DWord	Bit	Description															
0	31	<p><b>Transcoder S3D Enable</b></p> <p>This bit enables the stereo 3D modes on this transcoder. Updates will take place at the start of the next vertical blank.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Restriction</b></p> <p>These modes are only for use with DisplayPort, HDMI, and DVI. HDMI/DVI: Stereo 3D can only be enabled with a mode set. It must be enabled before transcoder and port are enabled. It must be disabled after transcoder is disabled. DisplayPort: Stereo 3D can be enabled and disabled with a mode set, like HDMI and DVI, or it can be enabled after an enable mode set is complete and disabled prior to a disable mode set. VGA display modes, interlaced modes, SRD/PSR, WD, and frame buffer compression (FBC) do not work with stereo 3D. The left surface base address registers for the planes going to this transcoder must be programmed with valid addresses prior to enabling stereo 3D.</p>	Value	Name	0b	Disable	1b	Enable									
Value	Name																
0b	Disable																
1b	Enable																
	30:29	<b>Reserved</b>															
	28:27	<p><b>S3D Mode</b></p> <p>This field selects between the stereo 3D modes.</p> <p>The stacked buffer mode combines both stereo 3D fields (left and right eye images) into a single tall frame with the left eye image on top, then a programmable space of black lines, then the right eye image on the bottom.</p> <p>The field sequential mode sends one stereo 3D field (left or right eye image) out per frame. This mode is only for use with DisplayPort. Field sequential hardware controlled mode automatically toggles between left and right eye at the start of each vertical blank. The starting field is selected using the FS_Field_Ctl register bit. Field sequential software controlled mode will manually select left or right eye using the FS_Field_Ctl register bit.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td style="text-align: center;">FS HW Auto</td> <td>Hardware controlled auto-toggle between left and right eye on each vertical blank.</td> </tr> <tr> <td style="text-align: center;">01b</td> <td style="text-align: center;">FS SW Manual</td> <td>Software controlled selection between left and right eye</td> </tr> <tr> <td style="text-align: center;">10b</td> <td style="text-align: center;">Stacked</td> <td>Stacked frame mode with both left and right eye images combined in a single tall frame</td> </tr> <tr> <td style="text-align: center;">Others</td> <td style="text-align: center;">Reserved</td> <td>Reserved</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Programming Notes</b></p> <p>In the stacked frame mode, a vertical sync is not generated in the gap between left and right eye images, and the scan line count increments across the entire tall frame.</p>	Value	Name	Description	00b	FS HW Auto	Hardware controlled auto-toggle between left and right eye on each vertical blank.	01b	FS SW Manual	Software controlled selection between left and right eye	10b	Stacked	Stacked frame mode with both left and right eye images combined in a single tall frame	Others	Reserved	Reserved
Value	Name	Description															
00b	FS HW Auto	Hardware controlled auto-toggle between left and right eye on each vertical blank.															
01b	FS SW Manual	Software controlled selection between left and right eye															
10b	Stacked	Stacked frame mode with both left and right eye images combined in a single tall frame															
Others	Reserved	Reserved															



## TRANS\_STEREO3D\_CTL

		<b>Restriction</b>										
		This field should only be changed when stereo 3D is disabled.										
26	<b>FS Field Ctl</b>	<p>The operation of this bit depends on the S3D Mode setting. This field is ignored in the S3D stacked mode. In the field sequential software controlled mode this bit selects the field sequential stereo 3D field (left or right eye). In the field sequential hardware controlled mode this bit selects the field sequential stereo 3D starting field, the field used on the frame when field sequential stereo 3D is enabled. Hardware does not wait for a specific eye when disabling.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th style="width: 30%; text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Right Eye</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Left Eye <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0b	Right Eye	1b	Left Eye <b>[Default]</b>			
Value	Name											
0b	Right Eye											
1b	Left Eye <b>[Default]</b>											
		<b>Restriction</b>										
		The starting field must be set to the left eye for FS HW Auto usage.										
25	<b>Reserved</b>	Format:	MBZ									
24	<b>S3D Current Field</b>	Access:	RO									
		This read only bit indicates the current stereo 3D field (left or right eye). This bit should be ignored when stereo 3D is not enabled.										
		<b>Value</b>	<b>Name</b>									
		0b	Right Eye									
		1b	Left Eye									
23	<b>FS MSA MISC1 Drive En</b>	<p>This bit enables hardware to drive the MSA MISC1 bits 2:1 with the internal field sequential stereo 3D left/right eye field indication. Hardware will drive 00 when field sequential 3D stereo mode is not enabled, 01 when enabled and the upcoming video frame is the right eye, 11 when enabled and the upcoming video frame is the left eye. This is based on the internal left/right indication which could be either generated by hardware in the HW auto mode or by software in the SW manual mode. FS_MSA_Drive_Invert can be programmed to invert the left and right eye selection in the MSA. When this bit is disabled, software may manually program TRANS_MSA_MISC to set MISC1 bits 2:1.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <thead> <tr> <th style="width: 10%; text-align: center;">Value</th> <th style="width: 10%; text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td style="text-align: center;">Disable</td> <td>Disable hardware driving MSA MISC1 bits 2:1. Allow software to manually program MSA MISC1 bits 2:1 through TRANS_MSA_MISC.</td> </tr> <tr> <td style="text-align: center;">1b</td> <td style="text-align: center;">Enable</td> <td>Enable hardware to drive MSA MISC1 bits 2:1 for stereo 3D.</td> </tr> </tbody> </table>		Value	Name	Description	0b	Disable	Disable hardware driving MSA MISC1 bits 2:1. Allow software to manually program MSA MISC1 bits 2:1 through TRANS_MSA_MISC.	1b	Enable	Enable hardware to drive MSA MISC1 bits 2:1 for stereo 3D.
Value	Name	Description										
0b	Disable	Disable hardware driving MSA MISC1 bits 2:1. Allow software to manually program MSA MISC1 bits 2:1 through TRANS_MSA_MISC.										
1b	Enable	Enable hardware to drive MSA MISC1 bits 2:1 for stereo 3D.										
		<b>Restriction</b>										
		This field should only be changed when stereo 3D is disabled and should not be enabled for										



## TRANS\_STEREO3D\_CTL

		the stacked frame mode.	
	22	<b>Reserved</b>	
	21:0	<b>Reserved</b>	
		Format:	MBZ



## TRANS\_VBLANK

<b>TRANS_VBLANK</b>					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Access:	R/W				
Size (in bits):	32				
Address:	60010h-60013h				
Name:	Transcoder Vertical Blank				
ShortName:	TRANS_VBLANK_A				
Reset:	soft				
Address:	61010h-61013h				
Name:	Transcoder Vertical Blank				
ShortName:	TRANS_VBLANK_B				
Reset:	soft				
Address:	62010h-62013h				
Name:	Transcoder Vertical Blank				
ShortName:	TRANS_VBLANK_C				
Reset:	soft				
Address:	63010h-63013h				
Name:	Transcoder Vertical Blank				
ShortName:	TRANS_VBLANK_D				
Reset:	soft				
<b>Restriction</b>					
This register should not be changed while the transcoder or port are enabled.					
DWord	Bit	Description			
0	31:29	<b>Reserved</b>			
	28:16	<b>Vertical Blank End</b> This field specifies Vertical Blank End position relative to the vertical active display start.			
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;"><b>Restriction</b></th> <th style="text-align: center;"><b>Project</b></th> </tr> </thead> <tbody> <tr> <td>This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines.</td> <td></td> </tr> </tbody> </table>	<b>Restriction</b>	<b>Project</b>	This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines.
	<b>Restriction</b>	<b>Project</b>			
This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines. With SRD/PSR and/or DisplayPort VDIP GMP the minimum is 8 lines.					
15:13	<b>Reserved</b>				
12:0	<b>Vertical Blank Start</b> This field specifies the Vertical Blank Start position relative to the vertical active display start.				



## TRANS\_VBLANK

		Restriction	Project
		This register must always be programmed to the same value as the Vertical Active.	



## TRANS\_VRR\_FLIPLINE

<b>TRANS_VRR_FLIPLINE</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	60438h-6043Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_A	
Reset:	soft	
Address:	61438h-6143Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_B	
Reset:	soft	
Address:	62438h-6243Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_C	
Reset:	soft	
Address:	63438h-6343Bh	
Name:	VRR Flipline Trans	
ShortName:	TRANS_VRR_FLIPLINE_D	
Reset:	soft	
This register defines vertical total size to execute a flip for VRR.		
DWord	Bit	Description
0	31:20	<b>Reserved</b>
	19:0	<b>VRR FLIPLINE</b> This field provides the vertical total size to execute flip for VRR.





## TRANS\_VRR\_STATUS2

TRANS_VRR_STATUS2			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	6043Ch-6043Fh		
Name:	VRR Status2 Trans		
ShortName:	TRANS_VRR_STATUS2_A		
Reset:	soft		
Address:	6143Ch-6143Fh		
Name:	VRR Status2 Trans		
ShortName:	TRANS_VRR_STATUS2_B		
Reset:	soft		
Address:	6243Ch-6243Fh		
Name:	VRR Status2 Trans		
ShortName:	TRANS_VRR_STATUS2_C		
Reset:	soft		
Address:	6343Ch-6343Fh		
Name:	VRR Status2 Trans		
ShortName:	TRANS_VRR_STATUS2_D		
Reset:	soft		
This register provides the live status of vertical line counter. This field should be used to issue flip during VRR Flip Line mode.			
DWord	Bit	Description	
0	31:20	<b>Reserved</b>	
	19:0	<b>Vertical Line Counter Status</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field provides the live status of vertical line counter. This field should be used to issue flip during VRR Flip Line mode.</p>	Access:
Access:	RO		



## TRANS\_VSYNC

TRANS_VSYNC	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B014h-6B017h
Name:	Transcoder DSI 0 Vertical Sync
ShortName:	TRANS_VSYNC_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B814h-6B817h
Name:	Transcoder DSI 1 Vertical Sync
ShortName:	TRANS_VSYNC_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60014h-60017h
Name:	Transcoder Vertical Sync
ShortName:	TRANS_VSYNC_A
Reset:	soft
Address:	61014h-61017h
Name:	Transcoder Vertical Sync
ShortName:	TRANS_VSYNC_B
Reset:	soft
Address:	62014h-62017h
Name:	Transcoder Vertical Sync
ShortName:	TRANS_VSYNC_C
Reset:	soft
Address:	63014h-63017h
Name:	Transcoder Vertical Sync
ShortName:	TRANS_VSYNC_D
Reset:	soft



## TRANS\_VSYNC

### Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit	Description
0	31:29	<b>Reserved</b>
	28:16	<b>Vertical Sync End</b> This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1
		<b>Restriction</b> This value must be greater than the vertical sync start and less than Vertical Total.
	15:13	<b>Reserved</b>
0	12:0	<b>Vertical Sync Start</b> This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1
		<b>Restriction</b> This value must be greater than Vertical Active.



## TRANS\_VSYNCSHIFT

TRANS_VSYNCSHIFT	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6B028h-6B02Bh
Name:	Transcoder DSI 0 Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B828h-6B82Bh
Name:	Transcoder DSI 1 Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	60028h-6002Bh
Name:	Transcoder Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_A
Reset:	soft
Address:	61028h-6102Bh
Name:	Transcoder Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_B
Reset:	soft
Address:	62028h-6202Bh
Name:	Transcoder Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_C
Reset:	soft
Address:	63028h-6302Bh
Name:	Transcoder Vertical Sync Shift
ShortName:	TRANS_VSYNCSHIFT_D
Reset:	soft



## TRANS\_VSYNCSHIFT

### Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit	Description
0	31:13	<b>Reserved</b>
	12:0	<b>Second Field VSync Shift</b> This value specifies the vertical sync alignment for the start of the interlaced second field, expressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is programmed to an interlaced mode. Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed = horizontal sync start - floor[horizontal total / 2] Calculate using the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers. This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.



## TRANS\_VTOTAL

TRANS_VTOTAL	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	6E00Ch-6E00Fh
Name:	Transcoder WD0 Vertical Total
ShortName:	TRANS_VTOTAL_WD0
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	6E80Ch-6E80Fh
Name:	Transcoder WD1 Vertical Total
ShortName:	TRANS_VTOTAL_WD1
Valid Projects:	
Power:	PG2
Reset:	soft
Address:	6B00Ch-6B00Fh
Name:	Transcoder DSI 0 Vertical Total
ShortName:	TRANS_VTOTAL_DSI0
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6B80Ch-6B80Fh
Name:	Transcoder DSI 1 Vertical Total
ShortName:	TRANS_VTOTAL_DSI1
Valid Projects:	
Power:	PG1
Reset:	soft
Address:	6000Ch-6000Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_A
Reset:	soft



## TRANS\_VTOTAL

Address:	6100Ch-6100Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_B
Reset:	soft
Address:	6200Ch-6200Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_C
Reset:	soft
Address:	6300Ch-6300Fh
Name:	Transcoder Vertical Total
ShortName:	TRANS_VTOTAL_D
Reset:	soft

### Restriction

This register should not be changed while the transcoder or port are enabled.

DWord	Bit	Description		
0	31:29	<b>Reserved</b>		
	28:16	<p><b>Vertical Total</b></p> <p>This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus one. For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. Both even and odd vertical totals are supported. This field is ignored by WD transcoders.</p>		
	<b>Restriction</b>			
	This register must always be programmed to the same value as the Vertical Blank End.			
	15:13	<b>Reserved</b>		
	12:0	<p><b>Vertical Active</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Project:</td> <td style="width: 20%;"></td> </tr> </table>	Project:	
Project:				
		<b>Description</b>		
		<p>This field specifies Vertical Active Display size. The first vertical active display line is considered line number# 0. This field is always programmed to the number of lines desired minus one.</p>		
		<b>Project</b>		
		<p>Restriction : When using the internal panel fitting logic, the minimum vertical active area must be seven lines. This register must always be programmed to the same value as the Vertical Blank Start.</p>		



## TRANS\_WD\_FUNC\_CTL

TRANS_WD_FUNC_CTL								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	6E400h-6E403h							
Name:	Transcoder WD0 Function Control							
ShortName:	TRANS_WD_FUNC_CTL_0							
Valid Projects:								
Power:	PG2							
Reset:	soft							
Address:	6EC00h-6EC03h							
Name:	Transcoder WD1 Function Control							
ShortName:	TRANS_WD_FUNC_CTL_1							
Valid Projects:								
Power:	PG2							
Reset:	soft							
DWord	Bit	Description						
0	31	<b>WD Function Enable</b> This bit enables the WD function.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
		0b	Disable					
	1b	Enable						
	30	<b>Triggered Capture Mode Enable</b>						
		Project:						
		This field enables the triggered capture mode where a frame is only captured after the Start Trigger Frame bit is written with 1, and hardware will ignore the transcoder frame time. This must be set before or when WD Function Enable is set. When triggered capture mode is disabled hardware will periodically capture frames following the transcoder frame time.						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable	
	Value	Name						
0b	Disable							
1b	Enable							
29	<b>Start Trigger Frame</b>							





## TRANS\_WD\_FUNC\_CTL

		Project:	
		Access:	R/W Set
		Write a 1 to this field to start a software triggered frame capture when Triggered Capture Mode Enable is 1. Hardware will clear the field when the frame starts.	
28	<b>Stop Trigger Frame</b>		
		Project:	
		Access:	R/W Set
		Write a 1 to this field to stop a software triggered frame capture when Triggered Capture Mode Enable is 1. Hardware will clear the field when the frame stops. This is only intended for use in case of an error where capture is never completing and software times out. It must not be set at the same time as Start Trigger Frame. After a stop trigger, VDenc will be out of sync with WD and also need to be stopped. WD and VDenc then need to start from the same frame number.	
27	<b>Reserved</b>		
		Project:	
26	<b>Chroma Filtering Enable</b>		
		Project:	
		This field selects how U and V are downsampled from YUV 444 to 422. This field only applies to the YUV 422 formats.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	
		0	Drop
		1	Filter <b>[Default]</b>
			Drop U2 and V2
			Use a 15-34-15 three tap filter
25:23	<b>Reserved</b>		
		Format:	MBZ
22:20	<b>WD Color Mode</b>	This field selects the capture color format.	
		<b>Value</b>	<b>Name</b>
		<b>Description</b>	<b>Project</b>
		000b	YUV 4:4:4
		001b	YUV 4:2:2
		010b	XYUV 4:4:4
		011b	RGBX
		100b	Y410
		101b	YUY2 8b
			YUV 32-bit 4:4:4 packed (8:8:8 MSB-Y:U:X:V)
			YUV 16-bit 4:2:2 packed (8:8:8 MSB- Y1:U:Y2:V) Chroma downsampling is programmable according to the Chroma Filtering field.
			YUV 32-bit 4:4:4 packed (8:8:8 MSB-X:Y:U:V)
			RGBX 32-bit (8:8:8 MSB-X:B:G:R)
			YUV 444 10bpc (MSB-X:V:Y:U)
			8 bit YUV 422 (MSB-V:Y2:U:Y1) Chroma downsampling is



## TRANS\_WD\_FUNC\_CTL

			programmable according to the Chroma Filtering field.	
	110b	RGB10	RGB1010102 (MSB-X:B:G:R)	
<b>Restriction</b>				
This field must not be changed while the function is enabled.				
19:16	<b>Reserved</b>			
	Project:			
	Format:		MBZ	
15	<b>Reserved</b>			
	Format:		MBZ	
14:12	<b>WD Input Select</b>			
	These bits determine the input to WD.			
	<b>Value</b>	<b>Name</b>	<b>Project</b>	
	000b	Pipe A		
	101b	Pipe B		
	110b	Pipe C		
	111b	Pipe D		
	Others	Reserved		
<b>Restriction</b>				
This field must not be changed while the function is enabled. It is not valid to have the same pipes driving multiple enabled transcoders.				
11:4	<b>Reserved</b>			
	Project:			
3:0	<b>Reserved</b>			
	Project:			
	Format:		MBZ	



## TRNULLDETCT

REG_TEMPLATE - TRNULLDETCT		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	04DE8h	
Name:	TiledResources Null Tile Detection Register	
ShortName:	TRNULLDETCT	
DWord	Bit	Description
0	31:0	<b>Null Tile Detection Value</b>
		Access: R/W
Value	Name	Description
00000000h	<b>[Default]</b>	A 32bit value programmed to enable h/w to perform a match of TR-VA TT entries to detect Null Tiles. Hardware will flag each entry and space behind it as Null Tile for matched entries.



## TSEG Base Memory

TSEGMB - TSEG Base Memory						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	64					
Address:	108400h					
This 64 bit register defines the TSEG Base.						
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>Y</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	Y	Unspecified
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
Y	Unspecified					
DWord	Bit	Description				
0..1	63:20	<b>TSEG Memory Base</b>				
		Access: R/W				
		This register contains the base address of TSEG DRAM memory. Bios must program the value of TSEGMB to be the same as BGSM when TSEG is disabled.				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>000000000000b</td> <td>[Default]</td> <td></td> </tr> </tbody> </table>	Value	Name	Project	000000000000b
Value	Name	Project				
000000000000b	[Default]					
19:0	19:0	<b>Reserved</b>				
		Default Value: 00000h				
		Access: RO				



## Ungated Clock Counter for DFR Testability

<b>SAMPLER_DFR_UNGATED_COUNT - Ungated Clock Counter for DFR Testability</b>								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	RenderCS							
Access:	RO							
Size (in bits):	32							
Trusted Type:	1							
Address:	0E148h							
For testability of DFR feature								
<b>_Custom_GTIR reset</b>	<b>_Custom_GTIAccessPro tection</b>	<b>_Custom_GTIS torage</b>	<b>_Custom_GTIHardWire dSignal</b>	<b>_Custom_GTIHardWire dEnable</b>				
Unspecified	Unspecified	Unspecified	Unspecified	Unspecified				
<b>DWord</b>	<b>Bit</b>	<b>Description</b>						
0	31:0	<b>Counter Bits</b> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table> Count of full-speed sampler clocks			Project:		Format:	U32
Project:								
Format:	U32							



## Unit Level Clock Gating Control 10 for GLV

UCGCTL10_GLV - Unit Level Clock Gating Control 10 for GLV			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	09448h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:29	<b>Reserved</b>	
		Project:	
		Access:	RO
		Reserved	
28		<b>Extra Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		Spare bit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
27		<b>vsr Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		Spare bit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
26		<b>vfr Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		Spare bit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
25		<b>svgr Clock Gating Disable</b>	



## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

		Project:	
		Access:	R/W
		Spare bit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
24	<b>OVR Clock Gating Disable</b>	Project:	
		Access:	R/W
		Spare bit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
23	<b>HTQ Clock Gating Disable</b>	Project:	
		Access:	R/W
		HTQ Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
22	<b>HSSE RAM Clock Gating Disable</b>	Project:	
		Access:	R/W
		HSSE RAM Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
21	<b>HSSE Clock Gating Disable</b>	Project:	
		Access:	R/W
		HSSE Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
20	<b>HSOA RAM Clock Gating Disable</b>	Project:	



## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

		Access:	R/W
		<p>HSAO RAM Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	
	19	<b>HSAO Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		<p>HSAO Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	
	18	<b>MSQC 1X Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		<p>MSQC unit 1X Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	
	17	<b>MSQC 2X Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		<p>MSQC unit 2X Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	
	16	<b>HWOP unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		<p>hwop unit Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	
	15	<b>RAM hvd11 unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W





## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

	<p>hvd11 unit RAM Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>				
14	<p><b>hvd11 unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hvd11 unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
13	<p><b>hmde unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hmde unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
12	<p><b>rdob unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>rdob unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
11	<p><b>rdof unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>rdof unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
10	<p><b>hcrei unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hcrei unit Clock Gating Disable Control:</p>	Project:		Access:	R/W
Project:					
Access:	R/W				



## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

		'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)				
9	<b>hcref unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hcref unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
8	<b>hczes unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hczes unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
7	<b>himeunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hime unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
6	<b>SVGR unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>svgr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
5	<b>VFR unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>vfr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for</p>	Project:		Access:	R/W
Project:						
Access:	R/W					



## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

		functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)					
	4	<b>SFR unit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>sfr unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>		Project:		Access:	R/W
Project:							
Access:	R/W						
	3	<b>CLR unit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>clr unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>		Project:		Access:	R/W
Project:							
Access:	R/W						
	2	<b>OVR unit Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>ovr unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>		Project:		Access:	R/W
Project:							
Access:	R/W						
	1	<b>POCS Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>pocs unit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled.;(i.e., clocks are toggling, always)</p>		Project:		Access:	R/W
Project:							
Access:	R/W						
	0	<b>VSRBE/VSRFE Clock Gating Disable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td style="text-align: center;">R/W</td> </tr> </table> <p>vsr*eunit Clock Gating Disable Control:            '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)</p>		Project:		Access:	R/W
Project:							
Access:	R/W						



## UCGCTL10\_GLV - Unit Level Clock Gating Control 10 for GLV

		'1' : Clock Gating Disabled.;(i.e., clocks are toggling, always)
--	--	--



## Unslice unit Level Clock Gating Control 9440

UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	09440h		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:26	<b>Reserved</b>	
		Project:	
		Access:	R/W
		Reserved	
	25	<b>gamdrtnunit Clock Gating Disable</b>	
		Default Value:	1b
		Project:	
		Access:	R/W
		gamdrtnunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
	24	<b>gamdmrtnunit Clock Gating Disable</b>	
		Default Value:	1b
		Project:	
Access:		R/W	
gamdmrtnunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
23	<b>gamdmunit Clock Gating Disable</b>		
	Default Value:	1b	
	Project:		
	Access:	R/W	
	gamdmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for		



## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)						
22	<p><b>gamtm2unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>gamtm2unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Project:		Access:	R/W
Default Value:	1b						
Project:							
Access:	R/W						
21	<p><b>gamtm1unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>gamtm1unit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Project:		Access:	R/W
Default Value:	1b						
Project:							
Access:	R/W						
20	<p><b>SPARE Clock Gating Disable2</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						
19	<p><b>SPARE Clock Gating Disable1</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						
18	<p><b>SPARE Clock Gating Disable0</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W				
Access:	R/W						



## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

17	<b>SWRBLK_2x Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
16	<b>SWRBLK_WMF Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
15	<b>SWRBLK_VF Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
14	<b>GAF2XRT Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
13	<b>GAF2X Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
12	<b>GATRW Clock Gating Disable</b>	
	Access:	R/W
	Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for	



## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
11	<p><b>GATR Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<p><b>GACFG Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>CACFG Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<p><b>GAVARBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAVARBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<p><b>GAMTOunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMTOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<p><b>GAMTGunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMTGunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
6	<p><b>MARBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MARBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for</p>	Access:	R/W
Access:	R/W		





## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
5	<p><b>GAMWDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMWDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>GAMVTunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMVTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>L3_CR Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>L3_CR Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>GACBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GACBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>ramdft Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ramdft Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
0	<p><b>hwmunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hwmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for</p>	Access:	R/W
Access:	R/W		



## UNSLCGCTL9440 - Unslice unit Level Clock Gating Control 9440

		functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
--	--	--



## Unslice unit Level Clock Gating Control 9444

UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	09444h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:8	<b>Reserved</b> Access: R/W
	7:4	<b>Reserved</b> Project: Access: R/W
	3	<b>KCRunit Clock Gating Disable</b> Access: R/W KCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	2	<b>WCRunit Clock Gating Disable</b> Project: Access: R/W WCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	1	<b>Isnunit Clock Gating Disable</b> Access: R/W Isnunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
0	<b>warbunit Clock Gating Disable</b> Access: R/W	



## UNSLCGCTL9444 - Unslice unit Level Clock Gating Control 9444

		<p>warbunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>
--	--	---



## Unslice unit Level Clock Gating Control 9448

<b>UNSLCGCTL9448 - Unslice unit Level Clock Gating Control 9448</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	09448h		
Unslice unit Level Clock Gating Control 9448 Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0 <b>Project:</b>	31:11	<b>Reserved</b>	
		Project:	
		Access:	R/W
		Reserved	
10		<b>ram vsr unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		This is added for POSH feature. vsr unit Clock Gating Disable Control for ram: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
9		<b>ram vfr unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		This is added for POSH feature. vfr unit Clock Gating Disable Control for ram: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
8		<b>ram svgr unit Clock Gating Disable</b>	
		Project:	
		Access:	R/W
		This is added for POSH feature. svgr unit Clock Gating Disable Control for ram: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
7		<b>ram ovr unit Clock Gating Disable</b>	



## UNSLCGCTL9448 - Unslice unit Level Clock Gating Control 9448

	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is added for POSH feature. ovr unit Clock Gating Disable Control for ram:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
6	<p><b>svgr unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is added for POSH feature. svgr unit Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
5	<p><b>vfr unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is added for POSH feature. vfr unit Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
4	<p><b>sfr unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is added for POSH feature. sfr unit Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
3	<p><b>clr unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This is added for POSH feature. clr unit Clock Gating Disable Control:          '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
2	<p><b>ovr unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> </table>	Project:			
Project:					



## UNSLCGCTL9448 - Unslice unit Level Clock Gating Control 9448

		Access:	R/W
		This is added for POSH feature. ovr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
1	<b>pocs unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		This is added for POSH feature. pocs unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
0	<b>vsr unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		This is added for POSH feature. vsr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	



## Unslice unit Level Clock Gating Control 9450

<b>UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450</b>					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Size (in bits):	32				
Address:	09450h				
Unit Level Clock Gating Disable bits					
DWord	Bit	Description			
0	31	<b>TDSunit Clock Gating Disable</b>			
		<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Project:		Access:
	Project:				
	Access:	R/W			
TDSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)					
30	<b>VFunit Clock Gating Disable</b>				
	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Project:		Access:	R/W
Project:					
Access:	R/W				
VFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)					
29	<b>URBunit Clock Gating Disable</b>				
	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				
URBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)					
28	<b>GAMWunit Clock Gating Disable</b>				
	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Project:		Access:	R/W
Project:					
Access:	R/W				
GAMWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)					





## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

27	<p><b>SVGunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 394 1474 485"> <tr> <td data-bbox="305 394 1008 443">Project:</td> <td data-bbox="1008 394 1474 443"></td> </tr> <tr> <td data-bbox="305 443 1008 485">Access:</td> <td data-bbox="1008 443 1474 485">R/W</td> </tr> </table> <p>SVGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
26	<p><b>RCPBEunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 709 1474 758"> <tr> <td data-bbox="305 709 1008 758">Access:</td> <td data-bbox="1008 709 1474 758">R/W</td> </tr> </table> <p>RCPBEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
25	<p><b>GAMunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 982 1474 1031"> <tr> <td data-bbox="305 982 1008 1031">Access:</td> <td data-bbox="1008 982 1474 1031">R/W</td> </tr> </table> <p>GAMunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
24	<p><b>HDCunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 1255 1474 1304"> <tr> <td data-bbox="305 1255 1008 1304">Access:</td> <td data-bbox="1008 1255 1474 1304">R/W</td> </tr> </table> <p>HDCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
23	<p><b>CSunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 1528 1474 1619"> <tr> <td data-bbox="305 1528 1008 1577">Project:</td> <td data-bbox="1008 1528 1474 1577"></td> </tr> <tr> <td data-bbox="305 1577 1008 1619">Access:</td> <td data-bbox="1008 1577 1474 1619">R/W</td> </tr> </table> <p>CSunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
22	<p><b>BLBunit Clock Gating Disable</b></p> <table border="1" data-bbox="305 1833 1474 1881"> <tr> <td data-bbox="305 1833 1008 1881">Access:</td> <td data-bbox="1008 1833 1474 1881">R/W</td> </tr> </table> <p>BLBunit Clock Gating Disable Control:</p>	Access:	R/W		
Access:	R/W				



## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
21	<p><b>BFunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BFunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<p><b>MUCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MUCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<p><b>WVISunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WVISunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
18	<p><b>WAVM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WAVM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<p><b>WHME Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WHME Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<p><b>WIME Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WIME Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
15	<p><b>WMPC Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>WMPC Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
14	<p><b>SDEunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SDEunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
13	<p><b>VSHM Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VSHM Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
12	<p><b>DAPRTS Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>DAPRTS Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
11	<p><b>GS Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GS Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
10	<p><b>GUC Clock Gating Disable</b></p>				



## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

		Access:	R/W
		<p>GUC Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
9	<b>GAMTunit Clock Gating Disable</b>	Project:	
		Access:	R/W
		<p>GAMTunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
8	<b>RSunit Clock Gating Disable</b>	Project:	
		Access:	R/W
		<p>RSunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
7	<b>HSunit Clock Gating Disable</b>	Project:	
		Access:	R/W
		<p>HSunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
6	<b>gamdunit Clock Gating Disable</b>	Project:	
		Access:	R/W
		<p>gamdunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	
5	<b>vdlunit1 Clock Gating Disable</b>	Access:	R/W
		<p>vdlunit1 Clock Gating Disable Control:</p>	



## UNSLCGCTL9450 - Unslice unit Level Clock Gating Control 9450

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
4	<p><b>vhmeunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vhmeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>vcreunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vcreunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>hleunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>hleunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>mbdunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>mbdunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
0	<p><b>mmxunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>mmxunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		



## Unslice unit Level Clock Gating Control 9454

UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	09454h	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:22	<b>Reserved</b>
		Access: <input type="text"/> R/W Reserved
	21	<b>SPARE Clock Gating Disable2</b>
		Access: <input type="text"/> R/W
		SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
20	<b>ram gamtm2 unit Clock Gating Disable</b>	
	Access: <input type="text"/> R/W gamtm2 unit Clock Gating Disable Control for ram: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
19	<b>ram gamtm1 unit Clock Gating Disable</b>	
	Access: <input type="text"/> R/W gamtm1 unit Clock Gating Disable Control for ram: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
18	<b>VDIunit Clock Gating Disable</b>	
	Access: <input type="text"/> R/W VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	



## UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
17	<b>GATRWunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GATRWunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
16	<b>GATRunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GATRunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
15	<b>GAMVTDunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMVTDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
14	<b>GAMWDunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMWDunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
13	<b>GAMTGunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>GAMTGunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W					



## UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454

	12	<b>GAMTOunit Clock Gating Disable</b>	Access:	R/W
	GAMTOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	11	<b>Sollunit Clock Gating Disable</b>	Project:	
			Access:	R/W
	Sollunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)			
	10	<b>VSUnit Clock Gating Disable</b>	Project:	
		Access:	R/W	
VSUnit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
9	<b>mpdunit Clock Gating Disable</b>	Access:	R/W	
mpdunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
8	<b>hedunit Clock Gating Disable</b>	Access:	R/W	
hedunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)				
7	<b>hlfunit Clock Gating Disable</b>	Access:	R/W	
hlfunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)				





## UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
6	<b>hmcunit Clock Gating Disable</b>	
	Access:	R/W
	hmcunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
5	<b>hmxunit Clock Gating Disable</b>	
	Access:	R/W
	hmxunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
4	<b>hppunit Clock Gating Disable</b>	
	Access:	R/W
	hppunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
3	<b>hprunit Clock Gating Disable</b>	
	Access:	R/W
	hprunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
2	<b>hucunit Clock Gating Disable</b>	
	Access:	R/W
	hucunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
1	<b>hwmunit Clock Gating Disable</b>	
	Access:	R/W
	hwmunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)	



## UNSLCGCTL9454 - Unslice unit Level Clock Gating Control 9454

		'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
	0	<b>mdcunit Clock Gating Disable</b>
		Access: R/W
		mdcunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



## UTIL\_PIN\_BUF\_CTL

UTIL_PIN_BUF_CTL		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	48404h-48407h	
Name:	Utility Pin Buffer Control	
ShortName:	UTIL_PIN_BUF_CTL	
Power:	PG0	
Reset:	soft	
This register controls the display utility pin I/O buffer.		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:28	<b>Hysteresis</b>
	27	<b>Reserved</b>
	26:24	<b>Spare</b>
	23:21	<b>Reserved</b>
	20:16	<b>Pulldown Strength</b>
	15:12	<b>Pulldown Slew</b>
	11:9	<b>Reserved</b>
	8:4	<b>Pullup Strength</b>
	3:0	<b>Pullup Slew</b>



## UTIL\_PIN\_CTL

UTIL_PIN_CTL																	
Register Space:	MMIO: 0/2/0																
Project:																	
Source:	BSpec																
Access:	R/W																
Size (in bits):	32																
Address:	48400h-48403h																
Name:	Utility Pin Control																
ShortName:	UTIL_PIN_CTL																
Valid Projects:																	
Power:	PG0																
Reset:	soft																
<p>This register controls the display utility pin. The nominal supply is 1 Volt and can be level shifted depending on usage. The maximum switching frequency is 100 KHz.</p>																	
DWord	Bit	Description															
0	31	<b>Util Pin Enable</b> This bit enables the utility pin. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable									
		Value	Name														
		0b	Disable														
	1b	Enable															
	30:29	<b>Pipe Select</b> This bit selects which pipe will be used when the utility pin is outputting timing related signals. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Pipe A</td> <td></td> </tr> <tr> <td>01b</td> <td>Pipe B</td> <td></td> </tr> <tr> <td>10b</td> <td>Pipe C</td> <td></td> </tr> <tr> <td>11b</td> <td>Pipe D</td> <td></td> </tr> </tbody> </table>	Value	Name	Project	00b	Pipe A		01b	Pipe B		10b	Pipe C		11b	Pipe D	
		Value	Name	Project													
		00b	Pipe A														
		01b	Pipe B														
		10b	Pipe C														
		11b	Pipe D														
<table border="1"> <thead> <tr> <th colspan="3">Restriction</th> </tr> </thead> <tbody> <tr> <td colspan="3">The field should only be changed when the utility pin is disabled or not configured to use any timing signals.</td> </tr> </tbody> </table>		Restriction			The field should only be changed when the utility pin is disabled or not configured to use any timing signals.												
Restriction																	
The field should only be changed when the utility pin is disabled or not configured to use any timing signals.																	
28	<b>Reserved</b>																
27:24	<b>Util Pin Mode</b> This bit configures the utility pin mode of operation for output. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> </tbody> </table>	Value	Name	Description													
	Value	Name	Description														



## UTIL\_PIN\_CTL

		0000b	Data	Output the Util_Pin_Output_Data value.				
		0001b	PWM	Output from the backlight PWM circuit.				
		0100b	Vblank	Output the vertical blank.				
		0101b	Vsync	Output the vertical sync.				
		1000b	Right/Left Eye Level	Output the stereo 3D right/left eye level signal. Asserted for the left eye and de-asserted for the right eye.				
		Others	Reserved	Reserved				
		<b>Restriction</b>						
		The field should only be changed when the utility pin is disabled.						
	23	<b>Util Pin Output Data</b> This bit selects what the value to drive as an output when in the data mode.						
		<b>Value</b>		<b>Name</b>				
		0b		0				
		1b		1				
	22	<b>Util Pin Output Polarity</b> This bit inverts the polarity of the pin output.						
		<b>Value</b>		<b>Name</b>				
		0b		Not inverted				
		1b		Inverted				
	21:20	<b>Reserved</b>						
	19	<b>Util Pin Direction</b> Project: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td> </td></tr></table> This bit selects whether the pin is used as an output or an input.						
		<b>Value</b>		<b>Name</b>				
		0b		Output				
		1b		Input				
		<b>Restriction</b>						
		The field should only be changed when the utility pin is disabled.						
	18:17	<b>Reserved</b>						
		Project: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td> </td></tr></table>						
	16	<b>Util Pin Input Data</b> Project: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td> </td></tr></table> Access: <table border="1" style="display: inline-table; width: 100%;"><tr><td> </td><td>RO</td></tr></table> This bit gives the value received on the pin. This is only valid when the utility pin is enabled and the direction is input.						RO
	RO							



## UTIL\_PIN\_CTL

	15:0	<b>Reserved</b>



## VCW Clock Count

VCW_CLOCK_CNT - VCW Clock Count		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA020h	
ShortName:	VCW_CLOCK_CNT_VECS0	
Valid Projects:		
Address:	1DA020h	
ShortName:	VCW_CLOCK_CNT_VECS1	
Valid Projects:		
Address:	1EA020h	
ShortName:	VCW_CLOCK_CNT_VECS2	
Valid Projects:		
Address:	1FA020h	
ShortName:	VCW_CLOCK_CNT_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:24	<b>Reserved</b> Format: MBZ
	23:0	<b>Max clock count</b> Default Value: 0h Maximum number of clocks taken by VCW to process a column



## VCW Internal Latency

VCW_INTERNAL_LAT - VCW Internal Latency		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA024h	
ShortName:	VCW_INTERNAL_LAT_VECS0	
Valid Projects:		
Address:	1DA024h	
ShortName:	VCW_INTERNAL_LAT_VECS1	
Valid Projects:		
Address:	1EA024h	
ShortName:	VCW_INTERNAL_LAT_VECS2	
Valid Projects:		
Address:	1FA024h	
ShortName:	VCW_INTERNAL_LAT_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:24	<b>Reserved</b> Format: MBZ
	23:0	<b>VCW internal data latency count</b> Default Value: 0h





## VCW Min Max Latency

VCW_MINMAX_LAT - VCW Min Max Latency				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA028h			
ShortName:	VCW_MINMAX_LAT_VECS0			
Valid Projects:				
Address:	1DA028h			
ShortName:	VCW_MINMAX_LAT_VECS1			
Valid Projects:				
Address:	1EA028h			
ShortName:	VCW_MINMAX_LAT_VECS2			
Valid Projects:				
Address:	1FA028h			
ShortName:	VCW_MINMAX_LAT_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:16	<b>Current request count</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	15:8	<b>Max latency</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> Maximum number of clocks taken for tag 200h	Default Value:	0h
Default Value:	0h			
7:0	<b>Min latency</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> Minimum number of clocks taken for tag 200h	Default Value:	0h	
Default Value:	0h			



## VCW Total Latency

<b>VCW_TOTAL_LAT - VCW Total Latency</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA02Ch			
ShortName:	VCW_TOTAL_LAT_VECS0			
Valid Projects:				
Address:	1DA02Ch			
ShortName:	VCW_TOTAL_LAT_VECS1			
Valid Projects:				
Address:	1EA02Ch			
ShortName:	VCW_TOTAL_LAT_VECS2			
Valid Projects:				
Address:	1FA02Ch			
ShortName:	VCW_TOTAL_LAT_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:0	<b>Total latency</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table> Accumumation of latency per frame for tag 200h	Default Value:	0h
Default Value:	0h			



## VCW XY position

VCW_XY_POS - VCW XY position				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA030h			
ShortName:	VCW_XY_POS_VECS0			
Valid Projects:				
Address:	1DA030h			
ShortName:	VCW_XY_POS_VECS1			
Valid Projects:				
Address:	1EA030h			
ShortName:	VCW_XY_POS_VECS2			
Valid Projects:				
Address:	1FA030h			
ShortName:	VCW_XY_POS_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:16	<b>Current Y value</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> Current Y position of VCW walker	Default Value:	0h
	Default Value:	0h		
15:0	<b>Current X value</b> <table border="1"> <tr> <td>Default Value:</td> <td>0h</td> </tr> </table> Current X position of VCW walker	Default Value:	0h	
Default Value:	0h			



## Vdbox Power Context Save request

VDCGCTL3F00 - Vdbox Power Context Save request		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F00h-1C3F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX0	
Address:	1C7F00h-1C7F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX1	
Address:	1D3F00h-1D3F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX2	
Address:	1D7F00h-1D7F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX3	
Address:	1E3F00h-1E3F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX4	
Address:	1E7F00h-1E7F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX5	
Address:	1F3F00h-1F3F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX6	
Address:	1F7F00h-1F7F03h	
Name:	VDbox registers1	
ShortName:	VDCGCTL3F00_VDBOX7	
DWord	Bit	Description
0	31:16	<b>Message Mask</b>
		Access: <input type="text"/> RO
		Message Mask bots for lower 16 bits



## VDCGCTL3F00 - Vdbox Power Context Save request

15:10	<b>Reserved</b> Access: RO Reserved
9	<b>Power context save request</b> Access: R/W Set Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.
8:0	<b>Power Context Save request credit count</b> Access: R/W QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least) Maximum Credits = 511 : Unit may send 511 QWord pairs A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_REQ (Bit9).



## Vdbox unit Level Clock Gating Control 3F0C

<b>VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F0Ch-1C3F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX0	
Address:	1C7F0Ch-1C7F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX1	
Address:	1D3F0Ch-1D3F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX2	
Address:	1D7F0Ch-1D7F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX3	
Address:	1E3F0Ch-1E3F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX4	
Address:	1E7F0Ch-1E7F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX5	
Address:	1F3F0Ch-1F3F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX6	
Address:	1F7F0Ch-1F7F0Fh	
Name:	VDbox registers4	
ShortName:	VDCGCTL3F0C_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>SPARE Clock Gating Disable12</b>
		Access: <span style="float: right;">R/W</span>
SPARE Clock Gating Disable Control:		



## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
30	<p><b>SPARE Clock Gating Disable11</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
29	<p><b>SPARE Clock Gating Disable10</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
28	<p><b>SPARE Clock Gating Disable9</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
27	<p><b>VNCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VNCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<p><b>VMXunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VMXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<p><b>VMTSunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VMTSunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
24	<p><b>VMPCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMPCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
23	<p><b>VMDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMDunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
22	<p><b>VMCRunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMCRunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Default Value:	1b	Access:	R/W
Default Value:	1b				
Access:	R/W				
21	<p><b>VMCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
20	<p><b>VMBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMBunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
19	<p><b>VLFunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				





## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>VLfunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
18	<p><b>VITunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VITunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<p><b>VISunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VISunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<p><b>VIPunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VIPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<p><b>VID6 Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VID6 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<p><b>VID5 Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VID5 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<p><b>VID4 Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>VID4 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
12	<p><b>VID3 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VID3 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<p><b>VID2 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VID2 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<p><b>VID1 Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VID1 Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<p><b>VIMEunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VIMEunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<p><b>VHRunit's Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VHRunit's Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<p><b>VHMEunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>VHMEunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
6	<p><b>VFTunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VFTunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<p><b>VDXunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDXunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>VDSunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDSunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>vdl1unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>vdl1unit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>Csunit's Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Csunit's Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>VCREunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F0C - Vdbox unit Level Clock Gating Control 3F0C

	<p>VCREunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
0	<p><b>VCPunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VCPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		



## Vdbox unit Level Clock Gating Control 3F04

<b>VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F04h-1C3F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX0	
Address:	1C7F04h-1C7F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX1	
Address:	1D3F04h-1D3F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX2	
Address:	1D7F04h-1D7F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX3	
Address:	1E3F04h-1E3F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX4	
Address:	1E7F04h-1E7F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX5	
Address:	1F3F04h-1F3F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX6	
Address:	1F7F04h-1F7F07h	
Name:	VDbox registers2	
ShortName:	VDCGCTL3F04_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>spare Clock Gating Disable4</b>
		Access: R/W
SPARE Clock Gating Disable Control:		



## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
30	<p><b>spare Clock Gating Disable3</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SPARE Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
29	<p><b>dec ip Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>DECIP Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
28	<p><b>HVSHAREunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HVSHAREunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
27	<p><b>HFTunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HFTunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
26	<p><b>HFQunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HFQunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
25	<p><b>HCRESunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				



## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	<p>HCRESunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
24	<p><b>HCRELunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HCRELunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<p><b>HCREFunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HCREFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<p><b>MEDunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>MEDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<p><b>GACXunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>GACXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<p><b>GACunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>GACunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<p><b>ECPunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	<p>ECPunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
18	<p><b>BSPunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>BSPunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<p><b>vmmunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>vmmunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<p><b>VHLFunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VHLFunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<p><b>VDKMXunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VDKMXunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<p><b>HWMunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HWMunit Clock Gating Disable Control:          '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)          '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<p><b>HUCMXunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		





## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	<p>HUCMXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
12	<p><b>HUCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HUCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<p><b>HSSEunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HSSEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<p><b>HSFunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HSFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<p><b>HPRunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HPRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<p><b>HPPunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HPPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<p><b>HMXFunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	<p>HMXFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
6	<p><b>HMXBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HMXBunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<p><b>HMCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HMCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>HITunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HITunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>HHLFunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HHLFunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>HFCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HFCunit Clock Gating Disable Control:            '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)            '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>HEDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F04 - Vdbox unit Level Clock Gating Control 3F04

	HEDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
0	<b>HBEunit Clock Gating Disable</b> Access: R/W HBEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



## Vdbox unit Level Clock Gating Control 3F08

<b>VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F08h-1C3F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX0	
Address:	1C7F08h-1C7F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX1	
Address:	1D3F08h-1D3F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX2	
Address:	1D7F08h-1D7F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX3	
Address:	1E3F08h-1E3F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX4	
Address:	1E7F08h-1E7F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX5	
Address:	1F3F08h-1F3F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX6	
Address:	1F7F08h-1F7F0Bh	
Name:	VDbox registers3	
ShortName:	VDCGCTL3F08_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>SPARE Clock Gating Disable8</b>
		Access: <span style="border: 1px solid black; padding: 2px;">R/W</span>
SPARE Clock Gating Disable Control:		



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
30	<p><b>SPARE Clock Gating Disable7</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
29	<p><b>SPARE Clock Gating Disable6</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
28	<p><b>spare Clock Gating Disable5</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SPARE Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
27	<p><b>VClunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VClunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<p><b>VCDunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VCDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<p><b>vbspunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vbspunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
24	<p><b>VBPunits Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VBPunits Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<p><b>VAMunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VAMunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<p><b>VADuit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VADuit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<p><b>VACunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VACunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<p><b>USBunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>USBunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<p><b>SECunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SECunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
18	<p><b>RDOFunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>RDOFunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<p><b>RDOBunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>RDOBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<p><b>QRCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>QRCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<p><b>MEDunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>MEDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<p><b>MPCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>MPCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<p><b>MDCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>MDCunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>				
12	<p><b>jusbunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>jusbunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
11	<p><b>JPGunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>JPGunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
10	<p><b>HWOPunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HWOPunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
9	<p><b>HVDL1unit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HVDL1unit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:					
Access:	R/W				
8	<p><b>HVDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HVDunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W		
Access:	R/W				
7	<p><b>HTQunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Access:	R/W		
Access:	R/W				





## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	<p>HTQunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
6	<p><b>HSAOunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HSAOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<p><b>HRSunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HRSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>HPOunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HPOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>HMDCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HMDCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>HLEunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HLEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>HLCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table>	Access:	R/W
Access:	R/W		



## VDCGCTL3F08 - Vdbox unit Level Clock Gating Control 3F08

	HLCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
0	<b>HIMEunit Clock Gating Disable</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> HIMEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		R/W
	R/W		



## Vdbox unit Level Clock Gating Control 3F10

<b>VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F10h-1C3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX0	
Address:	1C7F10h-1C7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX1	
Address:	1D3F10h-1D3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX2	
Address:	1D7F10h-1D7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX3	
Address:	1E3F10h-1E3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX4	
Address:	1E7F10h-1E7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX5	
Address:	1F3F10h-1F3F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX6	
Address:	1F7F10h-1F7F13h	
Name:	VDbox registers5	
ShortName:	VDCGCTL3F10_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:11	<b>Reserved</b>
		Project: <input type="text"/>



## VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10

	Access:	R/W
10	<b>hmxbrouterunit Clock Gating Disable</b>	
	Access:	R/W
	hmxbrouterunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
9	<b>RAMDFTunit Clock Gating Disable</b>	
	Access:	R/W
	RAMDFTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
8	<b>VWOPunit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
	VWOPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
7	<b>SWPunit Clock Gating Disable</b>	
	Access:	R/W
	SWPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
6	<b>VTQunit Clock Gating Disable</b>	
	Access:	R/W
	VTQunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	
5	<b>VSLunit Clock Gating Disable</b>	
	Access:	R/W
	VSLunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for	



## VDCGCTL3F10 - Vdbox unit Level Clock Gating Control 3F10

	functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
4	<b>VSECunit Clock Gating Disable</b> Access: R/W VSECunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
3	<b>VRTunit Clock Gating Disable</b> Access: R/W VRTunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
2	<b>VPRunit Clock Gating Disable</b> Access: R/W VPRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
1	<b>VOPunit Clock Gating Disable</b> Access: R/W VOPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
0	<b>VNEunit Clock Gating Disable</b> Access: R/W VNEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



## Vdbox unit Level Clock Gating Control 3F14

<b>VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1C3F14h-1C3F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX0	
Address:	1C7F14h-1C7F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX1	
Address:	1D3F14h-1D3F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX2	
Address:	1D7F14h-1D7F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX3	
Address:	1E3F14h-1E3F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX4	
Address:	1E7F14h-1E7F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX5	
Address:	1F3F14h-1F3F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX6	
Address:	1F7F14h-1F7F17h	
Name:	VDbox registers6	
ShortName:	VDCGCTL3F14_VDBOX7	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31	<b>VDlunit Clock Gating Disable</b>
		Access: R/W
VDlunit Clock Gating Disable Control:		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
30	<p><b>SFMunit Clock Gating Disable1</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
29	<p><b>SFEunit Clock Gating Disable1</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
28	<p><b>SFDunits Clock Gating Disable1</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFDunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
27	<p><b>SFAunit Clock Gating Disable1</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
26	<p><b>VEOunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VEOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
25	<p><b>VNCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VNCunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
24	<p><b>VMXunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMXunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
23	<p><b>vmpcunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>vmpcunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
22	<p><b>vmmunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>vmmunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
21	<p><b>VMCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VMCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
20	<p><b>VLfunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VLfunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
19	<p><b>VISunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>VISunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		





## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
18	<p><b>vhmeunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vhmeunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
17	<p><b>vhlfunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vhlfunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
16	<p><b>VCWunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VCWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
15	<p><b>vcreunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>vcreunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
14	<p><b>USBunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>USBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
13	<p><b>QRCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>QRCunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
12	<p><b>MPCunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>MPCunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
11	<p><b>mdcunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>mdcunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
10	<p><b>HWMunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HWMunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
9	<p><b>IECPuit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>IECPuit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
8	<p><b>HVDunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HVDunit Clock Gating Disable Control:</p> <p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality)</p> <p>'1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
7	<p><b>HUCMXunit Clock Gating Disable</b></p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>HUCMXunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	<p>'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>		
6	<p><b>HUCunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HUCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
5	<p><b>HTQunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HTQunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
4	<p><b>HSAOunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HSAOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
3	<p><b>HPRunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HPRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
2	<p><b>HPPunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HPPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W		
1	<p><b>HHLFunit Clock Gating Disable</b></p> <table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>HHLFunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W		



## VDCGCTL3F14 - Vdbox unit Level Clock Gating Control 3F14

	'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
0	<b>HFCunit Clock Gating Disable</b> Access: <table border="1"><tr><td></td><td>R/W</td></tr></table> HFCunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		R/W
	R/W		



## Vdbox unit Level Clock Gating Control 3F18

<b>VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	1C3F18h-1C3F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX0		
Address:	1C7F18h-1C7F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX1		
Address:	1D3F18h-1D3F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX2		
Address:	1D7F18h-1D7F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX3		
Address:	1E3F18h-1E3F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX4		
Address:	1E7F18h-1E7F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX5		
Address:	1F3F18h-1F3F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX6		
Address:	1F7F18h-1F7F1Bh		
Name:	VDbox registers6		
ShortName:	VDCGCTL3F18_VDBOX7		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:27	<b>Reserved</b>	
		Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> R/W	
		Reserved	



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

26	<b>VECS BE unit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
VECS BE unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
25	<b>VECS FE unit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
VECS FE unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
24	<b>VCS BE unit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
VCS BE unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
23	<b>VCS FE unit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
VCS FE unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
22	<b>amx router unit Clock Gating Disable</b>	
	Project:	
	Access:	R/W
amxb router unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

	21	<b>amx unit Clock Gating Disable</b>	Project:	
			Access:	R/W
		amx unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)		
	20	<b>splt unit Clock Gating Disable</b>	Project:	
			Access:	R/W
	splt unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)			
19	<b>tbc unit Clock Gating Disable</b>	Project:		
		Access:	R/W	
	tbc unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)			
18	<b>vdl1is unit Clock Gating Disable</b>	Project:		
		Access:	R/W	
	vdl1is unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)			
17	<b>lbc unit Clock Gating Disable</b>	Project:		
		Access:	R/W	
	lbc unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)			
16	<b>amxb unit Clock Gating Disable</b>			



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

		Project:	
		Access:	R/W
		amxb unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
15	<b>Reserved</b>	Project:	
		Access:	R/W
		Reserved	
14	<b>awm unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		awm unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
13	<b>aln unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		aln unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
12	<b>alf unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		alf unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
11	<b>apr unit Clock Gating Disable</b>	Project:	
		Access:	R/W
		apr unit Clock Gating Disable Control:	





## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

		'0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)				
10	<b>amc unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>amc unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
9	<b>ait unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>ait unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
8	<b>app unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>app unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
7	<b>aed unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>aed unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)</p>	Project:		Access:	R/W
Project:						
Access:	R/W					
6	<b>hfe unit Clock Gating Disable</b>	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>hfe unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for</p>	Project:		Access:	R/W
Project:						
Access:	R/W					



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

		functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	5	<b>scr unit Clock Gating Disable 2</b>	
		Project:	
		Access:	R/W
		scr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	4	<b>scr unit Clock Gating Disable 1</b>	
		Project:	
		Access:	R/W
		scr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	3	<b>scr unit Clock Gating Disable 0</b>	
		Project:	
		Access:	R/W
		scr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	2	<b>scr unit Clock Gating Disable 3</b>	
		Project:	
		Access:	R/W
		scr unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	
	1	<b>Reserved</b>	
		Access:	R/W
		Reserved	
	0	<b>kin unit Clock Gating Disable</b>	
		Project:	



## VDCGCTL3F18 - Vdbox unit Level Clock Gating Control 3F18

	Access:	R/W
	kin unit Clock Gating Disable Control: '0' : Clock Gating Enabled.; (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled.; (i.e., clocks are toggling, always)	



## Vdbox unit Level Clock Gating override during rstflow

<b>VDMISCCP3F20 - Vdbox unit Level Clock Gating override during rstflow</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Unit Level Clock Gating Disable bits			
DWord	Bit	Description	
0	31:0	<b>ECO Spare Bits</b> Access: <table border="1"><tr><td>R/W</td></tr></table> Reserved	R/W
R/W			



## vdcp Vdbox unit Level Clock Gating override during rstflow

VDMISCCP3F20 - vdcp Vdbox unit Level Clock Gating override during rstflow				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	03F20h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Reserved</p>	Access:	R/W
Access:	R/W			
0	0	<b>miscpc Clock Gating Disable during rstflow</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> </table>	Default Value:	1b
		Default Value:	1b	
<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>miscpc Clock Gating Disable Control:            '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended)            '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always)            Register bit defaults to value 1'b1, which is a requirement for gen11+ due to Synchronous reset flops            Randomizing this bit will result in X flush not completing during the simulation</p>	Access:	R/W		
Access:	R/W			



## VDMBDFBARKVM

DWord		Bit	Description
<b>VDMBDFBARKVM - VDMBDFBARKVM</b>			
Register Space:		MMIO: 0/2/0	
Project:			
Source:		BSpec	
Size (in bits):		32	
Address:		101070h	
Valid Projects:			
Allows indirection of KVM traffic for manageability.			
		<a href="#">_Custom_SaiPolicy []</a> Unspecified	
0		31:19	<b>Reserved</b> Default Value: 00000000h Access: RO Reserved
		18:16	<b>BARNUM</b> Default Value: 111b Access: R/W Indicates to which base address register VDM packets should be addressed.
		15:8	<b>BUSNUM</b> Default Value: 00000000b Access: R/W Indicates to which bus number VDM packets should be addressed.
		7:3	<b>DEVNUM</b> Default Value: 10110b Access: R/W Indicates to which Device number VDM packets should be addressed.
		2:0	<b>FUNNUM</b> Default Value: 000b Access: R/W Indicates to which Function number VDM packets should be addressed.





## VEBOX1 MOCS Register

<b>VEBX1_MOCS - VEBOX1 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Size (in bits):	32
Address:	10600h
Name:	VEBX1 MOCS 0
ShortName:	VEBX1_MOCS_0
Address:	10604h
Name:	VEBX1 MOCS 1
ShortName:	VEBX1_MOCS_1
Address:	10608h
Name:	VEBX1 MOCS 2
ShortName:	VEBX1_MOCS_2
Address:	1060Ch
Name:	VEBX1 MOCS 3
ShortName:	VEBX1_MOCS_3
Address:	10610h
Name:	VEBX1 MOCS 4
ShortName:	VEBX1_MOCS_4
Address:	10614h
Name:	VEBX1 MOCS 5
ShortName:	VEBX1_MOCS_5
Address:	10618h
Name:	VEBX1 MOCS 6
ShortName:	VEBX1_MOCS_6
Address:	1061Ch
Name:	VEBX1 MOCS 7
ShortName:	VEBX1_MOCS_7
Address:	10620h
Name:	VEBX1 MOCS 8
ShortName:	VEBX1_MOCS_8
Address:	10624h





## VEBX1\_MOCS - VEBOX1 MOCS Register

Name:	VEBX1 MOCS 9
ShortName:	VEBX1_MOCS_9
Address:	10628h
Name:	VEBX1 MOCS 10
ShortName:	VEBX1_MOCS_10
Address:	1062Ch
Name:	VEBX1 MOCS 11
ShortName:	VEBX1_MOCS_11
Address:	10630h
Name:	VEBX1 MOCS 12
ShortName:	VEBX1_MOCS_12
Address:	10634h
Name:	VEBX1 MOCS 13
ShortName:	VEBX1_MOCS_13
Address:	10638h
Name:	VEBX1 MOCS 14
ShortName:	VEBX1_MOCS_14
Address:	1063Ch
Name:	VEBX1 MOCS 15
ShortName:	VEBX1_MOCS_15
Address:	10640h
Name:	VEBX1 MOCS 16
ShortName:	VEBX1_MOCS_16
Address:	10644h
Name:	VEBX1 MOCS 17
ShortName:	VEBX1_MOCS_17
Address:	10648h
Name:	VEBX1 MOCS 18
ShortName:	VEBX1_MOCS_18
Address:	1064Ch
Name:	VEBX1 MOCS 19
ShortName:	VEBX1_MOCS_19
Address:	10650h
Name:	VEBX1 MOCS 20
ShortName:	VEBX1_MOCS_20



## VEBX1\_MOCS - VEBOX1 MOCS Register

Address: 10654h  
Name: VEBX1 MOCS 21  
ShortName: VEBX1\_MOCS\_21

Address: 10658h  
Name: VEBX1 MOCS 22  
ShortName: VEBX1\_MOCS\_22

Address: 1065Ch  
Name: VEBX1 MOCS 23  
ShortName: VEBX1\_MOCS\_23

Address: 10660h  
Name: VEBX1 MOCS 24  
ShortName: VEBX1\_MOCS\_24

Address: 10664h  
Name: VEBX1 MOCS 25  
ShortName: VEBX1\_MOCS\_25

Address: 10668h  
Name: VEBX1 MOCS 26  
ShortName: VEBX1\_MOCS\_26

Address: 1066Ch  
Name: VEBX1 MOCS 27  
ShortName: VEBX1\_MOCS\_27

Address: 10670h  
Name: VEBX1 MOCS 28  
ShortName: VEBX1\_MOCS\_28

Address: 10674h  
Name: VEBX1 MOCS 29  
ShortName: VEBX1\_MOCS\_29

Address: 10678h  
Name: VEBX1 MOCS 30  
ShortName: VEBX1\_MOCS\_30

Address: 1067Ch  
Name: VEBX1 MOCS 31  
ShortName: VEBX1\_MOCS\_31

Address: 10680h  
Name: VEBX1 MOCS 32



## VEBX1\_MOCS - VEBOX1 MOCS Register

ShortName:	VEBX1_MOCS_32
Address:	10684h
Name:	VEBX1 MOCS 33
ShortName:	VEBX1_MOCS_33
Address:	10688h
Name:	VEBX1 MOCS 34
ShortName:	VEBX1_MOCS_34
Address:	1068Ch
Name:	VEBX1 MOCS 35
ShortName:	VEBX1_MOCS_35
Address:	10690h
Name:	VEBX1 MOCS 36
ShortName:	VEBX1_MOCS_36
Address:	10694h
Name:	VEBX1 MOCS 37
ShortName:	VEBX1_MOCS_37
Address:	10698h
Name:	VEBX1 MOCS 38
ShortName:	VEBX1_MOCS_38
Address:	1069Ch
Name:	VEBX1 MOCS 39
ShortName:	VEBX1_MOCS_39
Address:	106A0h
Name:	VEBX1 MOCS 40
ShortName:	VEBX1_MOCS_40
Address:	106A4h
Name:	VEBX1 MOCS 41
ShortName:	VEBX1_MOCS_41
Address:	106A8h
Name:	VEBX1 MOCS 42
ShortName:	VEBX1_MOCS_42
Address:	106ACh
Name:	VEBX1 MOCS 43
ShortName:	VEBX1_MOCS_43



## VEBX1\_MOCS - VEBOX1 MOCS Register

Address: 106B0h  
Name: VEBX1 MOCS 44  
ShortName: VEBX1\_MOCS\_44

Address: 106B4h  
Name: VEBX1 MOCS 45  
ShortName: VEBX1\_MOCS\_45

Address: 106B8h  
Name: VEBX1 MOCS 46  
ShortName: VEBX1\_MOCS\_46

Address: 106BCh  
Name: VEBX1 MOCS 47  
ShortName: VEBX1\_MOCS\_47

Address: 106C0h  
Name: VEBX1 MOCS 48  
ShortName: VEBX1\_MOCS\_48

Address: 106C4h  
Name: VEBX1 MOCS 49  
ShortName: VEBX1\_MOCS\_49

Address: 106C8h  
Name: VEBX1 MOCS 50  
ShortName: VEBX1\_MOCS\_50

Address: 106CCh  
Name: VEBX1 MOCS 51  
ShortName: VEBX1\_MOCS\_51

Address: 106D0h  
Name: VEBX1 MOCS 52  
ShortName: VEBX1\_MOCS\_52

Address: 106D4h  
Name: VEBX1 MOCS 53  
ShortName: VEBX1\_MOCS\_53

Address: 106D8h  
Name: VEBX1 MOCS 54  
ShortName: VEBX1\_MOCS\_54

Address: 106DCh  
Name: VEBX1 MOCS 55



## VEBX1\_MOCS - VEBOX1 MOCS Register

ShortName:	VEBX1_MOCS_55		
Address:	106E0h		
Name:	VEBX1 MOCS 56		
ShortName:	VEBX1_MOCS_56		
Address:	106E4h		
Name:	VEBX1 MOCS 57		
ShortName:	VEBX1_MOCS_57		
Address:	106E8h		
Name:	VEBX1 MOCS 58		
ShortName:	VEBX1_MOCS_58		
Address:	106ECh		
Name:	VEBX1 MOCS 59		
ShortName:	VEBX1_MOCS_59		
Address:	106F0h		
Name:	VEBX1 MOCS 60		
ShortName:	VEBX1_MOCS_60		
Address:	106F4h		
Name:	VEBX1 MOCS 61		
ShortName:	VEBX1_MOCS_61		
Address:	106F8h		
Name:	VEBX1 MOCS 62		
ShortName:	VEBX1_MOCS_62		
Address:	106FCh		
Name:	VEBX1 MOCS 63		
ShortName:	VEBX1_MOCS_63		
VEBX1 MOCS register.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
Access:		R/W	
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit			



## VEBX1\_MOCS - VEBOX1 MOCS Register

		<p>logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>							
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Project:		Access:	R/W
Default Value:	00b								
Project:									
Access:	R/W								
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W		
Default Value:	0b								
Access:	R/W								
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111:Reserved</p>		Default Value:	000b	Access:	R/W		
Default Value:	000b								
Access:	R/W								
	10:8	<p><b>Skip Caching control</b></p>							



## VEBX1\_MOCS - VEBOX1 MOCS Register

	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.          If "0" - than corresponding address bit value is do not care          Bit[8]=1: address bit[9] needs to be "0" to cache in target          Bit[9]=1: address bit[10] needs to be "0" to cache in target          Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism          0: Not enabled          1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).          0: Allocate on MISS (normal cache behavior)          1: Do NOT allocate on MISS          Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.          When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)          When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows          11: Assign the age of "3"          10: do not change the age on a hit.          01: Assign the age of "0"          00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> </table>	Default Value:	00b		
Default Value:	00b				



## VEBX1\_MOCS - VEBOX1 MOCS Register

		Access:	R/W
		<p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	





## VEBOX2 MOCS Register

<b>VEBX2_MOCS - VEBOX2 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Size (in bits):	32
Address:	10700h
Name:	VEBX2 MOCS 0
ShortName:	VEBX2_MOCS_0
Address:	10704h
Name:	VEBX2 MOCS 1
ShortName:	VEBX2_MOCS_1
Address:	10708h
Name:	VEBX2 MOCS 2
ShortName:	VEBX2_MOCS_2
Address:	1070Ch
Name:	VEBX2 MOCS 3
ShortName:	VEBX2_MOCS_3
Address:	10710h
Name:	VEBX2 MOCS 4
ShortName:	VEBX2_MOCS_4
Address:	10714h
Name:	VEBX2 MOCS 5
ShortName:	VEBX2_MOCS_5
Address:	10718h
Name:	VEBX2 MOCS 6
ShortName:	VEBX2_MOCS_6
Address:	1071Ch
Name:	VEBX2 MOCS 7
ShortName:	VEBX2_MOCS_7
Address:	10720h
Name:	VEBX2 MOCS 8
ShortName:	VEBX2_MOCS_8
Address:	10724h



## VEBX2\_MOCS - VEBOX2 MOCS Register

Name: VEBX2 MOCS 9

ShortName: VEBX2\_MOCS\_9

Address: 10728h

Name: VEBX2 MOCS 10

ShortName: VEBX2\_MOCS\_10

Address: 1072Ch

Name: VEBX2 MOCS 11

ShortName: VEBX2\_MOCS\_11

Address: 10730h

Name: VEBX2 MOCS 12

ShortName: VEBX2\_MOCS\_12

Address: 10734h

Name: VEBX2 MOCS 13

ShortName: VEBX2\_MOCS\_13

Address: 10738h

Name: VEBX2 MOCS 14

ShortName: VEBX2\_MOCS\_14

Address: 1073Ch

Name: VEBX2 MOCS 15

ShortName: VEBX2\_MOCS\_15

Address: 10740h

Name: VEBX2 MOCS 16

ShortName: VEBX2\_MOCS\_16

Address: 10744h

Name: VEBX2 MOCS 17

ShortName: VEBX2\_MOCS\_17

Address: 10748h

Name: VEBX2 MOCS 18

ShortName: VEBX2\_MOCS\_18

Address: 1074Ch

Name: VEBX2 MOCS 19

ShortName: VEBX2\_MOCS\_19

Address: 10750h

Name: VEBX2 MOCS 20

ShortName: VEBX2\_MOCS\_20



## VEBX2\_MOCS - VEBOX2 MOCS Register

Address:	10754h
Name:	VEBX2 MOCS 21
ShortName:	VEBX2_MOCS_21
Address:	10758h
Name:	VEBX2 MOCS 22
ShortName:	VEBX2_MOCS_22
Address:	1075Ch
Name:	VEBX2 MOCS 23
ShortName:	VEBX2_MOCS_23
Address:	10760h
Name:	VEBX2 MOCS 24
ShortName:	VEBX2_MOCS_24
Address:	10764h
Name:	VEBX2 MOCS 25
ShortName:	VEBX2_MOCS_25
Address:	10768h
Name:	VEBX2 MOCS 26
ShortName:	VEBX2_MOCS_26
Address:	1076Ch
Name:	VEBX2 MOCS 27
ShortName:	VEBX2_MOCS_27
Address:	10770h
Name:	VEBX2 MOCS 28
ShortName:	VEBX2_MOCS_28
Address:	10774h
Name:	VEBX2 MOCS 29
ShortName:	VEBX2_MOCS_29
Address:	10778h
Name:	VEBX2 MOCS 30
ShortName:	VEBX2_MOCS_30
Address:	1077Ch
Name:	VEBX2 MOCS 31
ShortName:	VEBX2_MOCS_31
Address:	10780h
Name:	VEBX2 MOCS 32



## VEBX2\_MOCS - VEBOX2 MOCS Register

ShortName:	VEBX2_MOCS_32
Address:	10784h
Name:	VEBX2 MOCS 33
ShortName:	VEBX2_MOCS_33
Address:	10788h
Name:	VEBX2 MOCS 34
ShortName:	VEBX2_MOCS_34
Address:	1078Ch
Name:	VEBX2 MOCS 35
ShortName:	VEBX2_MOCS_35
Address:	10790h
Name:	VEBX2 MOCS 36
ShortName:	VEBX2_MOCS_36
Address:	10794h
Name:	VEBX2 MOCS 37
ShortName:	VEBX2_MOCS_37
Address:	10798h
Name:	VEBX2 MOCS 38
ShortName:	VEBX2_MOCS_38
Address:	1079Ch
Name:	VEBX2 MOCS 39
ShortName:	VEBX2_MOCS_39
Address:	107A0h
Name:	VEBX2 MOCS 40
ShortName:	VEBX2_MOCS_40
Address:	107A4h
Name:	VEBX2 MOCS 41
ShortName:	VEBX2_MOCS_41
Address:	107A8h
Name:	VEBX2 MOCS 42
ShortName:	VEBX2_MOCS_42
Address:	107ACh
Name:	VEBX2 MOCS 43
ShortName:	VEBX2_MOCS_43



## VEBX2\_MOCS - VEBOX2 MOCS Register

Address:	107B0h
Name:	VEBX2 MOCS 44
ShortName:	VEBX2_MOCS_44
Address:	107B4h
Name:	VEBX2 MOCS 45
ShortName:	VEBX2_MOCS_45
Address:	107B8h
Name:	VEBX2 MOCS 46
ShortName:	VEBX2_MOCS_46
Address:	107BCh
Name:	VEBX2 MOCS 47
ShortName:	VEBX2_MOCS_47
Address:	107C0h
Name:	VEBX2 MOCS 48
ShortName:	VEBX2_MOCS_48
Address:	107C4h
Name:	VEBX2 MOCS 49
ShortName:	VEBX2_MOCS_49
Address:	107C8h
Name:	VEBX2 MOCS 50
ShortName:	VEBX2_MOCS_50
Address:	107CCh
Name:	VEBX2 MOCS 51
ShortName:	VEBX2_MOCS_51
Address:	107D0h
Name:	VEBX2 MOCS 52
ShortName:	VEBX2_MOCS_52
Address:	107D4h
Name:	VEBX2 MOCS 53
ShortName:	VEBX2_MOCS_53
Address:	107D8h
Name:	VEBX2 MOCS 54
ShortName:	VEBX2_MOCS_54
Address:	107DCh
Name:	VEBX2 MOCS 55



## VEBX2\_MOCS - VEBOX2 MOCS Register

ShortName:	VEBX2_MOCS_55						
Address:	107E0h						
Name:	VEBX2 MOCS 56						
ShortName:	VEBX2_MOCS_56						
Address:	107E4h						
Name:	VEBX2 MOCS 57						
ShortName:	VEBX2_MOCS_57						
Address:	107E8h						
Name:	VEBX2 MOCS 58						
ShortName:	VEBX2_MOCS_58						
Address:	107ECh						
Name:	VEBX2 MOCS 59						
ShortName:	VEBX2_MOCS_59						
Address:	107F0h						
Name:	VEBX2 MOCS 60						
ShortName:	VEBX2_MOCS_60						
Address:	107F4h						
Name:	VEBX2 MOCS 61						
ShortName:	VEBX2_MOCS_61						
Address:	107F8h						
Name:	VEBX2 MOCS 62						
ShortName:	VEBX2_MOCS_62						
Address:	107FCh						
Name:	VEBX2 MOCS 63						
ShortName:	VEBX2_MOCS_63						
VEBX2 MOCS register.							
DWord	Bit	Description					
0	31:19	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td> <td>0000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0000000000000b	Access:	RO	
	Default Value:	0000000000000b					
Access:	RO						
18:17	<b>Self Snoop Enable</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit</p>	Default Value:	00b	Project:		Access:	R/W
Default Value:	00b						
Project:							
Access:	R/W						



## VEBX2\_MOCS - VEBOX2 MOCS Register

		<p>logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>							
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Project:		Access:	R/W
Default Value:	00b								
Project:									
Access:	R/W								
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W		
Default Value:	0b								
Access:	R/W								
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111:Reserved</p>		Default Value:	000b	Access:	R/W		
Default Value:	000b								
Access:	R/W								
	10:8	<p><b>Skip Caching control</b></p>							



## VEBX2\_MOCS - VEBOX2 MOCS Register

		Default Value:	000b
		Access:	R/W
		<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	
	7	<b>Enable Reverse Skip Caching</b>	
		Default Value:	0b
		Access:	R/W
		<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	
	6	<b>Dont allocate on miss</b>	
		Default Value:	0b
		Access:	R/W
		<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	
	5:4	<b>LRU management</b>	
		Default Value:	11b
		Access:	R/W
		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	
	3:2	<b>Target Cache</b>	
		Default Value:	00b





## VEBX2\_MOCS - VEBOX2 MOCS Register

		Access:	R/W
		This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	<b>LLC/eDRAM cacheability control</b>		
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index	



## VEBOX3 MOCS Register

<b>VEBX3_MOCS - VEBOX3 MOCS Register</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Size (in bits):	32
Address:	10800h
Name:	VEBX3 MOCS 0
ShortName:	VEBX3_MOCS_0
Address:	10804h
Name:	VEBX3 MOCS 1
ShortName:	VEBX3_MOCS_1
Address:	10808h
Name:	VEBX3 MOCS 2
ShortName:	VEBX3_MOCS_2
Address:	1080Ch
Name:	VEBX3 MOCS 3
ShortName:	VEBX3_MOCS_3
Address:	10810h
Name:	VEBX3 MOCS 4
ShortName:	VEBX3_MOCS_4
Address:	10814h
Name:	VEBX3 MOCS 5
ShortName:	VEBX3_MOCS_5
Address:	10818h
Name:	VEBX3 MOCS 6
ShortName:	VEBX3_MOCS_6
Address:	1081Ch
Name:	VEBX3 MOCS 7
ShortName:	VEBX3_MOCS_7
Address:	10820h
Name:	VEBX3 MOCS 8
ShortName:	VEBX3_MOCS_8
Address:	10824h



## VEBX3\_MOCS - VEBOX3 MOCS Register

Name:	VEBX3 MOCS 9
ShortName:	VEBX3_MOCS_9
Address:	10828h
Name:	VEBX3 MOCS 10
ShortName:	VEBX3_MOCS_10
Address:	1082Ch
Name:	VEBX3 MOCS 11
ShortName:	VEBX3_MOCS_11
Address:	10830h
Name:	VEBX3 MOCS 12
ShortName:	VEBX3_MOCS_12
Address:	10834h
Name:	VEBX3 MOCS 13
ShortName:	VEBX3_MOCS_13
Address:	10838h
Name:	VEBX3 MOCS 14
ShortName:	VEBX3_MOCS_14
Address:	1083Ch
Name:	VEBX3 MOCS 15
ShortName:	VEBX3_MOCS_15
Address:	10840h
Name:	VEBX3 MOCS 16
ShortName:	VEBX3_MOCS_16
Address:	10844h
Name:	VEBX3 MOCS 17
ShortName:	VEBX3_MOCS_17
Address:	10848h
Name:	VEBX3 MOCS 18
ShortName:	VEBX3_MOCS_18
Address:	1084Ch
Name:	VEBX3 MOCS 19
ShortName:	VEBX3_MOCS_19
Address:	10850h
Name:	VEBX3 MOCS 20
ShortName:	VEBX3_MOCS_20



## VEBX3\_MOCS - VEBOX3 MOCS Register

Address:	10854h
Name:	VEBX3 MOCS 21
ShortName:	VEBX3_MOCS_21
Address:	10858h
Name:	VEBX3 MOCS 22
ShortName:	VEBX3_MOCS_22
Address:	1085Ch
Name:	VEBX3 MOCS 23
ShortName:	VEBX3_MOCS_23
Address:	10860h
Name:	VEBX3 MOCS 24
ShortName:	VEBX3_MOCS_24
Address:	10864h
Name:	VEBX3 MOCS 25
ShortName:	VEBX3_MOCS_25
Address:	10868h
Name:	VEBX3 MOCS 26
ShortName:	VEBX3_MOCS_26
Address:	1086Ch
Name:	VEBX3 MOCS 27
ShortName:	VEBX3_MOCS_27
Address:	10870h
Name:	VEBX3 MOCS 28
ShortName:	VEBX3_MOCS_28
Address:	10874h
Name:	VEBX3 MOCS 29
ShortName:	VEBX3_MOCS_29
Address:	10878h
Name:	VEBX3 MOCS 30
ShortName:	VEBX3_MOCS_30
Address:	1087Ch
Name:	VEBX3 MOCS 31
ShortName:	VEBX3_MOCS_31
Address:	10880h
Name:	VEBX3 MOCS 32



## VEBX3\_MOCS - VEBOX3 MOCS Register

ShortName:	VEBX3_MOCS_32
Address:	10884h
Name:	VEBX3 MOCS 33
ShortName:	VEBX3_MOCS_33
Address:	10888h
Name:	VEBX3 MOCS 34
ShortName:	VEBX3_MOCS_34
Address:	1088Ch
Name:	VEBX3 MOCS 35
ShortName:	VEBX3_MOCS_35
Address:	10890h
Name:	VEBX3 MOCS 36
ShortName:	VEBX3_MOCS_36
Address:	10894h
Name:	VEBX3 MOCS 37
ShortName:	VEBX3_MOCS_37
Address:	10898h
Name:	VEBX3 MOCS 38
ShortName:	VEBX3_MOCS_38
Address:	1089Ch
Name:	VEBX3 MOCS 39
ShortName:	VEBX3_MOCS_39
Address:	108A0h
Name:	VEBX3 MOCS 40
ShortName:	VEBX3_MOCS_40
Address:	108A4h
Name:	VEBX3 MOCS 41
ShortName:	VEBX3_MOCS_41
Address:	108A8h
Name:	VEBX3 MOCS 42
ShortName:	VEBX3_MOCS_42
Address:	108ACh
Name:	VEBX3 MOCS 43
ShortName:	VEBX3_MOCS_43



## VEBX3\_MOCS - VEBOX3 MOCS Register

Address:	108B0h
Name:	VEBX3 MOCS 44
ShortName:	VEBX3_MOCS_44
Address:	108B4h
Name:	VEBX3 MOCS 45
ShortName:	VEBX3_MOCS_45
Address:	108B8h
Name:	VEBX3 MOCS 46
ShortName:	VEBX3_MOCS_46
Address:	108BCh
Name:	VEBX3 MOCS 47
ShortName:	VEBX3_MOCS_47
Address:	108C0h
Name:	VEBX3 MOCS 48
ShortName:	VEBX3_MOCS_48
Address:	108C4h
Name:	VEBX3 MOCS 49
ShortName:	VEBX3_MOCS_49
Address:	108C8h
Name:	VEBX3 MOCS 50
ShortName:	VEBX3_MOCS_50
Address:	108CCh
Name:	VEBX3 MOCS 51
ShortName:	VEBX3_MOCS_51
Address:	108D0h
Name:	VEBX3 MOCS 52
ShortName:	VEBX3_MOCS_52
Address:	108D4h
Name:	VEBX3 MOCS 53
ShortName:	VEBX3_MOCS_53
Address:	108D8h
Name:	VEBX3 MOCS 54
ShortName:	VEBX3_MOCS_54
Address:	108DCh
Name:	VEBX3 MOCS 55



## VEBX3\_MOCS - VEBOX3 MOCS Register

ShortName:	VEBX3_MOCS_55		
Address:	108E0h		
Name:	VEBX3 MOCS 56		
ShortName:	VEBX3_MOCS_56		
Address:	108E4h		
Name:	VEBX3 MOCS 57		
ShortName:	VEBX3_MOCS_57		
Address:	108E8h		
Name:	VEBX3 MOCS 58		
ShortName:	VEBX3_MOCS_58		
Address:	108ECh		
Name:	VEBX3 MOCS 59		
ShortName:	VEBX3_MOCS_59		
Address:	108F0h		
Name:	VEBX3 MOCS 60		
ShortName:	VEBX3_MOCS_60		
Address:	108F4h		
Name:	VEBX3 MOCS 61		
ShortName:	VEBX3_MOCS_61		
Address:	108F8h		
Name:	VEBX3 MOCS 62		
ShortName:	VEBX3_MOCS_62		
Address:	108FCh		
Name:	VEBX3 MOCS 63		
ShortName:	VEBX3_MOCS_63		
VEBX3 MOCS register.			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
Access:		R/W	
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit			



## VEBX3\_MOCS - VEBOX3 MOCS Register

		<p>logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>							
	16:15	<p><b>Class of Service</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		Default Value:	00b	Project:		Access:	R/W
Default Value:	00b								
Project:									
Access:	R/W								
	14	<p><b>Snoop Control Field</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		Default Value:	0b	Access:	R/W		
Default Value:	0b								
Access:	R/W								
	13:11	<p><b>Page Faulting Mode</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111:Reserved</p>		Default Value:	000b	Access:	R/W		
Default Value:	000b								
Access:	R/W								
	10:8	<p><b>Skip Caching control</b></p>							





## VEBX3\_MOCS - VEBOX3 MOCS Register

		Default Value:	000b
		Access:	R/W
		<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	
7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
		<p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
		<p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	
3:2	<b>Target Cache</b>	Default Value:	00b



## VEBX3\_MOCS - VEBOX3 MOCS Register

		Access:	R/W
		<p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	



## Vebox MOCS LECC 00 TC 00 Register

VEBOX_MOCS_LECC_00_TC_00 - Vebox MOCS LECC 00 TC 00 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CB00h		
Name:	Vebox MOCS 0		
ShortName:	VEBOX_MOCS_0		
Address:	0CB40h		
Name:	Vebox MOCS 16		
ShortName:	VEBOX_MOCS_16		
Address:	0CB80h		
Name:	Vebox MOCS 32		
ShortName:	VEBOX_MOCS_32		
Address:	0CBC0h		
Name:	Vebox MOCS 48		
ShortName:	VEBOX_MOCS_48		
VEBOX MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	00000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic	
		01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface	
		11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	



## VEBOX\_MOCS\_LECC\_00\_TC\_00 - Vebox MOCS LECC 00 TC 00 Register

		Default Value:	00b
		Project:	
		Access:	R/W
		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
	14	<b>Snoop Control Field</b>	
		Default Value:	0b
		Access:	R/W
		<b>Description</b>	
		<b>Project</b>	
		Not used in CNL/ICL.	
		<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
	13:11	<b>Page Faulting Mode</b>	
		Default Value:	000b
		Access:	R/W
		<p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	
	10:8	<b>Skip Caching control</b>	
		Default Value:	000b
		Access:	R/W
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.	



## VEBOX\_MOCS\_LECC\_00\_TC\_00 - Vebox MOCS LECC 00 TC 00 Register

	<p>If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				
3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				



## VEBOX\_MOCS\_LECC\_00\_TC\_00 - Vebox MOCS LECC 00 TC 00 Register

		00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index	



## VEBOX MOCS LECC 00 TC 01 Register

VEBOX_MOCS_LECC_00_TC_01 - VEBOX MOCS LECC 00 TC 01 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CB04h		
Name:	VEBOX MOCS 1		
ShortName:	VEBOX_MOCS_1		
Address:	0CB44h		
Name:	VEBOX MOCS 17		
ShortName:	VEBOX_MOCS_17		
Address:	0CB84h		
Name:	VEBOX MOCS 33		
ShortName:	VEBOX_MOCS_33		
Address:	0CBC4h		
Name:	VEBOX MOCS 49		
ShortName:	VEBOX_MOCS_49		
VEBOX MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	00000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic	
		01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface	
		11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	



## VEBOX\_MOCS\_LECC\_00\_TC\_01 - VEBOX MOCS LECC 00 TC 01 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.            00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)            01: Class 1            10: Class 2            11: Class 3</p>	Default Value:	00b	Project:		Access:	R/W				
Default Value:	00b										
Project:											
Access:	R/W										
14	<p><b>Snoop Control Field</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Not used in CNL/ICL.</td> <td></td> </tr> <tr> <td> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p> </td> <td></td> </tr> </tbody> </table>	Default Value:	0b	Access:	R/W	Description	Project	Not used in CNL/ICL.		<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>	
Default Value:	0b										
Access:	R/W										
Description	Project										
Not used in CNL/ICL.											
<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>											
13:11	<p><b>Page Faulting Mode</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										





## VEBOX\_MOCS\_LECC\_00\_TC\_01 - VEBOX MOCS LECC 00 TC 01

### Register

		<p>If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>				
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b					
Access:	R/W					
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					
3:2	<b>Target Cache</b>	<table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p>	Default Value:	01b	Access:	R/W
Default Value:	01b					
Access:	R/W					



## VEBOX\_MOCS\_LECC\_00\_TC\_01 - VEBOX MOCS LECC 00 TC 01 Register

		00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index	



## VEBOX MOCS LECC 00 TC 10 Register

VEBOX_MOCS_LECC_00_TC_10 - VEBOX MOCS LECC 00 TC 10 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CB08h		
Name:	VEBOX MOCS 2		
ShortName:	VEBOX_MOCS_2		
Address:	0CB48h		
Name:	VEBOX MOCS 18		
ShortName:	VEBOX_MOCS_18		
Address:	0CB88h		
Name:	VEBOX MOCS 34		
ShortName:	VEBOX_MOCS_34		
Address:	0CBC8h		
Name:	VEBOX MOCS 50		
ShortName:	VEBOX_MOCS_50		
VEBOX MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	00000000000000b
		Access:	RO
18:17		<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic	
		01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface	
		11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
16:15		<b>Class of Service</b>	



## VEBOX\_MOCS\_LECC\_00\_TC\_10 - VEBOX MOCS LECC 00 TC 10 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.            00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)            01: Class 1            10: Class 2            11: Class 3</p>	Default Value:	00b	Project:		Access:	R/W				
Default Value:	00b										
Project:											
Access:	R/W										
14	<p><b>Snoop Control Field</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Not used in CNL/ICL.</td> <td></td> </tr> <tr> <td> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p> </td> <td></td> </tr> </tbody> </table>	Default Value:	0b	Access:	R/W	Description	Project	Not used in CNL/ICL.		<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>	
Default Value:	0b										
Access:	R/W										
Description	Project										
Not used in CNL/ICL.											
<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>											
13:11	<p><b>Page Faulting Mode</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										



## VEBOX\_MOCS\_LECC\_00\_TC\_10 - VEBOX MOCS LECC 00 TC 10

### Register

		<p>If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>					
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_00\_TC\_10 - VEBOX MOCS LECC 00 TC 10 Register

		00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	00b
		Access:	R/W
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index	



## VEBOX MOCS LECC 01 TC 00 Register

<b>VEBOX_MOCS_LECC_01_TC_00 - VEBOX MOCS LECC 01 TC 00 Register</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CB0Ch		
Name:	VEBOX MOCS 3		
ShortName:	VEBOX_MOCS_3		
Address:	0CB4Ch		
Name:	VEBOX MOCS 19		
ShortName:	VEBOX_MOCS_19		
Address:	0CB8Ch		
Name:	VEBOX MOCS 35		
ShortName:	VEBOX_MOCS_35		
Address:	0CBCCh		
Name:	VEBOX MOCS 51		
ShortName:	VEBOX_MOCS_51		
VEBOX MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	00000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic	
		01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface	
		11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	



## VEBOX\_MOCS\_LECC\_01\_TC\_00 - VEBOX MOCS LECC 01 TC 00 Register

	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.            00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)            01: Class 1            10: Class 2            11: Class 3</p>	Default Value:	00b	Project:		Access:	R/W				
Default Value:	00b										
Project:											
Access:	R/W										
14	<p><b>Snoop Control Field</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <table border="1"> <thead> <tr> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Not used in CNL/ICL.</td> <td></td> </tr> <tr> <td> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p> </td> <td></td> </tr> </tbody> </table>	Default Value:	0b	Access:	R/W	Description	Project	Not used in CNL/ICL.		<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>	
Default Value:	0b										
Access:	R/W										
Description	Project										
Not used in CNL/ICL.											
<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA                In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)                LKF:                1: Non-Snooping Write/Read using NS Tunnel.                0: Coherent Access using legacy flows.                Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped                Note: S/W should NOT set this field in client platforms</p>											
13:11	<p><b>Page Faulting Mode</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p>	Default Value:	000b	Access:	R/W						
Default Value:	000b										
Access:	R/W										





## VEBOX\_MOCS\_LECC\_01\_TC\_00 - VEBOX MOCS LECC 01 TC 00

### Register

		<p>If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>					
	7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	6	<p><b>Dont allocate on miss</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>		Default Value:	0b	Access:	R/W
Default Value:	0b						
Access:	R/W						
	5:4	<p><b>LRU management</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"            10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_01\_TC\_00 - VEBOX MOCS LECC 01 TC 00 Register

		00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
	1:0	<b>LLC/eDRAM cacheability control</b>	
		Default Value:	01b
		Access:	R/W
		Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB) Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index	



## VEBOX MOCS LECC 10 TC 00 Register

VEBOX_MOCS_LECC_10_TC_00 - VEBOX MOCS LECC 10 TC 00 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB10h	
Name:	VEBOX MOCS 4	
ShortName:	VEBOX_MOCS_4	
Address:	0CB28h	
Name:	VEBOX MOCS 10	
ShortName:	VEBOX_MOCS_10	
Address:	0CB50h	
Name:	VEBOX MOCS 20	
ShortName:	VEBOX_MOCS_20	
Address:	0CB68h	
Name:	VEBOX MOCS 26	
ShortName:	VEBOX_MOCS_26	
Address:	0CB90h	
Name:	VEBOX MOCS 36	
ShortName:	VEBOX_MOCS_36	
Address:	0CBA8h	
Name:	VEBOX MOCS 42	
ShortName:	VEBOX_MOCS_42	
Address:	0CBD0h	
Name:	VEBOX MOCS 52	
ShortName:	VEBOX_MOCS_52	
Address:	0CBE8h	
Name:	VEBOX MOCS 58	
ShortName:	VEBOX_MOCS_58	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_10\_TC\_00 - VEBOX MOCS LECC 10 TC 00 Register

	Default Value:	0000000000000b
	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<b>Description</b>	<b>Project</b>
	Not used in CNL/ICL.	
	<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>	



## VEBOX\_MOCS\_LECC\_10\_TC\_00 - VEBOX MOCS LECC 10 TC 00 Register

		Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms					
13:11	<b>Page Faulting Mode</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_10\_TC\_00 - VEBOX MOCS LECC 10 TC 00 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## VEBOX MOCS LECC 10 TC 01 Register

VEBOX_MOCS_LECC_10_TC_01 - VEBOX MOCS LECC 10 TC 01 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB14h	
Name:	VEBOX MOCS 5	
ShortName:	VEBOX_MOCS_5	
Address:	0CB2Ch	
Name:	VEBOX MOCS 11	
ShortName:	VEBOX_MOCS_11	
Address:	0CB54h	
Name:	VEBOX MOCS 21	
ShortName:	VEBOX_MOCS_21	
Address:	0CB6Ch	
Name:	VEBOX MOCS 27	
ShortName:	VEBOX_MOCS_27	
Address:	0CB94h	
Name:	VEBOX MOCS 37	
ShortName:	VEBOX_MOCS_37	
Address:	0CBACH	
Name:	VEBOX MOCS 43	
ShortName:	VEBOX_MOCS_43	
Address:	0CBD4h	
Name:	VEBOX MOCS 53	
ShortName:	VEBOX_MOCS_53	
Address:	0CBECh	
Name:	VEBOX MOCS 59	
ShortName:	VEBOX_MOCS_59	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_10\_TC\_01 - VEBOX MOCS LECC 10 TC 01 Register

	Default Value:	0000000000000b	
	Access:	RO	
18:17	<b>Self Snoop Enable</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>		
	Default Value:	0b	
	Access:	R/W	
	<b>Description</b>		<b>Project</b>
	Not used in CNL/ICL.		
	<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>		





## VEBOX\_MOCS\_LECC\_10\_TC\_01 - VEBOX MOCS LECC 10 TC 01 Register

		Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms					
13:11	<b>Page Faulting Mode</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_10\_TC\_01 - VEBOX MOCS LECC 10 TC 01 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>				
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b					
Access:	R/W					
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					



## VEBOX MOCS LECC 10 TC 10 Register

VEBOX_MOCS_LECC_10_TC_10 - VEBOX MOCS LECC 10 TC 10 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB18h	
Name:	VEBOX MOCS 6	
ShortName:	VEBOX_MOCS_6	
Address:	0CB30h	
Name:	VEBOX MOCS 12	
ShortName:	VEBOX_MOCS_12	
Address:	0CB58h	
Name:	VEBOX MOCS 22	
ShortName:	VEBOX_MOCS_22	
Address:	0CB70h	
Name:	VEBOX MOCS 28	
ShortName:	VEBOX_MOCS_28	
Address:	0CB98h	
Name:	VEBOX MOCS 38	
ShortName:	VEBOX_MOCS_38	
Address:	0CBB0h	
Name:	VEBOX MOCS 44	
ShortName:	VEBOX_MOCS_44	
Address:	0CBD8h	
Name:	VEBOX MOCS 54	
ShortName:	VEBOX_MOCS_54	
Address:	0CBF0h	
Name:	VEBOX MOCS 60	
ShortName:	VEBOX_MOCS_60	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_10\_TC\_10 - VEBOX MOCS LECC 10 TC 10 Register

	Default Value:	0000000000000b	
	Access:	RO	
18:17	<b>Self Snoop Enable</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>		
	Default Value:	0b	
	Access:	R/W	
	<b>Description</b>		<b>Project</b>
	Not used in CNL/ICL.		
	<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>		



## VEBOX\_MOCS\_LECC\_10\_TC\_10 - VEBOX MOCS LECC 10 TC 10 Register

		Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms					
13:11	<b>Page Faulting Mode</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_10\_TC\_10 - VEBOX MOCS LECC 10 TC 10 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						



## VEBOX MOCS LECC 11 TC 00 Register

VEBOX_MOCS_LECC_11_TC_00 - VEBOX MOCS LECC 11 TC 00 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB1Ch	
Name:	VEBOX MOCS 7	
ShortName:	VEBOX_MOCS_7	
Address:	0CB34h	
Name:	VEBOX MOCS 13	
ShortName:	VEBOX_MOCS_13	
Address:	0CB5Ch	
Name:	VEBOX MOCS 23	
ShortName:	VEBOX_MOCS_23	
Address:	0CB74h	
Name:	VEBOX MOCS 29	
ShortName:	VEBOX_MOCS_29	
Address:	0CB9Ch	
Name:	VEBOX MOCS 39	
ShortName:	VEBOX_MOCS_39	
Address:	0CBB4h	
Name:	VEBOX MOCS 45	
ShortName:	VEBOX_MOCS_45	
Address:	0CBDCh	
Name:	VEBOX MOCS 55	
ShortName:	VEBOX_MOCS_55	
Address:	0CBF4h	
Name:	VEBOX MOCS 61	
ShortName:	VEBOX_MOCS_61	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_11\_TC\_00 - VEBOX MOCS LECC 11 TC 00 Register

	Default Value:	0000000000000b						
	Access:	RO						
18:17	<b>Self Snoop Enable</b>							
	Default Value:	00b						
	Project:							
	Access:	R/W						
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>							
16:15	<b>Class of Service</b>							
	Default Value:	00b						
	Project:							
	Access:	R/W						
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>							
14	<b>Snoop Control Field</b>							
	Default Value:	0b						
	Access:	R/W						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td>Not used in CNL/ICL.</td> <td></td> </tr> <tr> <td> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p> </td> <td></td> </tr> </tbody> </table>		Description	Project	Not used in CNL/ICL.		<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>	
Description	Project							
Not used in CNL/ICL.								
<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>								





## VEBOX\_MOCS\_LECC\_11\_TC\_00 - VEBOX MOCS LECC 11 TC 00 Register

		Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped Note: S/W should NOT set this field in client platforms					
13:11	<b>Page Faulting Mode</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
10:8	<b>Skip Caching control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is do not care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b						
Access:	R/W						
7	<b>Enable Reverse Skip Caching</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
6	<b>Dont allocate on miss</b>	<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b						
Access:	R/W						
5:4	<b>LRU management</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b						
Access:	R/W						



## VEBOX\_MOCS\_LECC\_11\_TC\_00 - VEBOX MOCS LECC 11 TC 00 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>		Default Value:	00b	Access:	R/W
Default Value:	00b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						



## VEBOX MOCS LECC 11 TC 01 Register

VEBOX_MOCS_LECC_11_TC_01 - VEBOX MOCS LECC 11 TC 01 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB20h	
Name:	VEBOX MOCS 8	
ShortName:	VEBOX_MOCS_8	
Address:	0CB38h	
Name:	VEBOX MOCS 14	
ShortName:	VEBOX_MOCS_14	
Address:	0CB60h	
Name:	VEBOX MOCS 24	
ShortName:	VEBOX_MOCS_24	
Address:	0CB78h	
Name:	VEBOX MOCS 30	
ShortName:	VEBOX_MOCS_30	
Address:	0CBA0h	
Name:	VEBOX MOCS 40	
ShortName:	VEBOX_MOCS_40	
Address:	0CB88h	
Name:	VEBOX MOCS 46	
ShortName:	VEBOX_MOCS_46	
Address:	0CBE0h	
Name:	VEBOX MOCS 56	
ShortName:	VEBOX_MOCS_56	
Address:	0CBF8h	
Name:	VEBOX MOCS 62	
ShortName:	VEBOX_MOCS_62	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_11\_TC\_01 - VEBOX MOCS LECC 11 TC 01 Register

	Default Value:	0000000000000b	
	Access:	RO	
18:17	<b>Self Snoop Enable</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>		
	Default Value:	0b	
	Access:	R/W	
	<b>Description</b>		<b>Project</b>
	Not used in CNL/ICL.		
	<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>		



## VEBOX\_MOCS\_LECC\_11\_TC\_01 - VEBOX MOCS LECC 11 TC 01 Register

	<p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>					
13:11	<p><b>Page Faulting Mode</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b					
Access:	R/W					
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b					
Access:	R/W					
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b					
Access:	R/W					



## VEBOX\_MOCS\_LECC\_11\_TC\_01 - VEBOX MOCS LECC 11 TC 01 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>				
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b					
Access:	R/W					
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					



## VEBOX MOCS LECC 11 TC 10 Register

VEBOX_MOCS_LECC_11_TC_10 - VEBOX MOCS LECC 11 TC 10 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CB24h	
Name:	VEBOX MOCS 9	
ShortName:	VEBOX_MOCS_9	
Address:	0CB3Ch	
Name:	VEBOX MOCS 15	
ShortName:	VEBOX_MOCS_15	
Address:	0CB64h	
Name:	VEBOX MOCS 25	
ShortName:	VEBOX_MOCS_25	
Address:	0CB7Ch	
Name:	VEBOX MOCS 31	
ShortName:	VEBOX_MOCS_31	
Address:	0CBA4h	
Name:	VEBOX MOCS 41	
ShortName:	VEBOX_MOCS_41	
Address:	0CBBCh	
Name:	VEBOX MOCS 47	
ShortName:	VEBOX_MOCS_47	
Address:	0CBE4h	
Name:	VEBOX MOCS 57	
ShortName:	VEBOX_MOCS_57	
Address:	0CBFCh	
Name:	VEBOX MOCS 63	
ShortName:	VEBOX_MOCS_63	
VEBOX MOCS register		
DWord	Bit	Description
0	31:19	Reserved



## VEBOX\_MOCS\_LECC\_11\_TC\_10 - VEBOX MOCS LECC 11 TC 10 Register

	Default Value:	0000000000000b	
	Access:	RO	
18:17	<b>Self Snoop Enable</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>		
16:15	<b>Class of Service</b>		
	Default Value:	00b	
	Project:		
	Access:	R/W	
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>		
14	<b>Snoop Control Field</b>		
	Default Value:	0b	
	Access:	R/W	
	<b>Description</b>		<b>Project</b>
	Not used in CNL/ICL.		
	<p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>LKF:</p> <p>1: Non-Snooping Write/Read using NS Tunnel.</p> <p>0: Coherent Access using legacy flows.</p>		





## VEBOX\_MOCS\_LECC\_11\_TC\_10 - VEBOX MOCS LECC 11 TC 10 Register

	<p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>					
13:11	<p><b>Page Faulting Mode</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b					
Access:	R/W					
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W	
Default Value:	000b					
Access:	R/W					
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W	
Default Value:	0b					
Access:	R/W					
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	11b	Access:	R/W	
Default Value:	11b					
Access:	R/W					



## VEBOX\_MOCS\_LECC\_11\_TC\_10 - VEBOX MOCS LECC 11 TC 10 Register

		<p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.</p> <p>When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)</p> <p>When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows</p> <p>11: Assign the age of "3"</p> <p>10: do not change the age on a hit.</p> <p>01: Assign the age of "0"</p> <p>00: Take the age value from Uncore CRs</p>					
	3:2	<p><b>Target Cache</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching</p> <p>00: Value from Private PAT registers(40E0/40E4/40E8/40EC)</p> <p>01: LLC Only</p> <p>10: LLC/eLLC Allowed</p> <p>11: LLC/eLLC Allowed</p>		Default Value:	10b	Access:	R/W
Default Value:	10b						
Access:	R/W						
	1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Default Value:</td> <td style="width: 30%;">11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		Default Value:	11b	Access:	R/W
Default Value:	11b						
Access:	R/W						



## Vebox Power Context Save request

VECGCTL3F00 - Vebox Power Context Save request				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	1CBF00h-1CBF03h			
Name:	VEbox registers			
ShortName:	VECGCTL3F00_VEBOX0			
Address:	1DBF00h-1DBF03h			
Name:	VEbox registers			
ShortName:	VECGCTL3F00_VEBOX1			
Address:	1EBF00h-1EBF03h			
Name:	VEbox registers			
ShortName:	VECGCTL3F00_VEBOX2			
Address:	1FBF00h-1FBF03h			
Name:	VEbox registers			
ShortName:	VECGCTL3F00_VEBOX3			
DWord	Bit	Description		
0	31:16	<b>Message Mask</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Message Mask bots for lower 16 bits	Access:	RO
	Access:	RO		
	15:10	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Access:	RO
	Access:	RO		
9	<b>Power context save request</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W Set</td> </tr> </table> Power Context Save Request 1'b0 : Power context save is not being requested 1'b1 : Power context save is being requested CPUUnit self-clears this bit upon sampling.	Access:	R/W Set	
Access:	R/W Set			
8:0	<b>Power Context Save request credit count</b> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> QWord Credits for Power Context Save Request	Access:	R/W	
Access:	R/W			



## VECGCTL3F00 - Vebox Power Context Save request

Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)

Maximum Credits = 511 : Unit may send 511 QWord pairs

A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Note that the LRI header and END commands are 64-bits each (32-bit command followed by 32-bit NOOP) and will consume one QWord credit.

Only valid with PWRCTX\_SAVE\_REQ (Bit9).



## Vebox unit Level Clock Gating Control 3F04

VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1CBF04h-1CBF07h	
Name:	VEbox registers	
ShortName:	VECGCTL3F04_VEBOX0	
Address:	1DBF04h-1DBF07h	
Name:	VEbox registers	
ShortName:	VECGCTL3F04_VEBOX1	
Address:	1EBF04h-1EBF07h	
Name:	VEbox registers	
ShortName:	VECGCTL3F04_VEBOX2	
Address:	1FBF04h-1FBF07h	
Name:	VEbox registers	
ShortName:	VECGCTL3F04_VEBOX3	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:24	<b>Reserved</b>
		Access: <input type="text"/> R/W
		Reserved
23		<b>ramdftunit Clock Gating Disable</b>
		Access: <input type="text"/> R/W ramdftunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
22		<b>cg3ddis_spare2 Clock Gating Disable</b>
		Access: <input type="text"/> R/W cg3ddis_spare2 Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

21	<b>dec ip Clock Gating Disable</b>	Project:	
		Access:	R/W
	DECIP Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
20	<b>MCRunit Clock Gating Disable</b>	Default Value:	1b
		Access:	R/W
	MCRunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
19	<b>VFWunit Clock Gating Disable</b>	Access:	R/W
	VFWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
18	<b>VEOunit Clock Gating Disable</b>	Access:	R/W
	VEOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
17	<b>ECSunit Clock Gating Disable</b>	Access:	R/W
	ECSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
16	<b>VDNunit Clock Gating Disable</b>	Access:	R/W
	VDNunit Clock Gating Disable Control:		



## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
15	<b>VDMunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VDMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
14	<b>VDIunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
13	<b>VCWunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VCWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
12	<b>VCUSunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>VCUSunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
11	<b>SFXunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFXunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
10	<b>SFOunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> <p>SFOunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W			



## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
9	<b>SFMunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
8	<b>SFUnit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFUnit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
7	<b>SFEunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
6	<b>SFDunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFDunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
5	<b>SFAunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>SFAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)</p>	Access:	R/W
Access:	R/W			
4	<b>NOAunit Clock Gating Disable</b>	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>NOAunit Clock Gating Disable Control:</p>	Access:	R/W
Access:	R/W			





## VECGCTL3F04 - Vebox unit Level Clock Gating Control 3F04

		'0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)		
3	<b>IECPunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> IECPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
2	<b>GCPunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> GCPunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
1	<b>GAVARBunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> GAVARBunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			
0	<b>GAVunit Clock Gating Disable</b>	<table border="1"><tr><td>Access:</td><td>R/W</td></tr></table> GAVunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)	Access:	R/W
Access:	R/W			



## Vebox unit Level Clock Gating Control 3F08

VECGCTL3F08 - Vebox unit Level Clock Gating Control 3F08		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	1CBF08h-1CBF0Bh	
Name:	VEbox registers	
ShortName:	VECGCTL3F08_VEBOX0	
Address:	1DBF08h-1DBF0Bh	
Name:	VEbox registers	
ShortName:	VECGCTL3F08_VEBOX1	
Address:	1EBF08h-1EBF0Bh	
Name:	VEbox registers	
ShortName:	VECGCTL3F08_VEBOX2	
Address:	1FBF08h-1FBF0Bh	
Name:	VEbox registers	
ShortName:	VECGCTL3F08_VEBOX3	
Unit Level Clock Gating Disable bits		
DWord	Bit	Description
0	31:8	<b>Reserved</b>
		Access: <input type="text"/> R/W
		Reserved
7	7	<b>VEOunit Clock Gating Disable</b>
		Access: <input type="text"/> R/W VEOunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
6	6	<b>VDIunit Clock Gating Disable</b>
		Access: <input type="text"/> R/W VDIunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



## VECGCTL3F08 - Vebox unit Level Clock Gating Control 3F08

5	<b>VCWunit Clock Gating Disable</b>
	Access: R/W
	VCWunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
4	<b>SFMunit Clock Gating Disable</b>
	Access: R/W
	SFMunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
3	<b>SFEunit Clock Gating Disable</b>
	Access: R/W
	SFEunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
2	<b>SFDunits Clock Gating Disable</b>
	Access: R/W
	SFDunits Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
1	<b>SFAunit Clock Gating Disable</b>
	Access: R/W
	SFAunit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)
0	<b>IECPuit Clock Gating Disable</b>
	Access: R/W
	IECPuit Clock Gating Disable Control: '0' : Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1' : Clock Gating Disabled. (i.e., clocks are toggling, always)



<b>VEGCTL3F08 - Vebox unit Level Clock Gating Control 3F08</b>		



## Vebox unit Level Clock Gating override during rstflow

VEMISCCP3F10 - Vebox unit Level Clock Gating override during rstflow				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	03F10h			
Unit Level Clock Gating Disable bits				
DWord	Bit	Description		
0	31:1	<b>Reserved</b>		
		<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> Reserved	Access:	R/W
Access:	R/W			
0	0	<b>miscpc Clock Gating Disable during rstflow</b>		
		<table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> </table>	Default Value:	1b
		Default Value:	1b	
<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>miscpc Clock Gating Disable Control:            '0' : Clock Gating Enabled during reset flows (i.e., clocks can be gated when they are not required to toggle for functionality, NOT Recommended)            '1' : Clock Gating Disabled during reset flows. (i.e., clocks are toggling, always)            Register bit defaults to value 1'b1, which is a requirement for gen11+ due to Synchronous reset flops            Randomizing this bit will result in X flush not completing during the simulation</p>	Access:	R/W		
Access:	R/W			



## VEBX Fault Counter

<b>VEBX_FAULT_CNTR - VEBX Fault Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0490Ch	
Valid Projects:		
DWord	Bit	Description
0	31:0	<b>VEBX Flt Counter</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.



## VEBX Fixed Counter

<b>VEBX_FIXED_CNTR - VEBX Fixed Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	04910h	
Valid Projects:		
DWord	Bit	Description
0	31:0	<b>VEBX Fixed Count</b>
		Default Value: 00000000h
		Access: RO
		This counter only applies to advance context when fault and stream mode is selected.



## Vendor Identification

VID2_0_2_0_PCI - Vendor Identification						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	16					
Address:	00000h					
This register combined with the Device Identification register uniquely identifies any PCI device.						
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>					
N	Unspecified					
DWord	Bit	Description				
0	15:0	<b>Vendor Identification Number</b> <table border="1"> <tr> <td>Default Value:</td> <td>1000000010000110b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> PCI standard identification for Intel.	Default Value:	1000000010000110b	Access:	RO
Default Value:	1000000010000110b					
Access:	RO					





## VEO Current Pipe 0 XY Register

VEO_CURRENT0_XY - VEO Current Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA054h	
ShortName:	VEO_CURRENT0_XY_VECS0	
Valid Projects:		
Address:	1DA054h	
ShortName:	VEO_CURRENT0_XY_VECS1	
Valid Projects:		
Address:	1EA054h	
ShortName:	VEO_CURRENT0_XY_VECS2	
Valid Projects:		
Address:	1FA054h	
ShortName:	VEO_CURRENT0_XY_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>Current Input Pipe 0 X</b> Default Value: <input type="text" value="0h"/>
	15	<b>Reserved</b>
	14:0	<b>Current Input Pipe 0 Y</b> Default Value: <input type="text" value="0h"/>



## VEO DN Pipe 0 XY Register

VEO_DN0_XY - VEO DN Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA04Ch	
ShortName:	VEO_DN0_XY_VECS0	
Valid Projects:		
Address:	1DA04Ch	
ShortName:	VEO_DN0_XY_VECS1	
Valid Projects:		
Address:	1EA04Ch	
ShortName:	VEO_DN0_XY_VECS2	
Valid Projects:		
Address:	1FA04Ch	
ShortName:	VEO_DN0_XY_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>DN Pipe 0 X</b>
		Default Value: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0h</td></tr></table> dn_input_x[13:0]
	0h	
15	<b>Reserved</b>	
14:0	<b>DN Pipe 0 Y</b>	
	Default Value: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0h</td></tr></table> dn_input_y[14:0]	0h
0h		



## VEO DN Pipe 1 XY Register

VEO_DN1_XY - VEO DN Pipe 1 XY Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA050h	
ShortName:	VEO_DN1_XY_VECS0	
Valid Projects:		
Address:	1DA050h	
ShortName:	VEO_DN1_XY_VECS1	
Valid Projects:		
Address:	1EA050h	
ShortName:	VEO_DN1_XY_VECS2	
Valid Projects:		
Address:	1FA050h	
ShortName:	VEO_DN1_XY_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>DN Pipe 1 X</b> Default Value: 0h
	15	<b>Reserved</b>
	14:0	<b>DN Pipe 1 Y</b> Default Value: 0h



## VEO DV Count Register

<b>VEO_DV_COUNT - VEO DV Count Register</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA044h			
ShortName:	VEO_DV_COUNT_VECS0			
Valid Projects:				
Address:	1DA044h			
ShortName:	VEO_DV_COUNT_VECS1			
Valid Projects:				
Address:	1EA044h			
ShortName:	VEO_DV_COUNT_VECS2			
Valid Projects:				
Address:	1FA044h			
ShortName:	VEO_DV_COUNT_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:24	<b>Pipe1 Motion History DV/Hold Maxcount</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	23:16	<b>Pipe1 Pixel History DV/Hold Maxcount</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
15:8	<b>Pipe0 Motion History DV/Hold Maxcount</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			
7:0	<b>Pipe0 Pixel History DV/Hold Maxcount</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			



## VEO DV Hold Register

<b>VEO_DVHOLD - VEO DV Hold Register</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA05Ch			
ShortName:	VEO_DVHOLD_VECS0			
Valid Projects:				
Address:	1DA05Ch			
ShortName:	VEO_DVHOLD_VECS1			
Valid Projects:				
Address:	1EA05Ch			
ShortName:	VEO_DVHOLD_VECS2			
Valid Projects:				
Address:	1FA05Ch			
ShortName:	VEO_DVHOLD_VECS3			
Valid Projects:				
Datavalid/Hold signals for VEO interface				
DWord	Bit	Description		
0	31	<b>vdn_p0_veo_pixel_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	30	<b>veo_vdn_p0_pixel_hold</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	29	<b>vdn_p0_veo_mh_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	28	<b>veo_vdn_p0_mh_hold</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
Default Value:	0h			
27	<b>vdn_p0_veo_bne_luma_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			
26	<b>veo_vdn_p0_bne_luma_hold</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			
25	<b>vdn_p0_veo_bne_chroma_dv</b>			



## VEO\_DVHOLD - VEO DV Hold Register

		Default Value:	0h
24	<b>veo_vdn_p0_bne_chroma_hold</b>	Default Value:	0h
23	<b>vdi_p0_veo_pixel_dv</b>	Default Value:	0h
22	<b>veo_vdi_p0_pixel_hold</b>	Default Value:	0h
21	<b>vdi_p0_veo_stmm_dv</b>	Default Value:	0h
20	<b>veo_vdi_p0_stmm_hold</b>	Default Value:	0h
19	<b>vdi_p0_veo_fmd_dv</b>	Default Value:	0h
18	<b>veo_vdi_p0_fmd_hold</b>	Default Value:	0h
17	<b>iecp_p0_veo_dv</b>	Default Value:	0h
16	<b>veo_iecp_p0_hold</b>	Default Value:	0h
15	<b>vdn_p1_veo_pixel_dv</b>	Default Value:	0h
14	<b>veo_vdn_p1_pixel_hold</b>	Default Value:	0h
13	<b>vdn_p1_veo_mh_dv</b>	Default Value:	0h
12	<b>veo_vdn_p1_mh_hold</b>	Default Value:	0h
11	<b>vdn_p1_veo_bne_luma_dv</b>	Default Value:	0h
10	<b>veo_vdn_p1_bne_luma_hold</b>	Default Value:	0h
9	<b>vdn_p1_veo_bne_chroma_dv</b>	Default Value:	0h
8	<b>veo_vdn_p1_bne_chroma_hold</b>	Default Value:	0h



## VEO\_DVHOLD - VEO DV Hold Register

	7	<b>vdi_p1_veo_pixel_dv</b>	Default Value:	0h
	6	<b>veo_vdi_p1_pixel_hold</b>	Default Value:	0h
	5	<b>vdi_p1_veo_stmm_dv</b>	Default Value:	0h
	4	<b>veo_vdi_p1_stmm_hold</b>	Default Value:	0h
	3	<b>vdi_p1_veo_fmd_dv</b>	Default Value:	0h
	2	<b>veo_vdi_p1_fmd_hold</b>	Default Value:	0h
	1	<b>iecp_p1_veo_dv</b>	Default Value:	0h
	0	<b>veo_iecp_p1_hold</b>	Default Value:	0h



## VEO IECP DV Count Register

VEO_IECP_DV_COUNT - VEO IECP DV Count Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA048h	
ShortName:	VEO_IECP_DV_COUNT_VECS0	
Valid Projects:		
Address:	1DA048h	
ShortName:	VEO_IECP_DV_COUNT_VECS1	
Valid Projects:		
Address:	1EA048h	
ShortName:	VEO_IECP_DV_COUNT_VECS2	
Valid Projects:		
Address:	1FA048h	
ShortName:	VEO_IECP_DV_COUNT_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:24	<b>IECP DV/Hold Maxcount</b> Default Value: 0h
	23:16	<b>DI/FMD DV/Hold Maxcount</b> Default Value: 0h
	15:8	<b>DI/STMM DV/Hold Maxcount</b> Default Value: 0h
	7:0	<b>DI Pixel DV/Hold Maxcount</b> Default Value: 0h





## VEO Previous Pipe 0 XY Register

VEO_PREVIOUS0_XY - VEO Previous Pipe 0 XY Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	VideoEnhancementCS	
Access:	RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	1CA058h	
ShortName:	VEO_PREVIOUS0_XY_VECS0	
Valid Projects:		
Address:	1DA058h	
ShortName:	VEO_PREVIOUS0_XY_VECS1	
Valid Projects:		
Address:	1EA058h	
ShortName:	VEO_PREVIOUS0_XY_VECS2	
Valid Projects:		
Address:	1FA058h	
ShortName:	VEO_PREVIOUS0_XY_VECS3	
Valid Projects:		
DWord	Bit	Description
0	31:30	<b>Reserved</b>
	29:16	<b>Previous Input Pipe 0 X</b>
		Default Value: <input type="text" value="0h"/>
	15	<b>Reserved</b>
	14:0	<b>Previous Input Pipe 0 Y</b>
		Default Value: <input type="text" value="0h"/>



## VEO State Register

<b>VEO_STATE - VEO State Register</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Trusted Type:	1			
Address:	1CA040h			
ShortName:	VEO_STATE_VECS0			
Valid Projects:				
Address:	1DA040h			
ShortName:	VEO_STATE_VECS1			
Valid Projects:				
Address:	1EA040h			
ShortName:	VEO_STATE_VECS2			
Valid Projects:				
Address:	1FA040h			
ShortName:	VEO_STATE_VECS3			
Valid Projects:				
Data valids and holds for the statistics interface				
DWord	Bit	Description		
0	31	<b>iecp_p0_veo_his_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	30	<b>iecp_p0_veo_skin_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	29	<b>iecp_p0_veo_rgb_his_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
	Default Value:	0h		
	28	<b>iecp_p0_veo_out_dist_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h
Default Value:	0h			
27	<b>iecp_p1_veo_his_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			
26	<b>iecp_p1_veo_skin_dv</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%;">Default Value:</td> <td style="width: 20%; text-align: center;">0h</td> </tr> </table>	Default Value:	0h	
Default Value:	0h			
25	<b>iecp_p1_veo_out_dist_dv</b>			



## VEO\_STATE - VEO State Register

	Default Value:	0h	
24	<b>veo_iecp_p0_rgb_his_hold</b>		
	Default Value:	0h	
23	<b>Reserved</b>		
22:19	<b>VSC_FSM_State</b>		
	Default Value:	0h	
	State of the VEO_VSC_CNTRL state machine		
18:16	<b>GAV Command Credit Count</b>		
	<b>Value</b>	<b>Name</b>	<b>Project</b>
	4h	[Default]	
15:12	<b>GAV Data Credit Count</b>		
	<b>Value</b>	<b>Name</b>	<b>Project</b>
	8h	[Default]	
11:8	<b>Reserved</b>		
	Format:	MBZ	
7:0	<b>GAV Stall Clk Cnt Max</b>		
	Default Value:	0h	
	The longest stall from GAV since the beginning of the frame.		



## VE SFC Forced Lock Acknowledgement Register

VE_SFC_FORCED_LOCK_ACK - VE SFC Forced Lock Acknowledgement Register				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Address:	1CA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS0			
Valid Projects:				
Address:	1DA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS1			
Valid Projects:				
Address:	1EA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS2			
Valid Projects:				
Address:	1FA018h			
ShortName:	VE_SFC_FORCED_LOCK_ACK_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ
		MBZ		
0	<b>VE_SFC_FORCED_LOCK_ACK</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>U1</td></tr></table> This bit can only be set by hardware and it has to be clear by hardware as well. This bit is going to be polled by driver. This bit indicates that VE has received MFX_SFC_Forced_Lock from driver and it has sent that signal to SFC. Once this bit is set, it indicates SFC status (lock or unlock) will not be changed anymore. Driver will be safe to start the reset process after this bit is set. Hardware has to de-assert this bit after driver de-assert VE_SFC_Forced_Lock as well.		U1	
	U1			



## VE SFC Forced Lock Register

VE_SFC_FORCED_LOCK - VE SFC Forced Lock Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	VideoEnhancementCS		
Access:	WO		
Size (in bits):	32		
Address:	1CA01Ch		
Valid Projects:			
Address:	1DA01Ch		
Valid Projects:			
Address:	1EA01Ch		
Valid Projects:			
Address:	1FA01Ch		
Valid Projects:			
DWord	Bit	Description	
0	31:1	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> MBZ	
0	<b>VE_SFC_FORCED_LOCK</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> U1 This bit can only be set by driver and it has to be clear by driver as well. Driver should set this bit before issuing the software (watchdog timer) reset. It tells VEBox that a software reset is going to happen. VE then issues a forced lock to SFC. If SFC is currently locked to VE, SFC should not unlock itself from VE. If SFC is NOT currently locked to VE, SFC should not accept the lock request from VE. Driver needs to clear this bit after the software reset sequence is complete.		



## VE VFW SFC Usage Register

<b>VE_SFC_USAGE - VE VFW SFC Usage Register</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	VideoEnhancementCS			
Access:	RO			
Size (in bits):	32			
Address:	1CA014h			
ShortName:	VE_SFC_USAGE_VECS0			
Valid Projects:				
Address:	1DA014h			
ShortName:	VE_SFC_USAGE_VECS1			
Valid Projects:				
Address:	1EA014h			
ShortName:	VE_SFC_USAGE_VECS2			
Valid Projects:				
Address:	1FA014h			
ShortName:	VE_SFC_USAGE_VECS3			
Valid Projects:				
DWord	Bit	Description		
0	31:1	<b>Reserved</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
0	<b>VE_SFC_USAGE</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">U1</td> </tr> </table> <p>This bit can only be set by hardware and it has to be clear by hardware as well. This bit indicates SFC is currently locked to VE. This bit should be set after SFC accepts the lock request from VE. This bit should be clear once SFC finishes the workload and unlocked from VEBox. In case a reset happens on MFX, this bit must be reset once a new workload is received</p>	Format:	U1	
Format:	U1			



## VF\_CAPABILITY\_REGISTER

VF_CAP_REG - VF_CAPABILITY_REGISTER								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	32							
Address:	1901F8h							
This register is used to communicate information about the VF to the VM Drivers. The same offset (0x1901F8) is used for all VF and the PF.								
DWord	Bit	Description						
0	31:2	<b>Reserved</b> Project: <input type="text"/>						
	1	<b>Reserved</b> Project: <input type="text"/>						
	0	<b>Virtual Function</b> Access: <input type="text"/> RO						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Physical Function <b>[Default]</b></td> </tr> <tr> <td>1b</td> <td>Virtual Function</td> </tr> </tbody> </table>	Value	Name	0b	Physical Function <b>[Default]</b>	1b	Virtual Function
Value	Name							
0b	Physical Function <b>[Default]</b>							
1b	Virtual Function							



## VF\_SW\_FLAG

<b>VF_SW_FLAG</b>						
Register Space:	MMIO: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	190240h					
Name:	VF_SW_FLAG_0					
ShortName:	VF_SW_FLAG_0					
Address:	190244h					
Name:	VF_SW_FLAG_1					
ShortName:	VF_SW_FLAG_1					
Address:	190248h					
Name:	VF_SW_FLAG_2					
ShortName:	VF_SW_FLAG_2					
Address:	19024Ch					
Name:	VF_SW_FLAG_3					
ShortName:	VF_SW_FLAG_3					
Each Virtual Function has 4x32bit Software Flag registers, which can be used as scratch registers.						
DWord	Bit	Description				
0	31:0	<p><b>Data</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Default Value:</td> <td>00000000h</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>The format of this register is defined by Software.</p>	Default Value:	00000000h	Access:	R/W
Default Value:	00000000h					
Access:	R/W					





## VF BAR0 LDW

DWord		Bit	Description								
<b>VF_BAR0_LDW_0_2_0_PCI - VF BAR0 LDW</b>											
Register Space:		PCI: 0/2/0									
Project:											
Source:		BSpec									
Size (in bits):		32									
Address:		00344h									
Lower DW of the BAR that defines the base Host Physical Address (HPA) of GTTMMADR for all VFs. The HPA of the GTTMMADR for Virtual Function n = VF GTTMMADDR (Upper and Lower DW) + (n - 1) * (16MB * num Tiles)											
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>									
N		Unspecified									
0	31:24	<b>VF GTTMMADDR Lower DW</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Mask:</td> <td>VF GTTMMADDR Lower DW Mask</td> </tr> <tr> <td>Format:</td> <td>PhysicalAddress[31:24]</td> </tr> </table> VF GTTMMADDR Lower DW		Default Value:	00000000b	Access:	R/W	Mask:	VF GTTMMADDR Lower DW Mask	Format:	PhysicalAddress[31:24]
Default Value:	00000000b										
Access:	R/W										
Mask:	VF GTTMMADDR Lower DW Mask										
Format:	PhysicalAddress[31:24]										
	23:4	<b>VF GTTMMADDR Lower DW Mask</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> VF GTTMMADDR Lower DW Mask		Default Value:	000000000000000000000000b	Access:	RO				
Default Value:	000000000000000000000000b										
Access:	RO										
	3	<b>Prefetchable</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Prefetchable		Default Value:	0b	Access:	RO				
Default Value:	0b										
Access:	RO										
	2:1	<b>Type</b> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Type. Value 10 indicates 64 bit BAR		Default Value:	10b	Access:	RO				
Default Value:	10b										
Access:	RO										
	0	<b>Memory Space Indicator</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> </table>		Default Value:	0b						
Default Value:	0b										



## VF\_BAR0\_LDW\_0\_2\_0\_PCI - VF BAR0 LDW

		Access:	RO
		Memory space Indicator. Value 0 indicates memory space.	



## VF BAR0 UDW

VF_BAR0_UDW_0_2_0_PCI - VF BAR0 UDW								
Register Space:	PCI: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	32							
Address:	00348h							
Upper DW of the BAR that defines the base Host Physical Address of the GTTMMADR for all VFs								
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>						
N		Unspecified						
DWord	Bit	Description						
0	31:0	<b>VF GTTMMADDR Upper DWord</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PhysicalAddress[63:32]</td> </tr> </table> VF GTTMMADDR Upper DW	Default Value:	00000000000000000000000000000000b	Access:	R/W	Format:	PhysicalAddress[63:32]
Default Value:	00000000000000000000000000000000b							
Access:	R/W							
Format:	PhysicalAddress[63:32]							



## VF BAR1 LDW

VF_BAR1_LDW_0_2_0_PCI - VF BAR1 LDW										
Register Space:	PCI: 0/2/0									
Project:										
Source:	BSpec									
Size (in bits):	32									
Address:	0034Ch									
Lower DW of the BAR that defines the base Host Physical Address of GMADR for all VFs.										
<table border="1"> <tr> <td><a href="#">_Custom_GTI_CfgLtLock</a></td> <td><a href="#">_Custom_SaiPolicy []</a></td> </tr> <tr> <td>N</td> <td>Unspecified</td> </tr> </table>			<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	N	Unspecified				
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>									
N	Unspecified									
DWord	Bit	Description								
0	31:29	<b>VF GMADDR Lower DW</b> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Mask:</td> <td>VF GMADDR Lower DW Mask</td> </tr> <tr> <td>Format:</td> <td>PhysicalAddress[31:29]</td> </tr> </table> VF GMADDR Lower DW	Default Value:	000b	Access:	R/W	Mask:	VF GMADDR Lower DW Mask	Format:	PhysicalAddress[31:29]
		Default Value:	000b							
		Access:	R/W							
		Mask:	VF GMADDR Lower DW Mask							
		Format:	PhysicalAddress[31:29]							
28:4	<b>VF GMADDR Lower DW Mask</b> <table border="1"> <tr> <td>Default Value:</td> <td>000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> VF GMADDR Lower DW Mask	Default Value:	000000000000000000000000b	Access:	RO					
	Default Value:	000000000000000000000000b								
	Access:	RO								
3	<b>Prefetchable</b> <table border="1"> <tr> <td>Default Value:</td> <td>1b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Prefetchable	Default Value:	1b	Access:	RO					
Default Value:	1b									
Access:	RO									
2:1	<b>Type</b> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Type. Value 10 indicates 64 bit BAR	Default Value:	10b	Access:	RO					
Default Value:	10b									
Access:	RO									
0	<b>Memory Space Indicator</b> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Default Value:	0b	Access:	RO					
Default Value:	0b									
Access:	RO									



## VF\_BAR1\_LDW\_0\_2\_0\_PCI - VF BAR1 LDW

		Memory space Indicator. Value 0 indicates memory space.
--	--	---



## VF BAR1 UDW

VF_BAR1_UDW_0_2_0_PCI - VF BAR1 UDW								
Register Space:	PCI: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	32							
Address:	00350h							
Upper DW of the BAR that defines the base Host Physical Address of GMADR for all VFs								
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>						
N		Unspecified						
DWord	Bit	Description						
0	31:0	<b>VF GMADDR Upper DWord</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> <tr> <td>Format:</td> <td>PhysicalAddress[63:32]</td> </tr> </table> VF GMADDR Upper DW	Default Value:	00000000000000000000000000000000b	Access:	R/W	Format:	PhysicalAddress[63:32]
Default Value:	00000000000000000000000000000000b							
Access:	R/W							
Format:	PhysicalAddress[63:32]							



## VF BAR2 LDW

VF_BAR2_LDW_0_2_0_PCI - VF BAR2 LDW						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	00354h					
Lower DW of Unused BAR						
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>				
N		Unspecified				
DWord	Bit	Description				
0	31:0	<b>Reserved Bar</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					



## VF BAR2 UDW

VF_BAR2_UDW_0_2_0_PCI - VF BAR2 UDW						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	00358h					
Upper DW of Unused BAR						
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>				
N		Unspecified				
DWord	Bit	Description				
0	31:0	<b>Reserved Bar</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					





## VF Device ID

VF_DEVICEID_0_2_0_PCI - VF Device ID												
Register Space:	PCI: 0/2/0											
Project:												
Source:	BSpec											
Size (in bits):	16											
Address:	0033Ah											
Defines the Device ID to be used by all Virtual Functions												
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>											
N	Unspecified											
DWord	Bit	Description										
0	15:0	<b>VF DEVICE ID VALUE</b> <table border="1"> <tr> <td>Access:</td> <td>RO Variant</td> </tr> <tr> <td colspan="2">Mirror the same device ID as the PF</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> <tr> <td>000010101000000b</td> <td>[Default]</td> <td></td> </tr> </table>	Access:	RO Variant	Mirror the same device ID as the PF		Value	Name	Project	000010101000000b	[Default]	
Access:	RO Variant											
Mirror the same device ID as the PF												
Value	Name	Project										
000010101000000b	[Default]											



## VF Migration State Array Offset

VF_MIGST_OFFSET_0_2_0_PCI - VF Migration State Array Offset						
Register Space:	PCI: 0/2/0					
Project:						
Source:	BSpec					
Size (in bits):	32					
Address:	0035Ch					
Defines offset from a PF BAR to the VF Migration State Array. VF Migration not supported in this implementation						
<a href="#">_Custom_GTI_CfgLtLock</a>		<a href="#">_Custom_SaiPolicy []</a>				
N		Unspecified				
DWord	Bit	Description				
0	31:0	<b>Reserved bits</b> <table border="1"> <tr> <td>Default Value:</td> <td>00000000000000000000000000000000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> </table> Reserved	Default Value:	00000000000000000000000000000000b	Access:	RO
Default Value:	00000000000000000000000000000000b					
Access:	RO					



## VF Scratch Pad

<b>VFSKPD - VF Scratch Pad</b>				
Register Space:	MMIO: 0/2/0			
Source:	RenderCS			
Access:	R/W			
Size (in bits):	32			
Address:	083A8h-083ABh			
Name:	VF Scratch Pad			
ShortName:	VFSKPD_VFUNIT			
Valid Projects:				
Address:	16EA8h-16EABh			
Name:	VF Scratch Pad			
ShortName:	VFSKPD_VFRUNIT			
Valid Projects:				
DWord	Bit	Description		
0	31:16	<b>Mask</b>		
		Access:	WO	
		Format:	Mask[15:0]	
		Must be set to modify corresponding bit in Bits 15:0. (All bits implemented)		
	15	<b>VFCACHE deadlock disable</b>		
		Project:		
		Access:	R/W	
		Format:	PBC	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	<b>[Default]</b>	The vfcache will stall elements on a vertex boundary to ensure elements will be synchronized on vertex boundaries.
1h		The vfcache will allow elements on a vertex boundary to get one element out of order.		
14:13	<b>Reserved</b>			
	Project:			
	Access:	R/W		
	Format:	PBC		
12	<b>Reserved</b>			
	Project:			



## VFSKPD - VF Scratch Pad

	Access:	R/W
	Format:	PBC
11	<b>POLYGON PrimitiveID Fix Disable</b>	
	Project:	
	Access:	R/W
	Format:	Disable
	<b>Value</b>	<b>Name</b>
	0h	Enable <b>[Default]</b>
	1h	Disable
		<b>Description</b>
		PrimitiveID is constant across all triangles of a POLYGON.
		PrimitiveID is incremented for each triangle of a POLYGON.
10	<b>VF POSH Starvation Disable</b>	
	Project:	
	Access:	R/W
	Format:	Disable
	<b>Value</b>	<b>Name</b>
	0h	Enable <b>[Default]</b>
	1h	Disable
		<b>Description</b>
		The VF will inform OVR when it is starved for POSH token data.
		The VF will not inform OVR when it is starved for POSH token data.
9	<b>Partial Autostrip Disable</b>	
	Project:	
	Access:	R/W
	Format:	Disable
	<b>Value</b>	<b>Name</b>
	0h	Enable <b>[Default]</b>
	1h	Disable
		<b>Description</b>
		The VF can generate "partial autostrip" primitives from TRILIST inputs (if/when possible).
		VF will not generate "partial autostrip" primitives
8	<b>Reserved</b>	
	Project:	
	Access:	R/W
	Format:	PBC
7	<b>Reserved</b>	
	Project:	
	Access:	R/W
	Format:	PBC
6	<b>Autostrip Disable</b>	



## VFSKPD - VF Scratch Pad

Value		
Value	Name	Description
Project:		
Access:		R/W
Format:		U1
0h	Enable <b>[Default]</b>	The VF can generate "autostrip" primitives from TRILIST inputs (if/when possible).
1h	Disable	VF will not generate "autostrip" primitives.
<b>5 TLB Prefetch Enable</b>		
Project:		
Access:		R/W
Format:		U1
Value		
Value	Name	Description
0h	Disable <b>[Default]</b>	The VF will generate prefetch of TLB when it is fetching sequential vertex data and four or fewer vertex buffers are valid.
1h	Enable	VF will disable prefetch of TLB entries.
<b>4 4th Vertex Data Pipe Disable</b>		
Project:		
Access:		R/W
Format:		Disable
Value		
Value	Name	Description
0h	<b>[Default]</b>	The 4th Vertex Data Pipe is enabled.
1h		The 4th Vertex Data Pipe is disabled.
Programming Notes		
This is only valid when there are 3 or more vertex data pipes.		
<b>3 Nullprim early credit release disable</b>		
Project:		
Access:		R/W
Value		
Value	Name	Description
0h	<b>[Default]</b>	The nullprim credit release will be returned to csunit when the upper pipe of vfunit is empty.
1h		The nullprim credit release will be returned to csunit when the upper pipe and the lower pipe of vfunit are empty.



## VFSKPD - VF Scratch Pad

2	<b>Vertex Cache Implicit Disable Inhibit</b>	
Project:		
Access:		R/W
Format:		U1
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	<b>[Default]</b>	Allow VF to disable VS0 when Sequential index or Prim ID is a valid Element.
1h		VF never implicitly disables the vertex cache. Software must disable the VS0 Cache when required.
1	<b>Disable Over Fetch Cache</b>	
Project:		
Access:		R/W
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	<b>[Default]</b>	Cache will check for data in cache before making a request to memory
1h		Always re-fetch new data from memory.
<b>Programming Notes</b>		
Note that the Disable Multiple Miss Read squash bit must be cleared for Disable Over Fetch Cache to be set.		
0	<b>Disable Multiple Miss Read squash</b>	
Project:		
Access:		R/W
Format:		Disable
<b>Value</b>	<b>Name</b>	<b>Description</b>
0h	<b>[Default]</b>	Allow VF to squash reads that are to the same cacheline for vertex buffer requests.
1h		Disallow VF from squashing reads that are to the same cacheline for vertex buffer requests.



## VF Stride

VF_STRIDE_0_2_0_PCI - VF Stride		
Register Space:	PCI: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	16	
Address:	00336h	
Defines the stride of the function number from one VF to the next.		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	15:0	<b>VF STRIDE VALUE</b>
		Default Value: 0000000000000001b
		Access: RO
		Defines the Routing ID offset from one VF to the next one for all VF's associated with the PF that contains this Capability structure. The next VF's 16-bit Routing ID is calculated by adding the contents of this field to the Routing ID of the current VF, ignoring any carry, using unsigned 16-bit arithmetic. The value of this field is hardwired to 0001h.



## VFW Credit Count Register

<b>VFW_CREDIT_CNT - VFW Credit Count Register</b>							
Register Space:	MMIO: 0/2/0						
Project:							
Source:	VideoEnhancementCS						
Access:	RO						
Size (in bits):	32						
Trusted Type:	1						
Address:	1CA010h						
ShortName:	VFW_CREDIT_CNT_VECS0						
Valid Projects:							
Address:	1DA010h						
ShortName:	VFW_CREDIT_CNT_VECS1						
Valid Projects:							
Address:	1EA010h						
ShortName:	VFW_CREDIT_CNT_VECS2						
Valid Projects:							
Address:	1FA010h						
ShortName:	VFW_CREDIT_CNT_VECS3						
Valid Projects:							
DWord	Bit	Description					
0	31:8	<b>Reserved</b>					
	7:0	<b>Credit Count</b> The number of outstanding credits between VFW and GAV. If zero VEBOX cannot proceed due to GAV not releasing credits.					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 33%;">Value</th> <th style="width: 33%;">Name</th> <th style="width: 33%;">Project</th> </tr> </thead> <tbody> <tr> <td>4h</td> <td>[Default]</td> <td></td> </tr> </tbody> </table>	Value	Name	Project	4h	[Default]
Value	Name	Project					
4h	[Default]						





## VGA\_CONTROL

VGA_CONTROL								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	41000h-41003h							
Name:	VGA Control							
ShortName:	VGA_CONTROL							
Valid Projects:								
Power:	PG0							
Reset:	global							
<b>Restriction</b>								
VGA requires panel fitting to be enabled. VGA is always connected to pipe A. VGA can not be enabled while the display power well is powered down. VGA display should only be enabled if all display planes other than VGA are disabled.								
DWord	Bit	Description						
0	31	<b>VGA Display Disable</b> This bit will disable the VGA compatible display mode. It has no effect on VGA register or A0000-BFFFF memory aperture accesses which are controlled by the PCI configuration and VGA I/O register settings.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Enable</td> </tr> <tr> <td>1b</td> <td>Disable <b>[Default]</b></td> </tr> </tbody> </table>	Value	Name	0b	Enable	1b	Disable <b>[Default]</b>
		Value	Name					
		0b	Enable					
1b	Disable <b>[Default]</b>							
<b>Restriction</b>								
The VGA SR01 screen off bit must be programmed when enabling and disabling VGA. See the VGA Registers document.								
	30:27	<b>Reserved</b>						
	26	<b>VGA Border Enable</b> This bit determines if the VGA border areas are included in the active display area. The border will be scaled along with the pixel data.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0b	Disable	1b	Enable
		Value	Name					
		0b	Disable					
1b	Enable							
	25	<b>DBuf Clock Gate</b>						



## VGA\_CONTROL

		Project:																
		Access:	R/W															
		<p>The bit controls the Display buffer clocking when VGA is used.            Software must set this bit to 0b before enabling VGA and set it to 1b after VGA gets disabled.</p>																
24	<b>Pipe CSC Enable</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 80%;">Description</th> <th style="width: 20%;">Project</th> </tr> </thead> <tbody> <tr> <td>This bit enables pipe color space conversion and the pipe pre-CSC gamma for the VGA pixel data.</td> <td></td> </tr> </tbody> </table>		Description	Project	This bit enables pipe color space conversion and the pipe pre-CSC gamma for the VGA pixel data.												
Description	Project																	
This bit enables pipe color space conversion and the pipe pre-CSC gamma for the VGA pixel data.																		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable</td> </tr> <tr> <td>1b</td> <td>Enable</td> </tr> </tbody> </table>		Value	Name	0b	Disable	1b	Enable									
Value	Name																	
0b	Disable																	
1b	Enable																	
23:21	<b>Reserved</b>																	
20	<b>Legacy 8Bit Palette En</b>	<p>This bit affects reads and writes to the palette through VGA I/O addresses. In the 6-bit mode, the 8-bits of data are shifted up two bits on the write (upper two bits are lost) and shifted two bits down on the read. This provides backward compatibility for original VGA programs as well as VESA VBE support for 8-bit palette. It does not affect palette accesses through the palette register MMIO path.</p>																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th> <th style="width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>6 bit DAC</td> </tr> <tr> <td>1b</td> <td>8 bit DAC</td> </tr> </tbody> </table>		Value	Name	0b	6 bit DAC	1b	8 bit DAC									
Value	Name																	
0b	6 bit DAC																	
1b	8 bit DAC																	
19	<b>Reserved</b>																	
18	<b>Reserved</b>																	
17:16	<b>Reserved</b>																	
15:12	<b>Reserved</b>																	
11:8	<b>Reserved</b>																	
7:6	<b>Blink Duty Cycle</b>	<p>Controls the VGA text mode blink duty cycle relative to the VGA cursor blink duty cycle.</p>																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 70%;">Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>100%</td> <td>100% Duty Cycle, Full Cursor Rate</td> </tr> <tr> <td>01b</td> <td>25%</td> <td>25% Duty Cycle, 1/2 Cursor Rate</td> </tr> <tr> <td>10b</td> <td>50%</td> <td>50% Duty Cycle, 1/2 Cursor Rate</td> </tr> <tr> <td>11b</td> <td>75%</td> <td>75% Duty Cycle, 1/2 Cursor Rate</td> </tr> </tbody> </table>		Value	Name	Description	00b	100%	100% Duty Cycle, Full Cursor Rate	01b	25%	25% Duty Cycle, 1/2 Cursor Rate	10b	50%	50% Duty Cycle, 1/2 Cursor Rate	11b	75%	75% Duty Cycle, 1/2 Cursor Rate
Value	Name	Description																
00b	100%	100% Duty Cycle, Full Cursor Rate																
01b	25%	25% Duty Cycle, 1/2 Cursor Rate																
10b	50%	50% Duty Cycle, 1/2 Cursor Rate																
11b	75%	75% Duty Cycle, 1/2 Cursor Rate																
5:0	<b>VSYNC Blink Rate</b>	<p>Controls the VGA blink rate in terms of the number of VSYNCs per on/off cycle.</p>																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center;"><b>Programming Notes</b></td> </tr> </table>		<b>Programming Notes</b>														
<b>Programming Notes</b>																		



## VGA\_CONTROL

		Program with (VSYNCs/cycle)/2-1
--	--	---------------------------------



## VIDEO\_DIP\_CTL

VIDEO_DIP_CTL								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Access:	R/W							
Size (in bits):	32							
Address:	60200h-60203h							
Name:	Transcoder Video Data Island Packet Control							
ShortName:	VIDEO_DIP_CTL_A							
Reset:	soft							
Address:	61200h-61203h							
Name:	Transcoder Video Data Island Packet Control							
ShortName:	VIDEO_DIP_CTL_B							
Reset:	soft							
Address:	62200h-62203h							
Name:	Transcoder Video Data Island Packet Control							
ShortName:	VIDEO_DIP_CTL_C							
Reset:	soft							
Address:	63200h-63203h							
Name:	Transcoder Video Data Island Packet Control							
ShortName:	VIDEO_DIP_CTL_D							
Reset:	soft							
Each type of Video DIP will be sent once each frame while it is enabled.								
DWord	Bit	Description						
0	31:30	<b>Reserved</b>						
	29	<b>Reserved</b>						
		Project: <input type="text"/>						
	28	<b>DRM DIP enable</b>						
		Project: <input type="text"/>						
		This bit enables the output of the Dynamic Range and Mastering infoframe DIP.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1b</td> <td>DRM DIP enable</td> </tr> <tr> <td>0b</td> <td>DRM DIP disable</td> </tr> </tbody> </table>	Value	Name	1b	DRM DIP enable	0b	DRM DIP disable
Value	Name							
1b	DRM DIP enable							
0b	DRM DIP disable							



## VIDEO\_DIP\_CTL

Programming Notes									
This needs to be enabled with HDMI only.									
27	<b>Reserved</b> Project: <input style="width: 100%;" type="text"/>								
26:25	<b>Reserved</b> Project: <input style="width: 100%;" type="text"/>								
24	<b>Reserved</b> Project: <input style="width: 100%;" type="text"/>								
23	<b>Reserved</b> Project: <input style="width: 100%;" type="text"/>								
22:21	<b>Reserved</b>								
20	<b>VDIP Enable VSC</b> This bit enables the output of the Video Stream Configuration DIP. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable VSC DIP</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable VSC DIP</td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td>VSC can only be enabled with DisplayPort. VSC should be enabled prior to enabling PSR or stereo 3D if VSC will be used to transmit stereo 3D related information.</td> </tr> </tbody> </table>	Value	Name	0b	Disable VSC DIP	1b	Enable VSC DIP	Restriction	VSC can only be enabled with DisplayPort. VSC should be enabled prior to enabling PSR or stereo 3D if VSC will be used to transmit stereo 3D related information.
Value	Name								
0b	Disable VSC DIP								
1b	Enable VSC DIP								
Restriction									
VSC can only be enabled with DisplayPort. VSC should be enabled prior to enabling PSR or stereo 3D if VSC will be used to transmit stereo 3D related information.									
19:17	<b>Reserved</b>								
16	<b>VDIP Enable GCP</b> This bit enables the output of the General Control Packet (GCP) DIP. GCP is different from other DIPs in that much of the payload is automatically reflected in the packet, and therefore there is a VIDEO_DIP_GCP register instead of DIP data buffers for GCP. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disable GCP DIP</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enable GCP DIP</td> </tr> </tbody> </table> <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td>GCP is only supported with HDMI when the bits per color is not equal to 8. GCP must be enabled prior to enabling TRANS_DDI_FUNC_CTL for HDMI with bits per color not equal to 8 and disabled after disabling TRANS_DDI_FUNC_CTL</td> </tr> </tbody> </table>	Value	Name	0b	Disable GCP DIP	1b	Enable GCP DIP	Restriction	GCP is only supported with HDMI when the bits per color is not equal to 8. GCP must be enabled prior to enabling TRANS_DDI_FUNC_CTL for HDMI with bits per color not equal to 8 and disabled after disabling TRANS_DDI_FUNC_CTL
Value	Name								
0b	Disable GCP DIP								
1b	Enable GCP DIP								
Restriction									
GCP is only supported with HDMI when the bits per color is not equal to 8. GCP must be enabled prior to enabling TRANS_DDI_FUNC_CTL for HDMI with bits per color not equal to 8 and disabled after disabling TRANS_DDI_FUNC_CTL									
15:13	<b>Reserved</b>								
12	<b>VDIP Enable AVI</b> This bit enables the output of the Auxiliary Video Information DIP. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;"> </td> <td style="text-align: center;"> </td> </tr> </tbody> </table>	Value	Name						
Value	Name								



<b>VIDEO_DIP_CTL</b>											
	<table border="1"> <tr> <td>0b</td> <td>Disable AVI DIP</td> </tr> <tr> <td>1b</td> <td>Enable AVI DIP</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">Only enable with HDMI.</td> </tr> </table>	0b	Disable AVI DIP	1b	Enable AVI DIP	<b>Restriction</b>		Only enable with HDMI.			
0b	Disable AVI DIP										
1b	Enable AVI DIP										
<b>Restriction</b>											
Only enable with HDMI.											
11:9	<b>Reserved</b>										
8	<p><b>VDIP Enable VS</b> This bit enables the output of the Vendor Specific (VS) DIP.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable VS DIP</td> </tr> <tr> <td>1b</td> <td>Enable VS DIP</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">Only enable with HDMI.</td> </tr> </tbody> </table>	Value	Name	0b	Disable VS DIP	1b	Enable VS DIP	<b>Restriction</b>		Only enable with HDMI.	
Value	Name										
0b	Disable VS DIP										
1b	Enable VS DIP										
<b>Restriction</b>											
Only enable with HDMI.											
7:5	<b>Reserved</b>										
4	<p><b>VDIP Enable GMP</b> This bit enables the output of the Gamut Metadata Packet (GMP) DIP. GMP can be enabled with either DisplayPort or HDMI.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable GMP DIP</td> </tr> <tr> <td>1b</td> <td>Enable GMP DIP</td> </tr> </tbody> </table>	Value	Name	0b	Disable GMP DIP	1b	Enable GMP DIP				
Value	Name										
0b	Disable GMP DIP										
1b	Enable GMP DIP										
3:1	<b>Reserved</b>										
0	<p><b>VDIP Enable SPD</b> This bit enables the output of the Source Product Description (SPD) DIP.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disable SPD DIP</td> </tr> <tr> <td>1b</td> <td>Enable SPD DIP</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">Only enable with HDMI.</td> </tr> </tbody> </table>	Value	Name	0b	Disable SPD DIP	1b	Enable SPD DIP	<b>Restriction</b>		Only enable with HDMI.	
Value	Name										
0b	Disable SPD DIP										
1b	Enable SPD DIP										
<b>Restriction</b>											
Only enable with HDMI.											



## VIDEO\_DIP\_DATA

VIDEO_DIP_DATA	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	60220h-60223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_A
Reset:	soft
Address:	60224h-60227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_A
Reset:	soft
Address:	60228h-6022Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_A
Reset:	soft
Address:	6022Ch-6022Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_A
Reset:	soft
Address:	60230h-60233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_A
Reset:	soft
Address:	60234h-60237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_A
Reset:	soft
Address:	60238h-6023Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_A
Reset:	soft



## VIDEO\_DIP\_DATA

Address: 6023Ch-6023Fh  
Name: Transcoder Video Data Island Packet AVI Data 7  
ShortName: VIDEO\_DIP\_AVI\_DATA\_7\_A  
Reset: soft

Address: 60260h-60263h  
Name: Transcoder Video Data Island Packet VS Data 0  
ShortName: VIDEO\_DIP\_VS\_DATA\_0\_A  
Reset: soft

Address: 60264h-60267h  
Name: Transcoder Video Data Island Packet VS Data 1  
ShortName: VIDEO\_DIP\_VS\_DATA\_1\_A  
Reset: soft

Address: 60268h-6026Bh  
Name: Transcoder Video Data Island Packet VS Data 2  
ShortName: VIDEO\_DIP\_VS\_DATA\_2\_A  
Reset: soft

Address: 6026Ch-6026Fh  
Name: Transcoder Video Data Island Packet VS Data 3  
ShortName: VIDEO\_DIP\_VS\_DATA\_3\_A  
Reset: soft

Address: 60270h-60273h  
Name: Transcoder Video Data Island Packet VS Data 4  
ShortName: VIDEO\_DIP\_VS\_DATA\_4\_A  
Reset: soft

Address: 60274h-60277h  
Name: Transcoder Video Data Island Packet VS Data 5  
ShortName: VIDEO\_DIP\_VS\_DATA\_5\_A  
Reset: soft

Address: 60278h-6027Bh  
Name: Transcoder Video Data Island Packet VS Data 6  
ShortName: VIDEO\_DIP\_VS\_DATA\_6\_A  
Reset: soft

Address: 6027Ch-6027Fh  
Name: Transcoder Video Data Island Packet VS Data 7  
ShortName: VIDEO\_DIP\_VS\_DATA\_7\_A





VIDEO_DIP_DATA	
Reset:	soft
Address:	602A0h-602A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_A
Reset:	soft
Address:	602A4h-602A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_A
Reset:	soft
Address:	602A8h-602ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_A
Reset:	soft
Address:	602ACh-602AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_A
Reset:	soft
Address:	602B0h-602B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_A
Reset:	soft
Address:	602B4h-602B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_A
Reset:	soft
Address:	602B8h-602BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_A
Reset:	soft
Address:	602BCh-602BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_A
Reset:	soft
Address:	602E0h-602E3h
Name:	Transcoder Video Data Island Packet GMP Data 0



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_GMP_DATA_0_A
Reset:	soft
Address:	602E4h-602E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_A
Reset:	soft
Address:	602E8h-602EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_A
Reset:	soft
Address:	602ECh-602EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_A
Reset:	soft
Address:	602F0h-602F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_A
Reset:	soft
Address:	602F4h-602F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_A
Reset:	soft
Address:	602F8h-602FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_A
Reset:	soft
Address:	602FCh-602FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_A
Reset:	soft
Address:	60300h-60303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_A
Valid Projects:	
Reset:	soft



## VIDEO\_DIP\_DATA

Address:	60320h-60323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_A
Reset:	soft
Address:	60324h-60327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_A
Reset:	soft
Address:	60328h-6032Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_A
Reset:	soft
Address:	6032Ch-6032Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_A
Reset:	soft
Address:	60330h-60333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_A
Reset:	soft
Address:	60334h-60337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_A
Reset:	soft
Address:	60338h-6033Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_A
Reset:	soft
Address:	6033Ch-6033Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_A
Reset:	soft
Address:	60340h-60343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_A



## VIDEO\_DIP\_DATA

Reset:	soft
Address:	61220h-61223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_B
Reset:	soft
Address:	61224h-61227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_B
Reset:	soft
Address:	61228h-6122Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_B
Reset:	soft
Address:	6122Ch-6122Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_B
Reset:	soft
Address:	61230h-61233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_B
Reset:	soft
Address:	61234h-61237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_B
Reset:	soft
Address:	61238h-6123Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_B
Reset:	soft
Address:	6123Ch-6123Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_B
Reset:	soft
Address:	61260h-61263h
Name:	Transcoder Video Data Island Packet VS Data 0



VIDEO_DIP_DATA	
ShortName:	VIDEO_DIP_VS_DATA_0_B
Reset:	soft
Address:	61264h-61267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_B
Reset:	soft
Address:	61268h-6126Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_B
Reset:	soft
Address:	6126Ch-6126Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_B
Reset:	soft
Address:	61270h-61273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_B
Reset:	soft
Address:	61274h-61277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_B
Reset:	soft
Address:	61278h-6127Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_B
Reset:	soft
Address:	6127Ch-6127Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_B
Reset:	soft
Address:	612A0h-612A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_B
Reset:	soft
Address:	612A4h-612A7h



## VIDEO\_DIP\_DATA

Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_B
Reset:	soft
Address:	612A8h-612ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_B
Reset:	soft
Address:	612ACh-612AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_B
Reset:	soft
Address:	612B0h-612B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_B
Reset:	soft
Address:	612B4h-612B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_B
Reset:	soft
Address:	612B8h-612BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_B
Reset:	soft
Address:	612BCh-612BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_B
Reset:	soft
Address:	612E0h-612E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_B
Reset:	soft
Address:	612E4h-612E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_B
Reset:	soft



## VIDEO\_DIP\_DATA

Address:	612E8h-612EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_B
Reset:	soft
Address:	612ECh-612EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_B
Reset:	soft
Address:	612F0h-612F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_B
Reset:	soft
Address:	612F4h-612F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_B
Reset:	soft
Address:	612F8h-612FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_B
Reset:	soft
Address:	612FCh-612FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_B
Reset:	soft
Address:	61300h-61303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_B
Valid Projects:	
Reset:	soft
Address:	61320h-61323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_B
Reset:	soft
Address:	61324h-61327h
Name:	Transcoder Video Data Island Packet VSC Data 1



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_VSC_DATA_1_B
Reset:	soft
Address:	61328h-6132Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_B
Reset:	soft
Address:	6132Ch-6132Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_B
Reset:	soft
Address:	61330h-61333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_B
Reset:	soft
Address:	61334h-61337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_B
Reset:	soft
Address:	61338h-6133Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_B
Reset:	soft
Address:	6133Ch-6133Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_B
Reset:	soft
Address:	61340h-61343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_B
Reset:	soft
Address:	62220h-62223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_C
Reset:	soft
Address:	62224h-62227h





## VIDEO\_DIP\_DATA

Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_C
Reset:	soft
Address:	62228h-6222Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_C
Reset:	soft
Address:	6222Ch-6222Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_C
Reset:	soft
Address:	62230h-62233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_C
Reset:	soft
Address:	62234h-62237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_C
Reset:	soft
Address:	62238h-6223Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_C
Reset:	soft
Address:	6223Ch-6223Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_C
Reset:	soft
Address:	62260h-62263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_C
Reset:	soft
Address:	62264h-62267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_C
Reset:	soft



## VIDEO\_DIP\_DATA

Address:	62268h-6226Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_C
Reset:	soft
Address:	6226Ch-6226Fh
Name:	Transcoder Video Data Island Packet VS Data 3
ShortName:	VIDEO_DIP_VS_DATA_3_C
Reset:	soft
Address:	62270h-62273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_C
Reset:	soft
Address:	62274h-62277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_C
Reset:	soft
Address:	62278h-6227Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_C
Reset:	soft
Address:	6227Ch-6227Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_C
Reset:	soft
Address:	622A0h-622A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_C
Reset:	soft
Address:	622A4h-622A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_C
Reset:	soft
Address:	622A8h-622ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_C



VIDEO_DIP_DATA	
Reset:	soft
Address:	622ACh-622AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_C
Reset:	soft
Address:	622B0h-622B3h
Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_C
Reset:	soft
Address:	622B4h-622B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_C
Reset:	soft
Address:	622B8h-622BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_C
Reset:	soft
Address:	622BCh-622BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_C
Reset:	soft
Address:	622E0h-622E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_C
Reset:	soft
Address:	622E4h-622E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_C
Reset:	soft
Address:	622E8h-622EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_C
Reset:	soft
Address:	622ECh-622EFh
Name:	Transcoder Video Data Island Packet GMP Data 3



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_GMP_DATA_3_C
Reset:	soft
Address:	622F0h-622F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_C
Reset:	soft
Address:	622F4h-622F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_C
Reset:	soft
Address:	622F8h-622FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_C
Reset:	soft
Address:	622FCh-622FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_C
Reset:	soft
Address:	62300h-62303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_C
Valid Projects:	
Reset:	soft
Address:	62320h-62323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_C
Reset:	soft
Address:	62324h-62327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_C
Reset:	soft
Address:	62328h-6232Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_C
Reset:	soft



## VIDEO\_DIP\_DATA

Address:	6232Ch-6232Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_C
Reset:	soft
Address:	62330h-62333h
Name:	Transcoder Video Data Island Packet VSC Data 4
ShortName:	VIDEO_DIP_VSC_DATA_4_C
Reset:	soft
Address:	62334h-62337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_C
Reset:	soft
Address:	62338h-6233Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_C
Reset:	soft
Address:	6233Ch-6233Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_C
Reset:	soft
Address:	62340h-62343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_C
Reset:	soft
Address:	63220h-63223h
Name:	Transcoder Video Data Island Packet AVI Data 0
ShortName:	VIDEO_DIP_AVI_DATA_0_D
Reset:	soft
Address:	63224h-63227h
Name:	Transcoder Video Data Island Packet AVI Data 1
ShortName:	VIDEO_DIP_AVI_DATA_1_D
Reset:	soft
Address:	63228h-6322Bh
Name:	Transcoder Video Data Island Packet AVI Data 2
ShortName:	VIDEO_DIP_AVI_DATA_2_D



## VIDEO\_DIP\_DATA

Reset:	soft
Address:	6322Ch-6322Fh
Name:	Transcoder Video Data Island Packet AVI Data 3
ShortName:	VIDEO_DIP_AVI_DATA_3_D
Reset:	soft
Address:	63230h-63233h
Name:	Transcoder Video Data Island Packet AVI Data 4
ShortName:	VIDEO_DIP_AVI_DATA_4_D
Reset:	soft
Address:	63234h-63237h
Name:	Transcoder Video Data Island Packet AVI Data 5
ShortName:	VIDEO_DIP_AVI_DATA_5_D
Reset:	soft
Address:	63238h-6323Bh
Name:	Transcoder Video Data Island Packet AVI Data 6
ShortName:	VIDEO_DIP_AVI_DATA_6_D
Reset:	soft
Address:	6323Ch-6323Fh
Name:	Transcoder Video Data Island Packet AVI Data 7
ShortName:	VIDEO_DIP_AVI_DATA_7_D
Reset:	soft
Address:	63260h-63263h
Name:	Transcoder Video Data Island Packet VS Data 0
ShortName:	VIDEO_DIP_VS_DATA_0_D
Reset:	soft
Address:	63264h-63267h
Name:	Transcoder Video Data Island Packet VS Data 1
ShortName:	VIDEO_DIP_VS_DATA_1_D
Reset:	soft
Address:	63268h-6326Bh
Name:	Transcoder Video Data Island Packet VS Data 2
ShortName:	VIDEO_DIP_VS_DATA_2_D
Reset:	soft
Address:	6326Ch-6326Fh
Name:	Transcoder Video Data Island Packet VS Data 3



VIDEO_DIP_DATA	
ShortName:	VIDEO_DIP_VS_DATA_3_D
Reset:	soft
Address:	63270h-63273h
Name:	Transcoder Video Data Island Packet VS Data 4
ShortName:	VIDEO_DIP_VS_DATA_4_D
Reset:	soft
Address:	63274h-63277h
Name:	Transcoder Video Data Island Packet VS Data 5
ShortName:	VIDEO_DIP_VS_DATA_5_D
Reset:	soft
Address:	63278h-6327Bh
Name:	Transcoder Video Data Island Packet VS Data 6
ShortName:	VIDEO_DIP_VS_DATA_6_D
Reset:	soft
Address:	6327Ch-6327Fh
Name:	Transcoder Video Data Island Packet VS Data 7
ShortName:	VIDEO_DIP_VS_DATA_7_D
Reset:	soft
Address:	632A0h-632A3h
Name:	Transcoder Video Data Island Packet SPD Data 0
ShortName:	VIDEO_DIP_SPD_DATA_0_D
Reset:	soft
Address:	632A4h-632A7h
Name:	Transcoder Video Data Island Packet SPD Data 1
ShortName:	VIDEO_DIP_SPD_DATA_1_D
Reset:	soft
Address:	632A8h-632ABh
Name:	Transcoder Video Data Island Packet SPD Data 2
ShortName:	VIDEO_DIP_SPD_DATA_2_D
Reset:	soft
Address:	632ACh-632AFh
Name:	Transcoder Video Data Island Packet SPD Data 3
ShortName:	VIDEO_DIP_SPD_DATA_3_D
Reset:	soft
Address:	632B0h-632B3h



## VIDEO\_DIP\_DATA

Name:	Transcoder Video Data Island Packet SPD Data 4
ShortName:	VIDEO_DIP_SPD_DATA_4_D
Reset:	soft
Address:	632B4h-632B7h
Name:	Transcoder Video Data Island Packet SPD Data 5
ShortName:	VIDEO_DIP_SPD_DATA_5_D
Reset:	soft
Address:	632B8h-632BBh
Name:	Transcoder Video Data Island Packet SPD Data 6
ShortName:	VIDEO_DIP_SPD_DATA_6_D
Reset:	soft
Address:	632BCh-632BFh
Name:	Transcoder Video Data Island Packet SPD Data 7
ShortName:	VIDEO_DIP_SPD_DATA_7_D
Reset:	soft
Address:	632E0h-632E3h
Name:	Transcoder Video Data Island Packet GMP Data 0
ShortName:	VIDEO_DIP_GMP_DATA_0_D
Reset:	soft
Address:	632E4h-632E7h
Name:	Transcoder Video Data Island Packet GMP Data 1
ShortName:	VIDEO_DIP_GMP_DATA_1_D
Reset:	soft
Address:	632E8h-632EBh
Name:	Transcoder Video Data Island Packet GMP Data 2
ShortName:	VIDEO_DIP_GMP_DATA_2_D
Reset:	soft
Address:	632ECh-632EFh
Name:	Transcoder Video Data Island Packet GMP Data 3
ShortName:	VIDEO_DIP_GMP_DATA_3_D
Reset:	soft
Address:	632F0h-632F3h
Name:	Transcoder Video Data Island Packet GMP Data 4
ShortName:	VIDEO_DIP_GMP_DATA_4_D
Reset:	soft





VIDEO_DIP_DATA	
Address:	632F4h-632F7h
Name:	Transcoder Video Data Island Packet GMP Data 5
ShortName:	VIDEO_DIP_GMP_DATA_5_D
Reset:	soft
Address:	632F8h-632FBh
Name:	Transcoder Video Data Island Packet GMP Data 6
ShortName:	VIDEO_DIP_GMP_DATA_6_D
Reset:	soft
Address:	632FCh-632FFh
Name:	Transcoder Video Data Island Packet GMP Data 7
ShortName:	VIDEO_DIP_GMP_DATA_7_D
Reset:	soft
Address:	63300h-63303h
Name:	Transcoder Video Data Island Packet GMP Data 8
ShortName:	VIDEO_DIP_GMP_DATA_8_D
Valid Projects:	
Reset:	soft
Address:	63320h-63323h
Name:	Transcoder Video Data Island Packet VSC Data 0
ShortName:	VIDEO_DIP_VSC_DATA_0_D
Reset:	soft
Address:	63324h-63327h
Name:	Transcoder Video Data Island Packet VSC Data 1
ShortName:	VIDEO_DIP_VSC_DATA_1_D
Reset:	soft
Address:	63328h-6332Bh
Name:	Transcoder Video Data Island Packet VSC Data 2
ShortName:	VIDEO_DIP_VSC_DATA_2_D
Reset:	soft
Address:	6332Ch-6332Fh
Name:	Transcoder Video Data Island Packet VSC Data 3
ShortName:	VIDEO_DIP_VSC_DATA_3_D
Reset:	soft
Address:	63330h-63333h
Name:	Transcoder Video Data Island Packet VSC Data 4



## VIDEO\_DIP\_DATA

ShortName:	VIDEO_DIP_VSC_DATA_4_D
Reset:	soft
Address:	63334h-63337h
Name:	Transcoder Video Data Island Packet VSC Data 5
ShortName:	VIDEO_DIP_VSC_DATA_5_D
Reset:	soft
Address:	63338h-6333Bh
Name:	Transcoder Video Data Island Packet VSC Data 6
ShortName:	VIDEO_DIP_VSC_DATA_6_D
Reset:	soft
Address:	6333Ch-6333Fh
Name:	Transcoder Video Data Island Packet VSC Data 7
ShortName:	VIDEO_DIP_VSC_DATA_7_D
Reset:	soft
Address:	63340h-63343h
Name:	Transcoder Video Data Island Packet VSC Data 8
ShortName:	VIDEO_DIP_VSC_DATA_8_D
Reset:	soft

Description	Project
There are multiple instances of this register format per DIP type and per transcoder.	
Restriction : Video DIP GMPdata [8] register cannot be programmed.	

DWord	Bit	Description		
0	31:0	<p><b>Video DIP DATA</b> This field contains the video DIP data to be transmitted.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Restriction</th> </tr> </thead> <tbody> <tr> <td>Data should be loaded before enabling the transmission through the DIP type enable bit.</td> </tr> </tbody> </table>	Restriction	Data should be loaded before enabling the transmission through the DIP type enable bit.
Restriction				
Data should be loaded before enabling the transmission through the DIP type enable bit.				



## VIDEO\_DIP\_DRM\_DATA

VIDEO_DIP_DRM_DATA - VIDEO_DIP_DRM_DATA	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	60440h-60443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_A
Reset:	soft
Address:	60444h-60447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_A
Reset:	soft
Address:	60448h-6044Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_A
Reset:	soft
Address:	6044Ch-6044Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_A
Reset:	soft
Address:	60450h-60453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_A
Reset:	soft
Address:	60454h-60457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_A
Reset:	soft
Address:	60458h-6045Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_A
Reset:	soft



## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

Address:	6045Ch-6045Fh
Name:	Transcoder Video Data Island Packet for DRM 7
ShortName:	VIDEO_DIP_DRM_DATA_7_A
Reset:	soft
Address:	61440h-61443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_B
Reset:	soft
Address:	61444h-61447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_B
Reset:	soft
Address:	61448h-6144Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_B
Reset:	soft
Address:	6144Ch-6144Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_B
Reset:	soft
Address:	61450h-61453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_B
Reset:	soft
Address:	61454h-61457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_B
Reset:	soft
Address:	61458h-6145Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_B
Reset:	soft
Address:	6145Ch-6145Fh
Name:	Transcoder Video Data Island Packet for DRM 7
ShortName:	VIDEO_DIP_DRM_DATA_7_B



## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

Reset:	soft
Address:	62440h-62443h
Name:	Transcoder Video Data Island Packet for DRM 0
ShortName:	VIDEO_DIP_DRM_DATA_0_C
Reset:	soft
Address:	62444h-62447h
Name:	Transcoder Video Data Island Packet for DRM 1
ShortName:	VIDEO_DIP_DRM_DATA_1_C
Reset:	soft
Address:	62448h-6244Bh
Name:	Transcoder Video Data Island Packet for DRM 2
ShortName:	VIDEO_DIP_DRM_DATA_2_C
Reset:	soft
Address:	6244Ch-6244Fh
Name:	Transcoder Video Data Island Packet for DRM 3
ShortName:	VIDEO_DIP_DRM_DATA_3_C
Reset:	soft
Address:	62450h-62453h
Name:	Transcoder Video Data Island Packet for DRM 4
ShortName:	VIDEO_DIP_DRM_DATA_4_C
Reset:	soft
Address:	62454h-62457h
Name:	Transcoder Video Data Island Packet for DRM 5
ShortName:	VIDEO_DIP_DRM_DATA_5_C
Reset:	soft
Address:	62458h-6245Bh
Name:	Transcoder Video Data Island Packet for DRM 6
ShortName:	VIDEO_DIP_DRM_DATA_6_C
Reset:	soft
Address:	6245Ch-6245Fh
Name:	Transcoder Video Data Island Packet for DRM 7
ShortName:	VIDEO_DIP_DRM_DATA_7_C
Reset:	soft
Address:	63440h-63443h
Name:	Transcoder Video Data Island Packet for DRM 0



## VIDEO\_DIP\_DRM\_DATA - VIDEO\_DIP\_DRM\_DATA

ShortName:	VIDEO_DIP_DRM_DATA_0_D	
Reset:	soft	
Address:	63444h-63447h	
Name:	Transcoder Video Data Island Packet for DRM 1	
ShortName:	VIDEO_DIP_DRM_DATA_1_D	
Reset:	soft	
Address:	63448h-6344Bh	
Name:	Transcoder Video Data Island Packet for DRM 2	
ShortName:	VIDEO_DIP_DRM_DATA_2_D	
Reset:	soft	
Address:	6344Ch-6344Fh	
Name:	Transcoder Video Data Island Packet for DRM 3	
ShortName:	VIDEO_DIP_DRM_DATA_3_D	
Reset:	soft	
Address:	63450h-63453h	
Name:	Transcoder Video Data Island Packet for DRM 4	
ShortName:	VIDEO_DIP_DRM_DATA_4_D	
Reset:	soft	
Address:	63454h-63457h	
Name:	Transcoder Video Data Island Packet for DRM 5	
ShortName:	VIDEO_DIP_DRM_DATA_5_D	
Reset:	soft	
Address:	63458h-6345Bh	
Name:	Transcoder Video Data Island Packet for DRM 6	
ShortName:	VIDEO_DIP_DRM_DATA_6_D	
Reset:	soft	
Address:	6345Ch-6345Fh	
Name:	Transcoder Video Data Island Packet for DRM 7	
ShortName:	VIDEO_DIP_DRM_DATA_7_D	
Reset:	soft	
HDMI 2.0 Dynamic Range Mastering Infoframe DIP data.		
<b>DWord</b>	<b>Bit</b>	<b>Description</b>
0	31:0	<b>DRM DIP data</b>



## VIDEO\_DIP\_DRM\_ECC

VIDEO_DIP_DRM_ECC - VIDEO_DIP_DRM_ECC	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	60460h-60463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_A
Reset:	soft
Address:	60464h-60467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_A
Reset:	soft
Address:	61460h-61463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_B
Reset:	soft
Address:	61464h-61467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_B
Reset:	soft
Address:	62460h-62463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_C
Reset:	soft
Address:	62464h-62467h
Name:	Transcoder Video Data Island Packet for DRM ECC 1
ShortName:	VIDEO_DIP_DRM_ECC_1_C
Reset:	soft
Address:	63460h-63463h
Name:	Transcoder Video Data Island Packet for DRM ECC 0
ShortName:	VIDEO_DIP_DRM_ECC_0_D
Reset:	soft



## VIDEO\_DIP\_DRM\_ECC - VIDEO\_DIP\_DRM\_ECC

Address: 63464h-63467h  
Name: Transcoder Video Data Island Packet for DRM ECC 1  
ShortName: VIDEO\_DIP\_DRM\_ECC\_1\_D  
Reset: soft

HDMI 2.0 Dynamic Range and Mastering Infoframe ECC data.

DWord	Bit	Description
0	31:0	<b>DRM ECC data</b>





## VIDEO\_DIP\_ECC

VIDEO_DIP_ECC	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	60240h-60243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_A
Reset:	soft
Address:	60244h-60247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_A
Reset:	soft
Address:	60280h-60283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_A
Reset:	soft
Address:	60284h-60287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_A
Reset:	soft
Address:	602C0h-602C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_A
Reset:	soft
Address:	602C4h-602C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_A
Reset:	soft
Address:	602D0h-602D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_A
Reset:	soft



## VIDEO\_DIP\_ECC

Address: 602D4h-602D7h  
Name: Transcoder Video Data Island Packet VSC ECC COG2 1  
ShortName: VIDEO\_DIP\_VSC\_ECC\_COG2\_1\_A  
Reset: soft

Address: 602D8h-602DBh  
Name: Transcoder Video Data Island Packet VSC ECC COG2 2  
ShortName: VIDEO\_DIP\_VSC\_ECC\_COG2\_2\_A  
Reset: soft

Address: 60304h-60307h  
Name: Transcoder Video Data Island Packet GMP ECC 0  
ShortName: VIDEO\_DIP\_GMP\_ECC\_0\_A  
Valid Projects:  
Reset: soft

Address: 60308h-6030Bh  
Name: Transcoder Video Data Island Packet GMP ECC 1  
ShortName: VIDEO\_DIP\_GMP\_ECC\_1\_A  
Valid Projects:  
Reset: soft

Address: 6030Ch-6030Fh  
Name: Transcoder Video Data Island Packet GMP ECC 2  
ShortName: VIDEO\_DIP\_GMP\_ECC\_2\_A  
Valid Projects:  
Reset: soft

Address: 60310h-60313h  
Name: Transcoder Video Data Island Packet GMP ECC 3  
ShortName: VIDEO\_DIP\_GMP\_ECC\_3\_A  
Valid Projects:  
Reset: soft

Address: 60314h-60317h  
Name: Transcoder Video Data Island Packet GMP ECC 4  
ShortName: VIDEO\_DIP\_GMP\_ECC\_4\_A  
Valid Projects:  
Reset: soft

Address: 60344h-60347h  
Name: Transcoder Video Data Island Packet VSC ECC 0



VIDEO_DIP_ECC	
ShortName:	VIDEO_DIP_VSC_ECC_0_A
Reset:	soft
Address:	60348h-6034Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_A
Reset:	soft
Address:	6034Ch-6034Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_A
Reset:	soft
Address:	61240h-61243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_B
Reset:	soft
Address:	61244h-61247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_B
Reset:	soft
Address:	61280h-61283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_B
Reset:	soft
Address:	61284h-61287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_B
Reset:	soft
Address:	612C0h-612C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_B
Reset:	soft
Address:	612C4h-612C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_B
Reset:	soft
Address:	612D0h-612D3h



## VIDEO\_DIP\_ECC

Name: Transcoder Video Data Island Packet VSC ECC COG2 0  
ShortName: VIDEO\_DIP\_VSC\_ECC\_COG2\_0\_B  
Reset: soft

Address: 612D4h-612D7h  
Name: Transcoder Video Data Island Packet VSC ECC COG2 1  
ShortName: VIDEO\_DIP\_VSC\_ECC\_COG2\_1\_B  
Reset: soft

Address: 612D8h-612DBh  
Name: Transcoder Video Data Island Packet VSC ECC COG2 2  
ShortName: VIDEO\_DIP\_VSC\_ECC\_COG2\_2\_B  
Reset: soft

Address: 61304h-61307h  
Name: Transcoder Video Data Island Packet GMP ECC 0  
ShortName: VIDEO\_DIP\_GMP\_ECC\_0\_B  
Valid Projects:  
Reset: soft

Address: 61308h-6130Bh  
Name: Transcoder Video Data Island Packet GMP ECC 1  
ShortName: VIDEO\_DIP\_GMP\_ECC\_1\_B  
Valid Projects:  
Reset: soft

Address: 6130Ch-6130Fh  
Name: Transcoder Video Data Island Packet GMP ECC 2  
ShortName: VIDEO\_DIP\_GMP\_ECC\_2\_B  
Valid Projects:  
Reset: soft

Address: 61310h-61313h  
Name: Transcoder Video Data Island Packet GMP ECC 3  
ShortName: VIDEO\_DIP\_GMP\_ECC\_3\_B  
Valid Projects:  
Reset: soft

Address: 61314h-61317h  
Name: Transcoder Video Data Island Packet GMP ECC 4  
ShortName: VIDEO\_DIP\_GMP\_ECC\_4\_B  
Valid Projects:



VIDEO_DIP_ECC	
Reset:	soft
Address:	61344h-61347h
Name:	Transcoder Video Data Island Packet VSC ECC 0
ShortName:	VIDEO_DIP_VSC_ECC_0_B
Reset:	soft
Address:	61348h-6134Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_B
Reset:	soft
Address:	6134Ch-6134Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_B
Reset:	soft
Address:	62240h-62243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_C
Reset:	soft
Address:	62244h-62247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_C
Reset:	soft
Address:	62280h-62283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_C
Reset:	soft
Address:	62284h-62287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_C
Reset:	soft
Address:	622C0h-622C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_C
Reset:	soft
Address:	622C4h-622C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1



## VIDEO\_DIP\_ECC

ShortName:	VIDEO_DIP_SPD_ECC_1_C
Reset:	soft
Address:	622D0h-622D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_C
Reset:	soft
Address:	622D4h-622D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_C
Reset:	soft
Address:	622D8h-622DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_C
Reset:	soft
Address:	62304h-62307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_C
Valid Projects:	
Reset:	soft
Address:	62308h-6230Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_C
Valid Projects:	
Reset:	soft
Address:	6230Ch-6230Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_C
Valid Projects:	
Reset:	soft
Address:	62310h-62313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_C
Valid Projects:	
Reset:	soft
Address:	62314h-62317h



VIDEO_DIP_ECC	
Name:	Transcoder Video Data Island Packet GMP ECC 4
ShortName:	VIDEO_DIP_GMP_ECC_4_C
Valid Projects:	
Reset:	soft
Address:	62344h-62347h
Name:	Transcoder Video Data Island Packet VSC ECC 0
ShortName:	VIDEO_DIP_VSC_ECC_0_C
Reset:	soft
Address:	62348h-6234Bh
Name:	Transcoder Video Data Island Packet VSC ECC 1
ShortName:	VIDEO_DIP_VSC_ECC_1_C
Reset:	soft
Address:	6234Ch-6234Fh
Name:	Transcoder Video Data Island Packet VSC ECC 2
ShortName:	VIDEO_DIP_VSC_ECC_2_C
Reset:	soft
Address:	63240h-63243h
Name:	Transcoder Video Data Island Packet AVI ECC 0
ShortName:	VIDEO_DIP_AVI_ECC_0_D
Reset:	soft
Address:	63244h-63247h
Name:	Transcoder Video Data Island Packet AVI ECC 1
ShortName:	VIDEO_DIP_AVI_ECC_1_D
Reset:	soft
Address:	63280h-63283h
Name:	Transcoder Video Data Island Packet VS ECC 0
ShortName:	VIDEO_DIP_VS_ECC_0_D
Reset:	soft
Address:	63284h-63287h
Name:	Transcoder Video Data Island Packet VS ECC 1
ShortName:	VIDEO_DIP_VS_ECC_1_D
Reset:	soft
Address:	632C0h-632C3h
Name:	Transcoder Video Data Island Packet SPD ECC 0
ShortName:	VIDEO_DIP_SPD_ECC_0_D



## VIDEO\_DIP\_ECC

Reset:	soft
Address:	632C4h-632C7h
Name:	Transcoder Video Data Island Packet SPD ECC 1
ShortName:	VIDEO_DIP_SPD_ECC_1_D
Reset:	soft
Address:	632D0h-632D3h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 0
ShortName:	VIDEO_DIP_VSC_ECC_COG2_0_D
Reset:	soft
Address:	632D4h-632D7h
Name:	Transcoder Video Data Island Packet VSC ECC COG2 1
ShortName:	VIDEO_DIP_VSC_ECC_COG2_1_D
Reset:	soft
Address:	632D8h-632DBh
Name:	Transcoder Video Data Island Packet VSC ECC COG2 2
ShortName:	VIDEO_DIP_VSC_ECC_COG2_2_D
Reset:	soft
Address:	63304h-63307h
Name:	Transcoder Video Data Island Packet GMP ECC 0
ShortName:	VIDEO_DIP_GMP_ECC_0_D
Valid Projects:	
Reset:	soft
Address:	63308h-6330Bh
Name:	Transcoder Video Data Island Packet GMP ECC 1
ShortName:	VIDEO_DIP_GMP_ECC_1_D
Valid Projects:	
Reset:	soft
Address:	6330Ch-6330Fh
Name:	Transcoder Video Data Island Packet GMP ECC 2
ShortName:	VIDEO_DIP_GMP_ECC_2_D
Valid Projects:	
Reset:	soft
Address:	63310h-63313h
Name:	Transcoder Video Data Island Packet GMP ECC 3
ShortName:	VIDEO_DIP_GMP_ECC_3_D





## VIDEO\_DIP\_ECC

Valid Projects:

Reset: soft

Address: 63314h-63317h

Name: Transcoder Video Data Island Packet GMP ECC 4

ShortName: VIDEO\_DIP\_GMP\_ECC\_4\_D

Valid Projects:

Reset: soft

Address: 63344h-63347h

Name: Transcoder Video Data Island Packet VSC ECC 0

ShortName: VIDEO\_DIP\_VSC\_ECC\_0\_D

Reset: soft

Address: 63348h-6334Bh

Name: Transcoder Video Data Island Packet VSC ECC 1

ShortName: VIDEO\_DIP\_VSC\_ECC\_1\_D

Reset: soft

Address: 6334Ch-6334Fh

Name: Transcoder Video Data Island Packet VSC ECC 2

ShortName: VIDEO\_DIP\_VSC\_ECC\_2\_D

Reset: soft

There are multiple instances of this register format per DIP type and per transcoder.

DWord	Bit	Description
0	31:0	<b>Video DIP ECC</b> This field contains the video DIP ECC value for read back.



## VIDEO\_DIP\_GCP

<b>VIDEO_DIP_GCP</b>											
Register Space:	MMIO: 0/2/0										
Project:											
Source:	BSpec										
Access:	R/W										
Size (in bits):	32										
Address:	60210h-60213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_A										
Reset:	soft										
Address:	61210h-61213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_B										
Reset:	soft										
Address:	62210h-62213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_C										
Reset:	soft										
Address:	63210h-63213h										
Name:	Transcoder Video Data Island Packet GCP										
ShortName:	VIDEO_DIP_GCP_D										
Reset:	soft										
DWord	Bit	Description									
0	31:3	<b>Reserved</b>									
		Format: <span style="float: right;">MBZ</span>									
	2	<b>GCP color indication</b>									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Don't Indicate</td> <td>Don't indicate color depth. CD and PP bits in GCP set to zero.</td> </tr> <tr> <td>1b</td> <td>Indicate</td> <td>Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Don't Indicate	Don't indicate color depth. CD and PP bits in GCP set to zero.	1b	Indicate	Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.
		Value	Name	Description							
0b		Don't Indicate	Don't indicate color depth. CD and PP bits in GCP set to zero.								
1b	Indicate	Indicate color depth using CD bits in GCP. The color depth value comes from the TRANS_DDI_FUNC_CTL register.									
<b>Restriction</b>											
This bit must be set when in HDMI deep color (>8 BPC) mode.											
1		<b>GCP default phase enable</b>									



## VIDEO\_DIP\_GCP

GCP default phase indicates that video timings meet alignment requirements such that the following conditions are met:

1. Htotal is a multiple of the value given in the table below
2. Hactive is an even number
3. Front and back porches for Hsync are even numbers
4. Vsync always starts on an even-numbered pixel within a line in interlaced modes (starting counting with 0)

BPC	Color Format	Htotal Multiple Requirement
8	RGB	2
8	YUV420	4
10	RGB	4
10	YUV420	8
12	RGB	2
12	YUV420	4

Value	Name	Description
0b	Clear	Default phase bit in GCP is cleared.
1b	Set	Default phase bit in GCP is set.

### Restriction

Do not set this bit if these requirements are not met.

0 **Reserved**



## Video BIOS ROM Base Address

<b>ROMADR_0_2_0_PCI - Video BIOS ROM Base Address</b>		
Register Space:	PCI: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	00030h	
The IGD does not use a separate BIOS ROM, therefore this register is hardwired to 0s.		
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>	
N	Unspecified	
DWord	Bit	Description
0	31:18	<b>ROM Base Address</b>
		Default Value: 00000000000000b Access: RO Hardwired to 0's.
	17:11	<b>Address Mask</b>
		Default Value: 0000000b Access: RO Hardwired to 0s to indicate 256 KB address range.
10:1	<b>Reserved</b>	
	Default Value: 0000000b Access: RO Reserved	
0	<b>ROM BIOS Enable</b>	
	Default Value: 0b Access: RO Hardwired to 0 to indicate ROM not accessible.	



## VS Invocation Counter

<b>VS_INVOCATION_COUNT - VS Invocation Counter</b>		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	RenderCS	
Access:	R/W	
Size (in bits):	64	
Trusted Type:	1	
Address:	02320h-02327h	
Name:	VS Invocation Counter	
ShortName:	VS_INVOCATION_COUNT_RCSUNIT_BE_GEOMETRY	
Valid Projects:		
Address:	18320h-18327h	
Name:	VS Invocation Counter	
ShortName:	VS_INVOCATION_COUNT_POCSUNIT_BE_GEOMETRY	
Valid Projects:		
Address:	02320h-02327h	
Name:	VS Invocation Counter	
ShortName:	VS_INVOCATION_COUNT_RCSUNIT_BE	
Valid Projects:		
Address:	18320h-18327h	
Name:	VS Invocation Counter	
ShortName:	VS_INVOCATION_COUNT_POCSUNIT_BE	
Valid Projects:		
<p>This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.</p> <p>More details about the precise event counted by this register are located <a href="#">here</a>.</p>		
<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISStorage</a>
Unspecified	Unspecified	Unspecified
DWord	Bit	Description
0..1	63:32	<b>VS Invocation Count Report UDW</b> Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)
	31:0	<b>VS Invocation Count Report LDW</b> Number of vertices that are dispatched as threads by the VS stage. Updated only when <b>Statistics Enable</b> is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)





## VSR\_PUSH\_CONSTANT\_BASE

VSR_PUSH_CONSTANT_BASE - VSR_PUSH_CONSTANT_BASE			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0E518h		
Name:	VSR_PUSH_CONSTANT_BASE		
ShortName:	VSR_PUSH_CONSTANT_BASE		
DWord	Bit	Description	
0	31:17	<b>Reserved</b>	
		Default Value:	0000000000000000b
		Access:	RO
		Format:	MBZ
	16:6	<b>VSR PUSH CONSTANT BASE</b>	
		Default Value:	200h
		Access:	R/W
	This is an 64 Byte aligned offset in to the URB indicating the base of the push constant allocation space for the push constant allocation space for VSR unit in POSH pipeline. The offset and size of the VSR allocation is relative to this base address.		
	5:0	<b>Reserved</b>	
		Access:	RO
Format:		MBZ	



## VTd Status

VTD_STATUS_0_2_0_PCI - VTd Status								
Register Space:	PCI: 0/2/0							
Project:								
Source:	BSpec							
Size (in bits):	8							
Address:	0006Ch							
Valid Projects:								
This register contains indicator bits for Graphics VTd mode.								
<a href="#">_Custom_GTI_CfgLtLock</a>	<a href="#">_Custom_SaiPolicy []</a>							
N	Unspecified							
DWord	Bit	Description						
0	7:1	<b>RESERVED</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td colspan="2">Reserved</td> </tr> </table>	Default Value:	000b	Access:	RO	Reserved	
Default Value:	000b							
Access:	RO							
Reserved								
0	0	<b>GFX VTd Active</b>						
		<table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table>	Default Value:	0b	Project:		Access:	R/W
		Default Value:	0b					
		Project:						
Access:	R/W							
Reflects GFX VTd Mode is active. 1 - if active, 0 if inactive.								
Acts as R/W register only during Punit restore - when iommu freeze bit is set. RO otherwise								





## WAC\_GT\_CRREG\_LSB

WAC_GT_CRREG_LSB - WAC_GT_CRREG_LSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E38h			
Write Access Control policy register for the GT CRreg policy group. After reset HW will override to open policy if open_policy set.				
<u>_Custom_GTI</u> AccessProtection	<u>_Custom_GTI</u> IsContextMapped	<u>_Custom_GTI</u> ContextMappedUnit	<u>_Custom_GTI</u> Reset	<u>_Custom_GTI</u> Storage
Unspecified	Y	Unspecified	Unspecified	Unspecified
DWord	Bit	Description		
0	31:0	<b>POLICY</b>		
		Default Value:	0x0101020A	
		Access:	R/W	



## WAC\_GT\_CRREG\_MSB

WAC_GT_CRREG_MSB - WAC_GT_CRREG_MSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E3Ch			
Write Access Control policy register for the GT CRreg policy group. After reset HW will override to open policy if open_policy set.				
<u>_Custom_GTI</u> AccessPr otection	<u>_Custom_GTI</u> IsContext Mapped	<u>_Custom_GTI</u> ContextMap pedUnit	<u>_Custom_GTI</u> Reset	<u>_Custom_GTI</u> St orage
Unspecified	Y	Unspecified	Unspecified	Unspecified
DWord	Bit	Description		
0	31:0	<b>POLICY</b>		
		Default Value:	0x00001C00	
		Access:	R/W	



## WAC\_GT\_OS\_LSB

WAC_GT_OS_LSB - WAC_GT_OS_LSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E68h			
Write Access Control policy register for the GT OS policy group. After reset HW will override to open policy if open_policy set.				
<u>_Custom_GTIAccessProtection</u>	<u>_Custom_GTIIsContextMapped</u>	<u>_Custom_GTIContextMappedUnit</u>	<u>_Custom_GTIReset</u>	<u>_Custom_GTIStorage</u>
Unspecified	Y	Unspecified	Unspecified	Unspecified
DWord	Bit	Description		
0	31:0	<b>POLICY</b>		
		Default Value:	0x0101121F	
		Access:	R/W	



## WAC\_GT\_OS\_MSB

WAC_GT_OS_MSB - WAC_GT_OS_MSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E6Ch			
Write Access Control policy register for the GT OS policy group. After reset HW will override to open policy if open_policy set.				
_Custom_GTI Reset	_Custom_GTISTorage	_Custom_GTIAccessProtection	_Custom_GTIIsContext Mapped	_Custom_GTIContextMap pedUnit
Unspecified	Unspecified	Unspecified	Y	Unspecified
DWord	Bit	Description		
0	31:0	<b>POLICY</b>		
		Default Value:	0x00001C00	
		Project:		
		Access:	R/W	



## WAC\_GT\_TRUSTED\_LSB

WAC_GT_TRUSTED_LSB - WAC_GT_TRUSTED_LSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E20h			
Write Access Control policy register for the GT trusted policy group. After reset HW will override to open policy if open_policy set.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0x0101120A	
		Access:	R/W	



## WAC\_GT\_TRUSTED\_MSB

WAC_GT_TRUSTED_MSB - WAC_GT_TRUSTED_MSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E24h			
Write Access Control policy register for the GT trusted policy group. After reset HW will override to open policy if open_policy set.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b> Default Value: 0x00001C00 Project: Access: R/W		



## WAC\_GT\_VTDREG\_LSB

WAC_GT_VTDREG_LSB - WAC_GT_VTDREG_LSB				
Register Space: MMIO: 0/2/0				
Project:				
Source: BSpec				
Size (in bits): 32				
Address: 00E50h				
Write Access Control policy register for the GT VTDreg policy group. After reset HW will override to open policy if open_policy set.				
<u>_Custom_GTIAccessProtection</u>	<u>_Custom_GTIIsContextMapped</u>	<u>_Custom_GTIContextMappedUnit</u>	<u>_Custom_GTIReset</u>	<u>_Custom_GTIStorage</u>
Unspecified	Y	Unspecified	Unspecified	Unspecified
DWord	Bit	Description		
0	31:0	<b>POLICY</b>		
		Default Value:	0x0101121F	
		Access:	R/W	



## WAC\_GT\_VTDREG\_MSB

WAC_GT_VTDREG_MSB - WAC_GT_VTDREG_MSB				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Size (in bits):	32			
Address:	00E54h			
Write Access Control policy register for the GT VTDreg policy group. After reset HW will override to open policy if open_policy set.				
<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTIIsContextMapped</b>	<b>_Custom_GTIContextMappedUnit</b>	<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Y	Unspecified	Unspecified	Unspecified
<b>DWord</b>	<b>Bit</b>	<b>Description</b>		
0	31:0	<b>POLICY</b>		
		Default Value:	0x00000C00	
		Access:	R/W	





## Wait For Event and Display Flip Flags Register

<b>SYNC_FLIP_STATUS - Wait For Event and Display Flip Flags Register</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022D0h-022D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_RCSUNIT
Valid Projects:	
Address:	182D0h-182D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_POCSUNIT
Valid Projects:	
Address:	222D0h-222D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_BCSUNIT
Valid Projects:	
Address:	1C02D0h-1C02D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT0
Valid Projects:	
Address:	1C42D0h-1C42D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT1
Valid Projects:	
Address:	1C82D0h-1C82D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VECSUNIT0
Valid Projects:	
Address:	1D02D0h-1D02D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

Valid Projects:	
Address:	1D42D0h-1D42D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT3
Valid Projects:	
Address:	1D82D0h-1D82D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VECSUNIT1
Valid Projects:	
Address:	1E02D0h-1E02D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT4
Valid Projects:	
Address:	1E42D0h-1E42D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT5
Valid Projects:	
Address:	1E82D0h-1E82D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VECSUNIT2
Valid Projects:	
Address:	1F02D0h-1F02D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT6
Valid Projects:	
Address:	1F42D0h-1F42D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VCSUNIT7
Valid Projects:	
Address:	1F82D0h-1F82D3h
Name:	Wait For Event and Display Flip Flags Register
ShortName:	SYNC_FLIP_STATUS_VECSUNIT3
Valid Projects:	
This register is the saved value of what wait for events are still valid. This register is part of context save and	



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS

_Custom_GTIReset	_Custom_GTIAccessProtection	_Custom_GTIStorage
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ
	Format:	MBZ		
	30	<b>Display Plane 1 Asynchronous Display Flip Pending</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
	Format:	Enable		
	29	<b>Display Plane 1 Synchronous Flip Display Pending</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
	Format:	Enable		
28	<b>Display Plane 4 Synchronous Flip Display Pending</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable	
Format:	Enable			
27	<b>Reserved</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
26	<b>Display Plane 2 Asynchronous Display Flip Pending</b> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 2 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front</p>	Format:	Enable	
Format:	Enable			



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).				
25	<b>Display Plane 2 Synchronous Flip Display Pending</b>	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable					
24	<b>Display Plane 5 Synchronous Flip Display Pending</b>	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable					
23	<b>Reserved</b>	<table border="1"> <tr> <td>Source:</td> <td>BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	Format:	MBZ
Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS					
Format:	MBZ					
23	<b>Display Plane 1 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Source:</td> <td>RenderCS</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Source:	RenderCS	Format:	Enable
Source:	RenderCS					
Format:	Enable					
22	<b>Display Plane 1 Asynchronous Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable		
Format:	Enable					
21	<b>Display Plane 1 Synchronous Flip Pending Wait Enable</b>	<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending</p>	Format:	Enable		
Format:	Enable					



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

	Condition (in the Device Programming Interface chapter of MI Functions).	
20	<b>Display Plane 4 Synchronous Flip Pending Wait Enable</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
19	<b>Reserved</b>	
	Format:	MBZ
18	<b>Display Pipe A Scan Line Wait Enable</b>	
	Format:	Enable
	This field enables a wait while a Display Pipe A Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.	
17	<b>Display Pipe A Vertical Blank Wait Enable</b>	
	Format:	Enable
	This field enables a wait until the next Display Pipe A Vertical Blank event occurs. This event is defined as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).	
16	<b>Reserved</b>	
	Format:	MBZ
15	<b>Reserved</b>	
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
	Format:	MBZ
15	<b>Display Plane 2 Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
14	<b>Display Plane 2 Asynchronous Flip Pending Wait Enable</b>	
	Format:	Enable



## SYNC\_FLIP\_STATUS - Wait For Event and Display Flip Flags Register

	<p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
13	<p><b>Display Plane 2 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 2 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
12	<p><b>Display Plane 5 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
11	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
10	<p><b>Display Pipe B Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Pipe B Vertical Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is defined as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	Format:	Enable
Format:	Enable		
8:0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		



## Wait For Event and Display Flip Flags Register 1

<b>SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022D4h-022D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_RCSUNIT
Valid Projects:	
Address:	182D4h-182D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_POCSUNIT
Valid Projects:	
Address:	222D4h-222D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_BCSUNIT
Valid Projects:	
Address:	1C02D4h-1C02D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_VCSUNIT0
Valid Projects:	
Address:	1C42D4h-1C42D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_VCSUNIT1
Valid Projects:	
Address:	1C82D4h-1C82D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_VECSUNIT0
Valid Projects:	
Address:	1D02D4h-1D02D7h
Name:	Wait For Event and Display Flip Flags Register 1
ShortName:	SYNC_FLIP_STATUS_1_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

Valid Projects:

Address: 1D42D4h-1D42D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VCSUNIT3  
Valid Projects:

Address: 1D82D4h-1D82D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VECSUNIT1  
Valid Projects:

Address: 1E02D4h-1E02D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VCSUNIT4  
Valid Projects:

Address: 1E42D4h-1E42D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VCSUNIT5  
Valid Projects:

Address: 1E82D4h-1E82D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VECSUNIT2  
Valid Projects:

Address: 1F02D4h-1F02D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VCSUNIT6  
Valid Projects:

Address: 1F42D4h-1F42D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VCSUNIT7  
Valid Projects:

Address: 1F82D4h-1F82D7h  
Name: Wait For Event and Display Flip Flags Register 1  
ShortName: SYNC\_FLIP\_STATUS\_1\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and





## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS

_Custom_GTIReset	_Custom_GTIAccessProtection	_Custom_GTIStorage
Unspecified	Unspecified	Unspecified

DWord	Bit	Description				
0	31:27	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">MBZ</td> </tr> </table>	Project:		Format:	MBZ
Project:						
Format:	MBZ					
	26	<p><b>Display Plane 12 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:						
Format:	Enable					
	25	<p><b>Display Plane 12 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:						
Format:	Enable					
	24	<p><b>Display Plane 11 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:						
Format:	Enable					
	23	<p><b>Display Plane 11 Synchronous Flip Display Pending</b></p>				



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	<table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:					
Format:	Enable				
22	<p><b>Display Plane 10 Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:					
Format:	Enable				
21	<p><b>Display Plane 10 Synchronous Flip Display Pending</b></p> <table border="1"> <tr> <td>Project:</td> <td></td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Project:		Format:	Enable
Project:					
Format:	Enable				
20	<p><b>Display Plane 9 Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable				
19	<p><b>Display Plane 9 Synchronous Flip Display Pending</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable		
Format:	Enable				
18	<p><b>Display Plane 8 Synchronous Flip Pending Wait Enable</b></p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip</p>	Format:	Enable		
Format:	Enable				



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.		
17	<p><b>Display Plane 8 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
16	<p><b>Display Plane 7 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
15	<p><b>Display Plane 7 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
14	<p><b>Display Pipe C Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe C. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-C and gets reset on scan line event completion for Display Plane-C.</p>	Format:	Enable
Format:	Enable		
13	<p><b>Display Pipe B Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe B. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-B and gets reset on scan line event completion for Display Plane 3.</p>	Format:	Enable
Format:	Enable		
12	<p><b>Display Pipe A Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 80%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe A. This field gets set</p>	Format:	Enable
Format:	Enable		



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

		when MI_SCANLINE_INCL/EXCL command is parsed for Display Plane-A and gets reset on scan line event completion for Display Plane 1.
11	<b>Reserved</b>	
	Format:	MBZ
10	<b>Display Plane 3 Asynchronous Display Flip Pending</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
9	<b>Display Plane 3 Synchronous Flip Display Pending</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
8	<b>Display Plane 6 Synchronous Flip Display Pending</b>	
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
7	<b>Reserved</b>	
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
	Format:	MBZ
7	<b>Display Plane 3 Asynchronous Performance Flip Pending Wait Enable</b>	
	Source:	RenderCS
	Format:	Enable
	This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
6	<b>Display Plane 3 Asynchronous Flip Pending Wait Enable</b>	
	Format:	Enable



## SYNC\_FLIP\_STATUS\_1 - Wait For Event and Display Flip Flags Register 1

	<p>This field enables a wait for the duration of a Display Plane 3 "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
5	<p><b>Display Plane 3 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 3 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
4	<p><b>Display Plane 6 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
3	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		
2	<p><b>Display Pipe C Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
1	<p><b>Display Pipe C Vertical Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is defined as the start of the next Display Pipe C vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	Format:	Enable
Format:	Enable		
0	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ		



## Wait For Event and Display Flip Flags Register 2

<b>SYNC_FLIP_STATUS_2 - Wait For Event and Display Flip Flags Register 2</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022ECh-022EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_RCSUNIT
Valid Projects:	
Address:	182ECh-182EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_POCSUNIT
Valid Projects:	
Address:	222ECh-222EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_BCSUNIT
Valid Projects:	
Address:	1C02ECh-1C02EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_VCSUNIT0
Valid Projects:	
Address:	1C42ECh-1C42EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_VCSUNIT1
Valid Projects:	
Address:	1C82ECh-1C82EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_VECSUNIT0
Valid Projects:	
Address:	1D02ECh-1D02EFh
Name:	Wait For Event and Display Flip Flags Register 2
ShortName:	SYNC_FLIP_STATUS_2_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

Valid Projects:

Address: 1D42ECh-1D42EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VCSUNIT3  
Valid Projects:

Address: 1D82ECh-1D82EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VECSUNIT1  
Valid Projects:

Address: 1E02ECh-1E02EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VCSUNIT4  
Valid Projects:

Address: 1E42ECh-1E42EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VCSUNIT5  
Valid Projects:

Address: 1E82ECh-1E82EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VECSUNIT2  
Valid Projects:

Address: 1F02ECh-1F02EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VCSUNIT6  
Valid Projects:

Address: 1F42ECh-1F42EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VCSUNIT7  
Valid Projects:

Address: 1F82ECh-1F82EFh  
Name: Wait For Event and Display Flip Flags Register 2  
ShortName: SYNC\_FLIP\_STATUS\_2\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and



## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS
<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Unspecified

DWord	Bit	Description		
0	31:27	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	26	<p><b>Display Plane 12 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	25	<p><b>Display Plane 12 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	24	<p><b>Display Plane 12 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 12 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	23	<p><b>Display Plane 11 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			





## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

22	<b>Display Plane 11 Asynchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
21	<b>Display Plane 11 Asynchronous Display Flip Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 11 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
20	<b>Display Plane 10 Asynchronous Performance Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
19	<b>Display Plane 10 Asynchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
18	<b>Display Plane 10 Asynchronous Display Flip Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 10 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
17	<b>Display Plane 9 Asynchronous Performance Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front	



## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).		
16	<b>Display Plane 9 Asynchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
15	<b>Display Plane 9 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 9 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
14	<b>Display Plane 8 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
13	<b>Display Plane 8 Asynchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
12	<b>Display Plane 8 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 8 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
11	<b>Display Plane 7 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			



## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

	<p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
10	<p><b>Display Plane 7 Asynchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane 7 Asynchronous Display Flip Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 7 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Display Plane 6 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
7	<p><b>Display Plane 6 Asynchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
6	<p><b>Display Plane 6 Asynchronous Display Flip Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 6 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
5	<p><b>Display Plane 5 Asynchronous Performance Flip Pending Wait Enable</b></p>		



## SYNC\_FLIP\_STATUS\_2 - Wait For Event and Display Flip Flags Register 2

	<table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
4	<p><b>Display Plane 5 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
3	<p><b>Display Plane 5 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 5 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
2	<p><b>Display Plane 4 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
1	<p><b>Display Plane 4 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
0	<p><b>Display Plane 4 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		





## Wait For Event and Display Flip Flags Register 3

<b>SYNC_FLIP_STATUS_3 - Wait For Event and Display Flip Flags Register 3</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022B8h-022BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_RCSUNIT
Valid Projects:	
Address:	182B8h-182BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_POCSUNIT
Valid Projects:	
Address:	222B8h-222BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_BCSUNIT
Valid Projects:	
Address:	1C02B8h-1C02BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_VCSUNIT0
Valid Projects:	
Address:	1C42B8h-1C42BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_VCSUNIT1
Valid Projects:	
Address:	1C82B8h-1C82BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_VECSUNIT0
Valid Projects:	
Address:	1D02B8h-1D02BBh
Name:	SYNC_FLIP_STATUS_3
ShortName:	SYNC_FLIP_STATUS_3_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

Valid Projects:

Address: 1D42B8h-1D42BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VCSUNIT3  
Valid Projects:

Address: 1D82B8h-1D82BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VECSUNIT1  
Valid Projects:

Address: 1E02B8h-1E02BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VCSUNIT4  
Valid Projects:

Address: 1E42B8h-1E42BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VCSUNIT5  
Valid Projects:

Address: 1E82B8h-1E82BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VECSUNIT2  
Valid Projects:

Address: 1F02B8h-1F02BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VCSUNIT6  
Valid Projects:

Address: 1F42B8h-1F42BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VCSUNIT7  
Valid Projects:

Address: 1F82B8h-1F82BBh  
Name: SYNC\_FLIP\_STATUS\_3  
ShortName: SYNC\_FLIP\_STATUS\_3\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

restore for RC6 feature.

Programming Notes	Source	
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.		
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS	
<b>_Custom_GTIReset</b>	<b>_Custom_GTIAccessProtection</b>	<b>_Custom_GTISStorage</b>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31:30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	29	<p><b>Display Plane 18 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	28	<p><b>Display Plane 18 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	27	<p><b>Display Plane 18 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	26	<p><b>Display Plane 18 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			





## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

25	<b>Display Plane 18 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 18 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
24	<b>Display Plane 17 Asynchronous Performance Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
23	<b>Display Plane 17 Asynchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
22	<b>Display Plane 17 Asynchronous Display Flip Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
21	<b>Display Plane 17 Synchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
20	<b>Display Plane 17 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 17 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front	



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.		
19	<b>Display Plane 16 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 1616 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
18	<b>Display Plane 16 Asynchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
17	<b>Display Plane 16 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
16	<b>Display Plane 16 Synchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
15	<b>Display Plane 16 Synchronous Flip Display Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 16 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
14	<b>Display Plane 15 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

	<p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
13	<p><b>Display Plane 15 Asynchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
12	<p><b>Display Plane 15 Asynchronous Display Flip Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
11	<p><b>Display Plane 15 Synchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
10	<p><b>Display Plane 15 Synchronous Flip Display Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 15 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane 14 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 4 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Display Plane 14 Asynchronous Flip Pending Wait Enable</b></p>		



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
7	<p><b>Display Plane 14 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
6	<p><b>Display Plane 14 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
5	<p><b>Display Plane 14 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 14 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
4	<p><b>Display Plane 13 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
3	<p><b>Display Plane 13 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		



## SYNC\_FLIP\_STATUS\_3 - Wait For Event and Display Flip Flags Register 3

	2	<b>Display Plane 13 Asynchronous Display Flip Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
	Format:	Enable		
1	<b>Display Plane 13 Synchronous Flip Pending Wait Enable</b>			
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
	0	<b>Display Plane 13 Synchronous Flip Display Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 13 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			



## Wait For Event and Display Flip Flags Register 4

<b>SYNC_FLIP_STATUS_4 - Wait For Event and Display Flip Flags Register 4</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022C0h-022C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_RCSUNIT
Valid Projects:	
Address:	182C0h-182C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_POCSUNIT
Valid Projects:	
Address:	222C0h-222C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_BCSUNIT
Valid Projects:	
Address:	1C02C0h-1C02C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_VCSUNIT0
Valid Projects:	
Address:	1C42C0h-1C42C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_VCSUNIT1
Valid Projects:	
Address:	1C82C0h-1C82C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_VECSUNIT0
Valid Projects:	
Address:	1D02C0h-1D02C3h
Name:	SYNC_FLIP_STATUS_4
ShortName:	SYNC_FLIP_STATUS_4_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

Valid Projects:

Address: 1D42C0h-1D42C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VCSUNIT3  
Valid Projects:

Address: 1D82C0h-1D82C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VECSUNIT1  
Valid Projects:

Address: 1E02C0h-1E02C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VCSUNIT4  
Valid Projects:

Address: 1E42C0h-1E42C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VCSUNIT5  
Valid Projects:

Address: 1E82C0h-1E82C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VECSUNIT2  
Valid Projects:

Address: 1F02C0h-1F02C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VCSUNIT6  
Valid Projects:

Address: 1F42C0h-1F42C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VCSUNIT7  
Valid Projects:

Address: 1F82C0h-1F82C3h  
Name: SYNC\_FLIP\_STATUS\_4  
ShortName: SYNC\_FLIP\_STATUS\_4\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS
<b>_Custom_GTIReset</b>	<b>_Custom_GTIStorage</b>
Unspecified	Unspecified

DWord	Bit	Description		
0	31:30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	29	<p><b>Display Plane 24 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	28	<p><b>Display Plane 24 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	27	<p><b>Display Plane 24 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	26	<p><b>Display Plane 24 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			





## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

25	<b>Display Plane 24 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 24 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
24	<b>Display Plane 23 Asynchronous Performance Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
23	<b>Display Plane 23 Asynchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
22	<b>Display Plane 23 Asynchronous Display Flip Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
21	<b>Display Plane 23 Synchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
20	<b>Display Plane 23 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 23 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front	



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.		
19	<b>Display Plane 22 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
18	<b>Display Plane 22 Asynchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
17	<b>Display Plane 22 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
16	<b>Display Plane 22 Synchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
15	<b>Display Plane 22 Synchronous Flip Display Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 22 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
14	<b>Display Plane 21 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

	<p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
13	<p><b>Display Plane 21 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
12	<p><b>Display Plane 21 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
11	<p><b>Display Plane 21 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
10	<p><b>Display Plane 21 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 21 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane 20 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Display Plane 20 Asynchronous Flip Pending Wait Enable</b></p>		



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
7	<p><b>Display Plane 20 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
6	<p><b>Display Plane 20 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
5	<p><b>Display Plane 20 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 20 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
4	<p><b>Display Plane 19 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
3	<p><b>Display Plane 19 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		



## SYNC\_FLIP\_STATUS\_4 - Wait For Event and Display Flip Flags Register 4

	2	<b>Display Plane 19 Asynchronous Display Flip Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable
	Format:	Enable		
	<p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>			
	1	<b>Display Plane 19 Synchronous Flip Pending Wait Enable</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable
Format:	Enable			
		<p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>		
	0	<b>Display Plane 19 Synchronous Flip Display Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable
Format:	Enable			
		<p>This field enables a wait for the duration of a Display Plane 19 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>		



## Wait For Event and Display Flip Flags Register 5

<b>SYNC_FLIP_STATUS_5 - Wait For Event and Display Flip Flags Register 5</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	022C4h-022C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_RCSUNIT
Valid Projects:	
Address:	182C4h-182C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_POCSUNIT
Valid Projects:	
Address:	222C4h-222C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_BCSUNIT
Valid Projects:	
Address:	1C02C4h-1C02C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_VCSUNIT0
Valid Projects:	
Address:	1C42C4h-1C42C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_VCSUNIT1
Valid Projects:	
Address:	1C82C4h-1C82C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_VECSUNIT0
Valid Projects:	
Address:	1D02C4h-1D02C7h
Name:	SYNC_FLIP_STATUS_5
ShortName:	SYNC_FLIP_STATUS_5_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

Valid Projects:

Address: 1D42C4h-1D42C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VCSUNIT3  
Valid Projects:

Address: 1D82C4h-1D82C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VECSUNIT1  
Valid Projects:

Address: 1E02C4h-1E02C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VCSUNIT4  
Valid Projects:

Address: 1E42C4h-1E42C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VCSUNIT5  
Valid Projects:

Address: 1E82C4h-1E82C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VECSUNIT2  
Valid Projects:

Address: 1F02C4h-1F02C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VCSUNIT6  
Valid Projects:

Address: 1F42C4h-1F42C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VCSUNIT7  
Valid Projects:

Address: 1F82C4h-1F82C7h  
Name: SYNC\_FLIP\_STATUS\_5  
ShortName: SYNC\_FLIP\_STATUS\_5\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS

_Custom_GTIReset	_Custom_GTIAccessProtection	_Custom_GTIStorage
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31:30	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	29	<p><b>Display Plane 30 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	28	<p><b>Display Plane 30 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	27	<p><b>Display Plane 30 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
	26	<p><b>Display Plane 30 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td style="width: 30%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			





## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

25	<b>Display Plane 30 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 30 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
24	<b>Display Plane 29 Asynchronous Performance Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
23	<b>Display Plane 29 Asynchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
22	<b>Display Plane 29 Asynchronous Display Flip Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).	
21	<b>Display Plane 29 Synchronous Flip Pending Wait Enable</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.	
20	<b>Display Plane 29 Synchronous Flip Display Pending</b>
Format: <input type="checkbox"/> Enable	
This field enables a wait for the duration of a Display Plane 29 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front	



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.		
19	<b>Display Plane 28 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
18	<b>Display Plane 28 Asynchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
17	<b>Display Plane 28 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
16	<b>Display Plane 28 Synchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
15	<b>Display Plane 28 Synchronous Flip Display Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 28 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
14	<b>Display Plane 27 Asynchronous Performance Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

	<p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>		
13	<p><b>Display Plane 27 Asynchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
12	<p><b>Display Plane 27 Asynchronous Display Flip Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
11	<p><b>Display Plane 27 Synchronous Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
10	<p><b>Display Plane 27 Synchronous Flip Display Pending</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 27 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
9	<p><b>Display Plane 26 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
8	<p><b>Display Plane 26 Asynchronous Flip Pending Wait Enable</b></p>		



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
7	<p><b>Display Plane 26 Asynchronous Display Flip Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
6	<p><b>Display Plane 26 Synchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
5	<p><b>Display Plane 26 Synchronous Flip Display Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 26 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable		
4	<p><b>Display Plane 25 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		
3	<p><b>Display Plane 25 Asynchronous Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable		



## SYNC\_FLIP\_STATUS\_5 - Wait For Event and Display Flip Flags Register 5

	2	<b>Display Plane 25 Asynchronous Display Flip Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
	Format:	Enable		
1	<b>Display Plane 25 Synchronous Flip Pending Wait Enable</b>			
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
	0	<b>Display Plane 25 Synchronous Flip Display Pending</b>		
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables a wait for the duration of a Display Plane 25 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			



## Wait For Event and Display Flip Flags Register 6

<b>SYNC_FLIP_STATUS_6 - Wait For Event and Display Flip Flags Register 6</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	021F8h-021FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_RCSUNIT
Valid Projects:	
Address:	181F8h-181FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_POCSUNIT
Valid Projects:	
Address:	221F8h-221FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_BCSUNIT
Valid Projects:	
Address:	1C01F8h-1C01FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_VCSUNIT0
Valid Projects:	
Address:	1C41F8h-1C41FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_VCSUNIT1
Valid Projects:	
Address:	1C81F8h-1C81FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_VECSUNIT0
Valid Projects:	
Address:	1D01F8h-1D01FBh
Name:	SYNC_FLIP_STATUS_6
ShortName:	SYNC_FLIP_STATUS_6_VCSUNIT2
Valid Projects:	



## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

Valid Projects:

Address: 1D41F8h-1D41FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VCSUNIT3  
Valid Projects:

Address: 1D81F8h-1D81FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VECSUNIT1  
Valid Projects:

Address: 1E01F8h-1E01FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VCSUNIT4  
Valid Projects:

Address: 1E41F8h-1E41FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VCSUNIT5  
Valid Projects:

Address: 1E81F8h-1E81FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VECSUNIT2  
Valid Projects:

Address: 1F01F8h-1F01FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VCSUNIT6  
Valid Projects:

Address: 1F41F8h-1F41FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VCSUNIT7  
Valid Projects:

Address: 1F81F8h-1F81FBh  
Name: SYNC\_FLIP\_STATUS\_6  
ShortName: SYNC\_FLIP\_STATUS\_6\_VECSUNIT3  
Valid Projects:

This register is the saved value of what wait for events are still valid. This register is part of context save and



## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

restore for RC6 feature.

Programming Notes	Source
<b>Programming Restriction:</b> This register should NEVER be programmed by SW, this is for HW internal use only.	
VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be exercised for reads or writes.	VideoCS, VideoCS2, VideoEnhancementCS

_Custom_GTIReset	_Custom_GTIAccessProtection	_Custom_GTIStorage
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31:19	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	18	<p><b>Display Pipe D Scan Line Event Pending</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field indicates scan line event operation is pending from Display Pipe D. This field gets set when MI_SCANLINE_INCL/EXCL command is parsed for Display Pipe D and gets reset on scan line event completion for Display Plane-C.</p>	Format:	Enable
Format:	Enable			
	17	<p><b>Display Pipe D Scan Line Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait while a Display Pipe D Scan Line condition exists. This condition is defined as the the start of the scan line specified in the Pipe D Display Scan Line Count Range Compare Register. See Scan Line Event in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
	16	<p><b>Display Pipe D Vertical Blank Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait until the next Display Pipe D Vertical Blank event occurs. This event is defined as the start of the next Display Pipe D vertical blank period. Note that this can cause a wait for up to an entire refresh period. See Vertical Blank Event (See Programming Interface).</p>	Format:	Enable
Format:	Enable			
	15:10	<p><b>Reserved</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	9	<p><b>Display Plane 32 Asynchronous Performance Flip Pending Wait Enable</b></p> <table border="1" style="width: 100%;"> <tr> <td style="width: 60%;">Format:</td> <td style="width: 40%;">Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			





## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

8	<b>Display Plane 32 Asynchronous Flip Pending Wait Enable</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
7	<b>Display Plane 32 Asynchronous Display Flip Pending</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
6	<b>Display Plane 32 Synchronous Flip Pending Wait Enable</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.
5	<b>Display Plane 32 Synchronous Flip Display Pending</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 32 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.
4	<b>Display Plane 31 Asynchronous Performance Flip Pending Wait Enable</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).
3	<b>Display Plane 31 Asynchronous Flip Pending Wait Enable</b> Format: <input type="checkbox"/> Enable This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front



## SYNC\_FLIP\_STATUS\_6 - Wait For Event and Display Flip Flags Register 6

		buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).		
2	<b>Display Plane 31 Asynchronous Display Flip Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions).</p>	Format:	Enable
Format:	Enable			
1	<b>Display Plane 31 Synchronous Flip Pending Wait Enable</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			
0	<b>Display Plane 31 Synchronous Flip Display Pending</b>	<table border="1" style="width: 100%;"> <tr> <td style="width: 70%;">Format:</td> <td>Enable</td> </tr> </table> <p>This field enables a wait for the duration of a Display Plane 31 Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.</p>	Format:	Enable
Format:	Enable			



## Watchdog Counter

PR_CTR - Watchdog Counter	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	RO
Size (in bits):	32
Address:	02190h-02193h
Name:	Watchdog Counter
ShortName:	PR_CTR_RCSUNIT
Address:	18190h-18193h
Name:	Watchdog Counter
ShortName:	PR_CTR_POCSUNIT
Address:	22190h-22193h
Name:	Watchdog Counter
ShortName:	PR_CTR_BCSUNIT
Address:	1C0190h-1C0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT0
Address:	1C4190h-1C4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT1
Address:	1C8190h-1C8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT0
Address:	1D0190h-1D0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT2
Address:	1D4190h-1D4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT3
Address:	1D8190h-1D8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT1



## PR\_CTR - Watchdog Counter

Address:	1E0190h-1E0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT4
Address:	1E4190h-1E4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT5
Address:	1E8190h-1E8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT2
Address:	1F0190h-1F0193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT6
Address:	1F4190h-1F4193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VCSUNIT7
Address:	1F8190h-1F8193h
Name:	Watchdog Counter
ShortName:	PR_CTR_VECSUNIT3

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTISTorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description		
0	31:0	<p><b>Counter Value</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td> <td style="text-align: center;">U32</td> </tr> </table> <p>This register reflects the render watchdog counter value itself. It cannot be written to.</p>	Format:	U32
Format:	U32			



## Watchdog Counter Control

<b>PR_CTR_CTL - Watchdog Counter Control</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	02178h-0217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_RCSUNIT
Address:	18178h-1817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_POCSUNIT
Address:	22178h-2217Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_BCSUNIT
Address:	1C0178h-1C017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT0
Address:	1C4178h-1C417Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT1
Address:	1C8178h-1C817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT0
Address:	1D0178h-1D017Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT2
Address:	1D4178h-1D417Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VCSUNIT3
Address:	1D8178h-1D817Bh
Name:	Watchdog Counter Control
ShortName:	PR_CTR_CTL_VECSUNIT1



## PR\_CTR\_CTL - Watchdog Counter Control

Address: 1E0178h-1E017Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VCSUNIT4

Address: 1E4178h-1E417Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VCSUNIT5

Address: 1E8178h-1E817Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VECSUNIT2

Address: 1F0178h-1F017Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VCSUNIT6

Address: 1F4178h-1F417Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VCSUNIT7

Address: 1F8178h-1F817Bh  
 Name: Watchdog Counter Control  
 ShortName: PR\_CTR\_CTL\_VECSUNIT3

### Programming Notes

	Project	Source
<p>Ring Buffer Mode of scheduling SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. Watch Dog counter once enabled doesn't stop unless it is explicitly disabled. SW must explicitly reset the watch dog counter by disabling it before enabling the watch dog counter for a new command sequence. Preemption could happen in a command sequence prior to watch dog counter getting disabled resulting in watch dog counter enabled following preemption. SW must explicitly take care of disabling the watch dog counter as part of the preemption sequence. Execution List Mode of Scheduling: SW must enable and disable watch dog counter inline to a command sequence of any given workload within the same command buffer dispatch. On a context switch "Watch Dog Counter Control" and "Watch dog Threshold" are context save restored, whereas watch dog counter gets reset to 0x0 and remains disabled until it gets enabled by another context during context restore or due to explicit programming. Watch dog counter value doesn't get accumulated across multiple submissions of a given context.</p>		
<p>This register functionality is not supported and must not be programmed for Position command streamer.</p>		PositionCS

_Custom_GTIReset	_Custom_GTIAccessProtection	_Custom_GTIStorage
Unspecified	Unspecified	Unspecified

DWord	Bit	Description



## PR\_CTR\_CTL - Watchdog Counter Control

0	31	<b>Count Select</b>		
		Project:		
		Format:	U1	
		<b>Value</b>	<b>Name</b>	<b>Description</b>
		0h	<b>[Default]</b>	Use eight times the time stamp base unit to increment the watch dog count. The granularity of the time stamp base unit is defined in the "Time Stamp Bases[SKL]" subsection in Power Management chapter.
1h		Use the fixed function clock (csclk) to increment the watchdog count		
0	30:0	<b>Counter Logic Op</b>		
		Default Value:	1h	
This field specifies the action to be taken by the clock counter to generate interrupts. Writing a Zero value to this register starts the counting. Writing a Value of 0000_0001 to this counter stops the counter.				



## Watchdog Counter Threshold

<b>PR_CTR_THRSH - Watchdog Counter Threshold</b>	
Register Space:	MMIO: 0/2/0
Project:	
Source:	BSpec
Access:	R/W
Size (in bits):	32
Address:	0217Ch-0217Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_RCSUNIT
Address:	1817Ch-1817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_POCSUNIT
Address:	2217Ch-2217Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_BCSUNIT
Address:	1C017Ch-1C017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT0
Address:	1C417Ch-1C417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT1
Address:	1C817Ch-1C817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT0
Address:	1D017Ch-1D017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT2
Address:	1D417Ch-1D417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT3
Address:	1D817Ch-1D817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT1





## PR\_CTR\_THRSH - Watchdog Counter Threshold

Address:	1E017Ch-1E017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT4
Address:	1E417Ch-1E417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT5
Address:	1E817Ch-1E817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT2
Address:	1F017Ch-1F017Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT6
Address:	1F417Ch-1F417Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VCSUNIT7
Address:	1F817Ch-1F817Fh
Name:	Watchdog Counter Threshold
ShortName:	PR_CTR_THRSH_VECSUNIT3

Programming Notes	Project	Source
This register functionality is not supported and must not be programmed for Position command streamer.		PositionCS
This register must never be programmed with zero. This will cause the watchdog counter to exceed and not allow the engine to go into IDLE state.		

<a href="#">_Custom_GTIReset</a>	<a href="#">_Custom_GTIAccessProtection</a>	<a href="#">_Custom_GTIStorage</a>
Unspecified	Unspecified	Unspecified

DWord	Bit	Description				
0	31:0	<p><b>Counter Logic Threshold</b></p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td style="text-align: center;">00145855h</td> </tr> <tr> <td>Format:</td> <td style="text-align: center;">U32</td> </tr> </table> <p>This field specifies the threshold that the hardware checks against for the value of the render clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Hang Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.</p>	Default Value:	00145855h	Format:	U32
Default Value:	00145855h					
Format:	U32					



## WD\_27\_M

<b>WD_27_M</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Access:	R/W		
Size (in bits):	32		
Address:	6E524h-6E527h		
Name:	WD0 27 MHz M		
ShortName:	WD_27_M_0		
Power:	PG2		
Reset:	soft		
Address:	6ED24h-6ED27h		
Name:	WD1 27 MHz M		
ShortName:	WD_27_M_1		
Valid Projects:			
Power:	PG2		
Reset:	soft		
DWord	Bit	Description	
0	31	<b>Counter Force</b>	
		Project:	
		This field forces the 27 MHz counter to enabled even if the WD function is disabled. This may be necessary when WD audio is used while WD video is disabled.	
		<b>Value</b>	<b>Name</b>
	1b	Force Enabled	
	0b	Do Not Force	
	30:24	<b>Reserved</b>	
		Format:	MBZ
	23:0	<b>WD Link M</b>	
		<b>Description</b>	<b>Project</b>
This field specifies the M value for the 27 MHz clock. Link M / Link N = 27 MHz / CD clock frequency			
See the Sequences for Changing CD Clock Frequency for the values to use.			
<b>Value</b>		<b>Name</b>	
000002h		2 [Default]	
		M=2	





## WD\_27\_N

<b>WD_27_N</b>				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Access:	R/W			
Size (in bits):	32			
Address:	6E528h-6E52Bh			
Name:	WD0 27 MHz N			
ShortName:	WD_27_N_0			
Power:	PG2			
Reset:	soft			
Address:	6EC28h-6EC2Bh			
Name:	WD1 27 MHz N			
ShortName:	WD_27_N_1			
Valid Projects:				
Power:	PG2			
Reset:	soft			
DWord	Bit	Description		
0	31:24	<b>Reserved</b>		
		Format: <span style="float: right;">MBZ</span>		
0	23:0	<b>WD Link N</b>		
		<b>Description</b>	<b>Project</b>	
		This field specifies the N value for the 27 MHz clock. Link M / Link N = 27 MHz / CD clock frequency		
		See the Sequences for Changing CD Clock Frequency for the values to use.		
		<b>Value</b>	<b>Name</b>	<b>Description</b>
000019h	25 <b>[Default]</b>	N=25		



## WD\_FRAME\_STATUS

WD_FRAME_STATUS																									
Register Space:	MMIO: 0/2/0																								
Project:																									
Source:	BSpec																								
Access:	RO																								
Size (in bits):	32																								
Address:	6E568h-6E56Bh																								
Name:	WD0 Frame Status																								
ShortName:	WD_FRAME_STATUS_0																								
Power:	PG2																								
Reset:	soft																								
Address:	6ED68h-6ED6Bh																								
Name:	WD1 Frame Status																								
ShortName:	WD_FRAME_STATUS_1																								
Power:	PG2																								
Reset:	soft																								
DWord	Bit	Description																							
0	31	<b>Frame Complete</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>R/WC</td></tr></table> This field is a sticky bit set when WD fully completes a frame. Clear by writing a 1 to it.		R/WC																					
		R/WC																							
	30:27	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>MBZ</td></tr></table>		MBZ																					
		MBZ																							
	26:24	<b>WD State</b> Access: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 150px;"></td><td>RO</td></tr></table> This field indicates the live state of WD capture.		RO																					
			RO																						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 65%;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>IDLE</td> <td>Reset state</td> </tr> <tr> <td>001b</td> <td>CAPSTART</td> <td>Start timing generator for normal capture</td> </tr> <tr> <td>010b</td> <td>FRAME_START</td> <td>Send framestart to display pipe</td> </tr> <tr> <td>011b</td> <td>CAPACTIVE</td> <td>Capturing data</td> </tr> <tr> <td>100b</td> <td>TG_DONE</td> <td>Completed writing pixels. Waiting for frame completion.</td> </tr> <tr> <td>101b</td> <td>WDX_DONE</td> <td>Fully completed frame. Waiting to start next frame.</td> </tr> <tr> <td>110b</td> <td>QUICK_CAP</td> <td>Quick capture entry</td> </tr> </tbody> </table>	Value	Name	Description	000b	IDLE	Reset state	001b	CAPSTART	Start timing generator for normal capture	010b	FRAME_START	Send framestart to display pipe	011b	CAPACTIVE	Capturing data	100b	TG_DONE	Completed writing pixels. Waiting for frame completion.	101b	WDX_DONE	Fully completed frame. Waiting to start next frame.	110b	QUICK_CAP
Value		Name	Description																						
000b		IDLE	Reset state																						
001b		CAPSTART	Start timing generator for normal capture																						
010b	FRAME_START	Send framestart to display pipe																							
011b	CAPACTIVE	Capturing data																							
100b	TG_DONE	Completed writing pixels. Waiting for frame completion.																							
101b	WDX_DONE	Fully completed frame. Waiting to start next frame.																							
110b	QUICK_CAP	Quick capture entry																							
23	<b>Reserved</b>																								



## WD\_FRAME\_STATUS

	22:21	<b>Reserved</b>
	20	<b>Reserved</b>
	19:0	<b>Reserved</b>



## WD\_IIR

WD_IIR								
Register Space:	MMIO: 0/2/0							
Project:								
Source:	BSpec							
Access:	R/WC							
Size (in bits):	32							
Address:	6E564h-6E567h							
Name:	WD0 Interrupt Identity							
ShortName:	WD_IIR_0							
Valid Projects:								
Power:	PG2							
Reset:	soft							
Address:	6ED64h-6ED67h							
Name:	WD1 Interrupt Identity							
ShortName:	WD_IIR_1							
Valid Projects:								
Power:	PG2							
Reset:	soft							
See the WD interrupt bit definition to find the source event for each interrupt bit.								
DWord	Bit	Description						
0	31:16	<b>Reserved</b>						
		Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td>MBZ</td></tr></table>		MBZ				
	MBZ							
	15:0	<b>Interrupt Identity Bits</b>						
		Project: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td style="width: 100px;"></td><td></td></tr></table>						
		This field holds the persistent values of the WD interrupt bits which are unmasked by the WD_IMR. Bits set in this register will propagate to the WD interrupt in the Display Engine Miscellaneous Interrupts. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.						
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr></thead><tbody><tr><td>0b</td><td>Condition Not Detected</td></tr><tr><td>1b</td><td>Condition Detected</td></tr></tbody></table>	Value	Name	0b	Condition Not Detected	1b	Condition Detected
Value	Name							
0b	Condition Not Detected							
1b	Condition Detected							



## WD\_IMR

<b>WD_IMR</b>										
Register Space:	MMIO: 0/2/0									
Project:										
Source:	BSpec									
Access:	R/W									
Size (in bits):	32									
Address:	6E560h-6E563h									
Name:	WD0 Interrupt Mask									
ShortName:	WD_IMR_0									
Valid Projects:										
Power:	PG2									
Reset:	soft									
Address:	6ED60h-6ED63h									
Name:	WD1 Interrupt Mask									
ShortName:	WD_IMR_1									
Valid Projects:										
Power:	PG2									
Reset:	soft									
See the WD interrupt bit definition to find the source event for each interrupt bit.										
DWord	Bit	Description								
0	31:16	<b>Reserved</b> Format: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td>MBZ</td></tr></table>		MBZ						
		MBZ								
15:0	<b>Interrupt Mask Bits</b> Project: <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td></tr></table> This field contains a bit mask which selects which WD events are reported in the WD_IIR. <table border="1" style="display: inline-table; vertical-align: middle;"><thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked</td> </tr> <tr> <td>0000FFFFh</td> <td>All interrupts masked <b>[Default]</b></td> </tr> </tbody> </table>		Value	Name	0b	Not Masked	1b	Masked	0000FFFFh	All interrupts masked <b>[Default]</b>
Value	Name									
0b	Not Masked									
1b	Masked									
0000FFFFh	All interrupts masked <b>[Default]</b>									





## WD\_PERF\_CNT

WD_PERF_CNT		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	Write/Read Status	
Size (in bits):	32	
Address:	6E55Ch-6E55Fh	
Name:	WD0 Performance Counter	
ShortName:	WD_PERF_CNT_0	
Valid Projects:		
Power:	PG2	
Reset:	soft	
Address:	6ED5Ch-6ED5Fh	
Name:	WD1 Performance Counter	
ShortName:	WD_PERF_CNT_1	
Valid Projects:		
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:24	<b>Reserved</b> Format: MBZ
	23:0	<b>WD Perf Cnt</b> This field increments every millisecond while capturing. It does not count the time after capture is completed and waiting for the next capsync. Writes to this register will set the count to the written value, then it will increment from that value onwards.



## WD\_STATUS

WD_STATUS				
Register Space:	MMIO: 0/2/0			
Project:				
Source:	BSpec			
Access:	RO			
Size (in bits):	32			
Address:	6E558h-6E55Bh			
Name:	WD0 Status			
ShortName:	WD_STATUS_0			
Valid Projects:				
Power:	PG2			
Reset:	soft			
Address:	6ED58h-6ED5Bh			
Name:	WD1 Status			
ShortName:	WD_STATUS_1			
Valid Projects:				
Power:	PG2			
Reset:	soft			
DWord	Bit	Description		
0	31:16	<b>WD Capsync Count</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The value in this register represents the live status of the capsync counter.</p>	Access:	RO
	Access:	RO		
	15:8	<b>WD Laterun Frame Count</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>The value in this register represents the number of frames WD has dropped due to late run. The count will increment at each capture sync when late run is detected. After reaching the maximum count value the counter will rollover and continue from 0.</p>	Access:	RO
Access:	RO			
7:0	<b>Quickcap Frame Counter</b> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>This field provides the live status of the quick capture frame counter.</p>	Access:	RO	
Access:	RO			



## WD\_STRIDE

<b>WD_STRIDE</b>									
Register Space:	MMIO: 0/2/0								
Project:									
Source:	BSpec								
Access:	Double Buffered								
Size (in bits):	32								
Double Buffer Update Point:	Start of capture sync or transcoder not enabled								
Address:	6E510h-6E513h								
Name:	WD0 Stride								
ShortName:	WD_STRIDE_0								
Valid Projects:									
Power:	PG2								
Reset:	soft								
Address:	6ED10h-6ED13h								
Name:	WD1 Stride								
ShortName:	WD_STRIDE_1								
Valid Projects:									
Power:	PG2								
Reset:	soft								
<table border="1"> <tr> <td style="text-align: center;"><a href="#">_Custom_Display_DoubleBufferUpdatePoint</a></td> </tr> <tr> <td>Start of capture sync or transcoder not enabled</td> </tr> </table>		<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	Start of capture sync or transcoder not enabled						
<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>									
Start of capture sync or transcoder not enabled									
DWord	Bit	Description							
0	31:16	<b>Reserved</b> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ					
	Format:	MBZ							
15:6	<b>WD Stride</b> This field specifies the stride bits 15:6. This value is used to determine the line to line increment for the capture data writes. This field is programmed in units of 64 bytes. <table border="1"> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th> </tr> <tr> <td colspan="2">The stride has to be at least large enough to encompass all the pixels in a line, and rounded up to 64 byte alignment. Stride bytes <math>\geq \text{CEILING}[(\text{Horizontal Active} * \text{WD Color Mode bytes per pixel}) / 64] * 64</math></td> </tr> </table> <table border="1"> <tr> <th colspan="2" style="text-align: center;">Restriction</th> </tr> <tr> <td colspan="2">The stride is limited to a maximum of 32K bytes.</td> </tr> </table>	Programming Notes		The stride has to be at least large enough to encompass all the pixels in a line, and rounded up to 64 byte alignment. Stride bytes $\geq \text{CEILING}[(\text{Horizontal Active} * \text{WD Color Mode bytes per pixel}) / 64] * 64$		Restriction		The stride is limited to a maximum of 32K bytes.	
Programming Notes									
The stride has to be at least large enough to encompass all the pixels in a line, and rounded up to 64 byte alignment. Stride bytes $\geq \text{CEILING}[(\text{Horizontal Active} * \text{WD Color Mode bytes per pixel}) / 64] * 64$									
Restriction									
The stride is limited to a maximum of 32K bytes.									



## WD\_STRIDE

	5:0	<b>Reserved</b>	
		Format:	MBZ



## WD\_SURF

<b>WD_SURF</b>												
Register Space:	MMIO: 0/2/0											
Project:												
Source:	BSpec											
Access:	Double Buffered											
Size (in bits):	32											
Double Buffer Update Point:	Start of capture sync or transcoder not enabled											
Address:	6E514h-6E517h											
Name:	WD0 Surface Base Address											
ShortName:	WD_SURF_0											
Valid Projects:												
Power:	PG2											
Reset:	soft											
Address:	6ED14h-6ED17h											
Name:	WD1 Surface Base Address											
ShortName:	WD_SURF_1											
Valid Projects:												
Power:	PG2											
Reset:	soft											
<b>Writes to this register arm WD registers.</b>												
<table border="1"> <tr> <td><a href="#">_Custom_Display_DoubleBufferUpdatePoint</a></td> </tr> <tr> <td>Start of capture sync or transcoder not enabled</td> </tr> </table>		<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>	Start of capture sync or transcoder not enabled									
<a href="#">_Custom_Display_DoubleBufferUpdatePoint</a>												
Start of capture sync or transcoder not enabled												
DWord	Bit	Description										
0	31:12	<b>WD Surface Base Address</b>										
		<table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:12]</td> </tr> <tr> <td colspan="2">This address specifies the surface base address bits 31:12. It is mapped to physical pages through the global GTT.</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Programming Notes</b></td> </tr> <tr> <td colspan="2">The mapped pages must be located outside graphics data stolen memory.</td> </tr> <tr> <td colspan="2" style="text-align: center;"><b>Restriction</b></td> </tr> <tr> <td colspan="2">It must be at least 4KB aligned. It must use linear memory.</td> </tr> </table>	Format:	GraphicsAddress[31:12]	This address specifies the surface base address bits 31:12. It is mapped to physical pages through the global GTT.		<b>Programming Notes</b>		The mapped pages must be located outside graphics data stolen memory.		<b>Restriction</b>	
Format:	GraphicsAddress[31:12]											
This address specifies the surface base address bits 31:12. It is mapped to physical pages through the global GTT.												
<b>Programming Notes</b>												
The mapped pages must be located outside graphics data stolen memory.												
<b>Restriction</b>												
It must be at least 4KB aligned. It must use linear memory.												
	11:0	<b>Reserved</b>										
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											





## WD\_TAIL\_CFG

<b>WD_TAIL_CFG</b>					
Register Space:	MMIO: 0/2/0				
Project:					
Source:	BSpec				
Access:	Double Buffered				
Size (in bits):	32				
Double Buffer	Start of capture sync or transcoder not enabled; after armed				
Update Point:					
Double Buffer Armed	Write to WD_SURF or WD not enabled				
By:					
Address:	6E520h-6E523h				
Name:	WD0 Tail Pointer Config				
ShortName:	WD_TAIL_CFG_0				
Valid Projects:					
Power:	PG2				
Reset:	soft				
Address:	6ED20h-6ED23h				
Name:	WD1 Tail Pointer Config				
ShortName:	WD_TAIL_CFG_1				
Valid Projects:					
Power:	PG2				
Reset:	soft				
<table border="1" style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;"><b><u>Custom_Display_DoubleBufferUpdatePoint</u></b></td> <td style="width: 50%; text-align: center;"><b><u>Custom_Display_DoubleBufferArmedBy</u></b></td> </tr> <tr> <td style="text-align: center;">Start of capture sync or transcoder not enabled; after armed</td> <td style="text-align: center;">Write to WD_SURF or WD not enabled</td> </tr> </table>		<b><u>Custom_Display_DoubleBufferUpdatePoint</u></b>	<b><u>Custom_Display_DoubleBufferArmedBy</u></b>	Start of capture sync or transcoder not enabled; after armed	Write to WD_SURF or WD not enabled
<b><u>Custom_Display_DoubleBufferUpdatePoint</u></b>	<b><u>Custom_Display_DoubleBufferArmedBy</u></b>				
Start of capture sync or transcoder not enabled; after armed	Write to WD_SURF or WD not enabled				
DWord	Bit	Description			
0	31:28	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;">MBZ</table>			
If Delay < Period; first tail pointer is sent at the next multiple of Period, after the Delay. If Delay ≤ Period; first tail pointer is set at the Period. The tail pointer is also sent at the end of the frame. If Delay or Period are greater than the vertical size, only the tail pointer at the end of the frame is sent.	27:16	<b>Tail Initial Update Delay</b> This field specifies the minimum number of scan lines that WD capture must wait for at the beginning of each frame before any tail pointer updates will be sent to media. This must be programmed smaller than the vertical active size.			
	15:12	<b>Reserved</b> Format: <table border="1" style="display: inline-table; width: 100%;">MBZ</table>			
	11:4	<b>Tail Update Period</b>			



## WD\_TAIL\_CFG

		Default Value:	01h 16 lines
		This field specifies the number of scan lines that the WD capture will write back to memory before sending each tail pointer message to media. This field is programmed in multiples of 16 scan lines.	
		<b>Restriction</b>	
	A value of 0 is not valid.		
	3:0	<b>Reserved</b>	
		Format:	MBZ





## WIDI MOCS LECC 00 TC 00 Register

WIDI_MOCS_LECC_00_TC_00 - WIDI MOCS LECC 00 TC 00 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CE00h		
Name:	WIDI MOCS 0		
ShortName:	WIDI_MOCS_0		
Address:	0CE40h		
Name:	WIDI MOCS 16		
ShortName:	WIDI_MOCS_16		
Address:	0CE80h		
Name:	WIDI MOCS 32		
ShortName:	WIDI_MOCS_32		
Address:	0CEC0h		
Name:	WIDI MOCS 48		
ShortName:	WIDI_MOCS_48		
WIDI MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
18:17		<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface			
16:15		<b>Class of Service</b>	
		Default Value:	00b



## WIDI\_MOCS\_LECC\_00\_TC\_00 - WIDI MOCS LECC 00 TC 00 Register

		Project:	
		Access:	R/W
		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>		
		Default Value:	0b
		Access:	R/W
		<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>		
		Default Value:	000b
		Access:	R/W
		<p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	
10:8	<b>Skip Caching control</b>		
		Default Value:	000b
		Access:	R/W
		<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	



## WIDI\_MOCS\_LECC\_00\_TC\_00 - WIDI MOCS LECC 00 TC 00 Register

7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
	Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b



## WIDI\_MOCS\_LECC\_00\_TC\_00 - WIDI MOCS LECC 00 TC 00 Register

	Access:	R/W
<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		



## WIDI MOCS LECC 00 TC 01 Register

WIDI_MOCS_LECC_00_TC_01 - WIDI MOCS LECC 00 TC 01 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CE04h		
Name:	WIDI MOCS 1		
ShortName:	WIDI_MOCS_1		
Address:	0CE44h		
Name:	WIDI MOCS 17		
ShortName:	WIDI_MOCS_17		
Address:	0CE84h		
Name:	WIDI MOCS 33		
ShortName:	WIDI_MOCS_33		
Address:	0CEC4h		
Name:	WIDI MOCS 49		
ShortName:	WIDI_MOCS_49		
WIDI MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Access:	R/W
00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface			
	16:15	<b>Class of Service</b>	
		Default Value:	00b



## WIDI\_MOCS\_LECC\_00\_TC\_01 - WIDI MOCS LECC 00 TC 01 Register

		Project:	
		Access:	R/W
		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>		
		Default Value:	0b
		Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>		
13:11	<b>Page Faulting Mode</b>		
		Default Value:	000b
		Access:	R/W
	<p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>		
10:8	<b>Skip Caching control</b>		
		Default Value:	000b
		Access:	R/W
	<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>		



## WIDI\_MOCS\_LECC\_00\_TC\_01 - WIDI MOCS LECC 00 TC 01 Register

7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
	Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	01b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b



## WIDI\_MOCS\_LECC\_00\_TC\_01 - WIDI MOCS LECC 00 TC 01 Register

	Access:	R/W
<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		





## WIDI MOCS LECC 00 TC 10 Register

WIDI_MOCS_LECC_00_TC_10 - WIDI MOCS LECC 00 TC 10 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CE08h		
Name:	WIDI MOCS 2		
ShortName:	WIDI_MOCS_2		
Address:	0CE48h		
Name:	WIDI MOCS 18		
ShortName:	WIDI_MOCS_18		
Address:	0CE88h		
Name:	WIDI MOCS 34		
ShortName:	WIDI_MOCS_34		
Address:	0CEC8h		
Name:	WIDI MOCS 50		
ShortName:	WIDI_MOCS_50		
WIDI MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
	18:17	<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
	16:15	<b>Class of Service</b>	
Default Value:		00b	



## WIDI\_MOCS\_LECC\_00\_TC\_10 - WIDI MOCS LECC 00 TC 10 Register

		Project:	
		Access:	R/W
		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>		
		Default Value:	0b
		Access:	R/W
		<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>		
		Default Value:	000b
		Access:	R/W
		<p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	
10:8	<b>Skip Caching control</b>		
		Default Value:	000b
		Access:	R/W
		<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	



## WIDI\_MOCS\_LECC\_00\_TC\_10 - WIDI MOCS LECC 00 TC 10 Register

7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
	Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	10b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	00b



## WIDI\_MOCS\_LECC\_00\_TC\_10 - WIDI MOCS LECC 00 TC 10 Register

	Access:	R/W
<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		



## WIDI MOCS LECC 01 TC 00 Register

WIDI_MOCS_LECC_01_TC_00 - WIDI MOCS LECC 01 TC 00 Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	0CE0Ch		
Name:	WIDI MOCS 3		
ShortName:	WIDI_MOCS_3		
Address:	0CE4Ch		
Name:	WIDI MOCS 19		
ShortName:	WIDI_MOCS_19		
Address:	0CE8Ch		
Name:	WIDI MOCS 35		
ShortName:	WIDI_MOCS_35		
Address:	0CECCh		
Name:	WIDI MOCS 51		
ShortName:	WIDI_MOCS_51		
WIDI MOCS register			
DWord	Bit	Description	
0	31:19	<b>Reserved</b>	
		Default Value:	0000000000000b
		Access:	RO
18:17		<b>Self Snoop Enable</b>	
		Default Value:	00b
		Project:	
		Access:	R/W
		00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic 01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface 11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface	
16:15		<b>Class of Service</b>	
		Default Value:	00b



## WIDI\_MOCS\_LECC\_01\_TC\_00 - WIDI MOCS LECC 01 TC 00 Register

		Project:	
		Access:	R/W
		<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>		
		Default Value:	0b
		Access:	R/W
		<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>		
		Default Value:	000b
		Access:	R/W
		<p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:</p> <p>000: Use the global page faulting mode from context descriptor (default)</p> <p>001-111: Reserved</p>	
10:8	<b>Skip Caching control</b>		
		Default Value:	000b
		Access:	R/W
		<p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.</p> <p>If "0" - than corresponding address bit value is do not care</p> <p>Bit[8]=1: address bit[9] needs to be "0" to cache in target</p> <p>Bit[9]=1: address bit[10] needs to be "0" to cache in target</p> <p>Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	



## WIDI\_MOCS\_LECC\_01\_TC\_00 - WIDI MOCS LECC 01 TC 00 Register

7	<b>Enable Reverse Skip Caching</b>	Default Value:	0b
		Access:	R/W
	Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC		
6	<b>Dont allocate on miss</b>	Default Value:	0b
		Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit		
5:4	<b>LRU management</b>	Default Value:	11b
		Access:	R/W
	This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC) When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows 11: Assign the age of "3" 10: do not change the age on a hit. 01: Assign the age of "0" 00: Take the age value from Uncore CRs		
3:2	<b>Target Cache</b>	Default Value:	00b
		Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: Value from Private PAT registers(40E0/40E4/40E8/40EC) 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	<b>LLC/eDRAM cacheability control</b>	Default Value:	01b



## WIDI\_MOCS\_LECC\_01\_TC\_00 - WIDI MOCS LECC 01 TC 00 Register

	Access:	R/W
<p>Memory type information used in LLC/eDRAM.</p> <p>00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)</p> <p>01: Uncacheable (UC) - non-cacheable</p> <p>10: Writethrough (WT)</p> <p>11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used</p> <p>Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>		





## WIDI MOCS LECC 10 TC 00 Register

WIDI_MOCS_LECC_10_TC_00 - WIDI MOCS LECC 10 TC 00 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CE10h	
Name:	WIDI MOCS 4	
ShortName:	WIDI_MOCS_4	
Address:	0CE28h	
Name:	WIDI MOCS 10	
ShortName:	WIDI_MOCS_10	
Address:	0CE50h	
Name:	WIDI MOCS 20	
ShortName:	WIDI_MOCS_20	
Address:	0CE68h	
Name:	WIDI MOCS 26	
ShortName:	WIDI_MOCS_26	
Address:	0CE90h	
Name:	WIDI MOCS 36	
ShortName:	WIDI_MOCS_36	
Address:	0CEA8h	
Name:	WIDI MOCS 42	
ShortName:	WIDI_MOCS_42	
Address:	0CED0h	
Name:	WIDI MOCS 52	
ShortName:	WIDI_MOCS_52	
Address:	0CEE8h	
Name:	WIDI MOCS 58	
ShortName:	WIDI_MOCS_58	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_10\_TC\_00 - WIDI MOCS LECC 10 TC 00 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_10\_TC\_00 - WIDI MOCS LECC 10 TC 00 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_10\_TC\_00 - WIDI MOCS LECC 10 TC 00 Register

		<p>10: do not change the age on a hit.          01: Assign the age of "0"          00: Take the age value from Uncore CRs</p>				
3:2	<b>Target Cache</b>	<table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching          00: Value from Private PAT registers(40E0/40E4/40E8/40EC)          01: LLC Only          10: LLC/eLLC Allowed          11: LLC/eLLC Allowed</p>	Default Value:	00b	Access:	R/W
Default Value:	00b					
Access:	R/W					
1:0	<b>LLC/eDRAM cacheability control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.          00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)          01: Uncacheable (UC) - non-cacheable          10: Writethrough (WT)          11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used          Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					



## WIDI MOCS LECC 10 TC 01 Register

WIDI_MOCS_LECC_10_TC_01 - WIDI MOCS LECC 10 TC 01 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0F614h	
Name:	WIDI MOCS 5	
ShortName:	WIDI_MOCS_5	
Address:	0F62Ch	
Name:	WIDI MOCS 11	
ShortName:	WIDI_MOCS_11	
Address:	0F654h	
Name:	WIDI MOCS 21	
ShortName:	WIDI_MOCS_21	
Address:	0F66Ch	
Name:	WIDI MOCS 27	
ShortName:	WIDI_MOCS_27	
Address:	0F694h	
Name:	WIDI MOCS 37	
ShortName:	WIDI_MOCS_37	
Address:	0F6ACh	
Name:	WIDI MOCS 43	
ShortName:	WIDI_MOCS_43	
Address:	0F6D4h	
Name:	WIDI MOCS 53	
ShortName:	WIDI_MOCS_53	
Address:	0F6ECh	
Name:	WIDI MOCS 59	
ShortName:	WIDI_MOCS_59	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_10\_TC\_01 - WIDI MOCS LECC 10 TC 01 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_10\_TC\_01 - WIDI MOCS LECC 10 TC 01 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_10\_TC\_01 - WIDI MOCS LECC 10 TC 01 Register

	<p>10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				





## WIDI MOCS LECC 10 TC 10 Register

WIDI_MOCS_LECC_10_TC_10 - WIDI MOCS LECC 10 TC 10 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CE18h	
Name:	WIDI MOCS 6	
ShortName:	WIDI_MOCS_6	
Address:	0CE30h	
Name:	WIDI MOCS 12	
ShortName:	WIDI_MOCS_12	
Address:	0CE58h	
Name:	WIDI MOCS 22	
ShortName:	WIDI_MOCS_22	
Address:	0CE70h	
Name:	WIDI MOCS 28	
ShortName:	WIDI_MOCS_28	
Address:	0CE98h	
Name:	WIDI MOCS 38	
ShortName:	WIDI_MOCS_38	
Address:	0CEB0h	
Name:	WIDI MOCS 44	
ShortName:	WIDI_MOCS_44	
Address:	0CED8h	
Name:	WIDI MOCS 54	
ShortName:	WIDI_MOCS_54	
Address:	0CEF0h	
Name:	WIDI MOCS 60	
ShortName:	WIDI_MOCS_60	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_10\_TC\_10 - WIDI MOCS LECC 10 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_10\_TC\_10 - WIDI MOCS LECC 10 TC 10 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_10\_TC\_10 - WIDI MOCS LECC 10 TC 10 Register

	<p>10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	10b	Access:	R/W
Default Value:	10b				
Access:	R/W				



## WIDI MOCS LECC 11 TC 00 Register

WIDI_MOCS_LECC_11_TC_00 - WIDI MOCS LECC 11 TC 00 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CE1Ch	
Name:	WIDI MOCS 7	
ShortName:	WIDI_MOCS_7	
Address:	0CE34h	
Name:	WIDI MOCS 13	
ShortName:	WIDI_MOCS_13	
Address:	0CE5Ch	
Name:	WIDI MOCS 23	
ShortName:	WIDI_MOCS_23	
Address:	0CE74h	
Name:	WIDI MOCS 29	
ShortName:	WIDI_MOCS_29	
Address:	0CE9Ch	
Name:	WIDI MOCS 39	
ShortName:	WIDI_MOCS_39	
Address:	0CEB4h	
Name:	WIDI MOCS 45	
ShortName:	WIDI_MOCS_45	
Address:	0CEDCh	
Name:	WIDI MOCS 55	
ShortName:	WIDI_MOCS_55	
Address:	0CEF4h	
Name:	WIDI MOCS 61	
ShortName:	WIDI_MOCS_61	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_11\_TC\_00 - WIDI MOCS LECC 11 TC 00 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_11\_TC\_00 - WIDI MOCS LECC 11 TC 00 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_11\_TC\_00 - WIDI MOCS LECC 11 TC 00 Register

	<p>10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>00b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	00b	Access:	R/W
Default Value:	00b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				





## WIDI MOCS LECC 11 TC 01 Register

WIDI_MOCS_LECC_11_TC_01 - WIDI MOCS LECC 11 TC 01 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CE20h	
Name:	WIDI MOCS 8	
ShortName:	WIDI_MOCS_8	
Address:	0CE38h	
Name:	WIDI MOCS 14	
ShortName:	WIDI_MOCS_14	
Address:	0CE60h	
Name:	WIDI MOCS 24	
ShortName:	WIDI_MOCS_24	
Address:	0CE78h	
Name:	WIDI MOCS 30	
ShortName:	WIDI_MOCS_30	
Address:	0CEA0h	
Name:	WIDI MOCS 40	
ShortName:	WIDI_MOCS_40	
Address:	0CEB8h	
Name:	WIDI MOCS 46	
ShortName:	WIDI_MOCS_46	
Address:	0CEE0h	
Name:	WIDI MOCS 56	
ShortName:	WIDI_MOCS_56	
Address:	0CEF8h	
Name:	WIDI MOCS 62	
ShortName:	WIDI_MOCS_62	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_11\_TC\_01 - WIDI MOCS LECC 11 TC 01 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_11\_TC\_01 - WIDI MOCS LECC 11 TC 01 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITS, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_11\_TC\_01 - WIDI MOCS LECC 11 TC 01 Register

	<p>10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>				
3:2	<p><b>Target Cache</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>01b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	01b	Access:	R/W
Default Value:	01b				
Access:	R/W				
1:0	<p><b>LLC/eDRAM cacheability control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)            Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI MOCS LECC 11 TC 10 Register

WIDI_MOCS_LECC_11_TC_10 - WIDI MOCS LECC 11 TC 10 Register		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Size (in bits):	32	
Address:	0CE24h	
Name:	WIDI MOCS 9	
ShortName:	WIDI_MOCS_9	
Address:	0CE3Ch	
Name:	WIDI MOCS 15	
ShortName:	WIDI_MOCS_15	
Address:	0CE64h	
Name:	WIDI MOCS 25	
ShortName:	WIDI_MOCS_25	
Address:	0CE7Ch	
Name:	WIDI MOCS 31	
ShortName:	WIDI_MOCS_31	
Address:	0CEA4h	
Name:	WIDI MOCS 41	
ShortName:	WIDI_MOCS_41	
Address:	0CEBCh	
Name:	WIDI MOCS 47	
ShortName:	WIDI_MOCS_47	
Address:	0CEE4h	
Name:	WIDI MOCS 57	
ShortName:	WIDI_MOCS_57	
Address:	0CEFCh	
Name:	WIDI MOCS 63	
ShortName:	WIDI_MOCS_63	
WIDI MOCS register		
DWord	Bit	Description
0	31:19	<b>Reserved</b>
Default Value:		0000000000000b



## WIDI\_MOCS\_LECC\_11\_TC\_10 - WIDI MOCS LECC 11 TC 10 Register

	Access:	RO
18:17	<b>Self Snoop Enable</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>00: Default value. Self snoop attribute sent to the uncore is as today - determined by MIDI unit logic</p> <p>01: Override the self snoop bit generated by MIDI with 0. No self snoops are sent to the uncore for any transactions from this surface</p> <p>11: Override the self snoop bit generated by MIDI with 1. Self snoops are always sent to the uncore for any transactions from this surface</p>	
16:15	<b>Class of Service</b>	
	Default Value:	00b
	Project:	
	Access:	R/W
	<p>This field controls the Class of Service sent to the LLC to determine which sub-set of Ways the surface will be stored in. The allocation of certain LLC ways to different class of service settings is a project dependent decision and listed in the Bspec.</p> <p>00: Value from Private PAT Registers(40E0/40E4/40E8/40EC)</p> <p>01: Class 1</p> <p>10: Class 2</p> <p>11: Class 3</p>	
14	<b>Snoop Control Field</b>	
	Default Value:	0b
	Access:	R/W
	<p>Not used in CNL. Only used in SKL/BXT</p> <p>Enables s/w to have GFX h/w to be able to consume IA generated buffers that are tagged as WB. Driver can mark these buffers as WB when generating them from IA</p> <p>In LP-SOCs, the fabric is not forced to be coherent all the time. IA-core generated WB buffers can only be consumed by GPU if that buffer is tagged as snoop-able in GPUs buffer definitions (or via GPU Page tables)</p> <p>1: Hardware will snoop the IA caches while accessing this surface</p> <p>0: Hardware will not snoop the IA caches while accessing this surface</p> <p>Note: There is a performance and power penalty in accessing surfaces that are tagged as snooped</p> <p>Note: S/W should NOT set this field in client platforms</p>	
13:11	<b>Page Faulting Mode</b>	
	Default Value:	000b



## WIDI\_MOCS\_LECC\_11\_TC\_10 - WIDI MOCS LECC 11 TC 10 Register

	<table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface:            000: Use the global page faulting mode from context descriptor (default)            001-111: Reserved</p>	Access:	R/W		
Access:	R/W				
10:8	<p><b>Skip Caching control</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface.            If "0" - than corresponding address bit value is do not care            Bit[8]=1: address bit[9] needs to be "0" to cache in target            Bit[9]=1: address bit[10] needs to be "0" to cache in target            Bit[10]=1: address bit[11] needs to be "0" to cache in target</p>	Default Value:	000b	Access:	R/W
Default Value:	000b				
Access:	R/W				
7	<p><b>Enable Reverse Skip Caching</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Enable for the Skip cache mechanism            0: Not enabled            1: Enabled for LLC</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
6	<p><b>Dont allocate on miss</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>0b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Controls defined for RO surfaces in mind, where if the target cache is missed - do not bring the line (applicable to LLC/eDRAM).            0: Allocate on MISS (normal cache behavior)            1: Do NOT allocate on MISS            Received confirmation from Altug on 03/13/13 that nothing needs to be done on this bit</p>	Default Value:	0b	Access:	R/W
Default Value:	0b				
Access:	R/W				
5:4	<p><b>LRU management</b></p> <table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the selection of AGE parameter for a given surface in LLC or eLLC. . If a particular allocation is done at youngest age ("3") it tends to stay longer in the cache as compared to older age allocations ("2", "1", or "0"). This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches.            When Target Cache(TC) == 00, LRU Age value will be from Private PAT registers(40E0/40E8/40EC)            When Target Cache(TC) != 00, LRU Age value will be from MOCS as follows            11: Assign the age of "3"</p>	Default Value:	11b	Access:	R/W
Default Value:	11b				
Access:	R/W				



## WIDI\_MOCS\_LECC\_11\_TC\_10 - WIDI MOCS LECC 11 TC 10 Register

		<p>10: do not change the age on a hit.            01: Assign the age of "0"            00: Take the age value from Uncore CRs</p>				
3:2	<b>Target Cache</b>	<table border="1"> <tr> <td>Default Value:</td> <td>10b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>This field allows the choice of LLC vs eLLC for caching            00: Value from Private PAT registers(40E0/40E4/40E8/40EC)            01: LLC Only            10: LLC/eLLC Allowed            11: LLC/eLLC Allowed</p>	Default Value:	10b	Access:	R/W
Default Value:	10b					
Access:	R/W					
1:0	<b>LLC/eDRAM cacheability control</b>	<table border="1"> <tr> <td>Default Value:</td> <td>11b</td> </tr> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>Memory type information used in LLC/eDRAM.            00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle)            01: Uncacheable (UC) - non-cacheable            10: Writethrough (WT)            11: Writeback (WB)</p> <p>Note: Binding table index based memory typing cannot be used for LLC/eDRAM memory type. Instead page table based controls have to be used            Note: In case of SVM (advanced context), LLC/eDRAM memory type is used based on the page table controls and cannot be managed via MOCS index</p>	Default Value:	11b	Access:	R/W
Default Value:	11b					
Access:	R/W					





## WIDI TLB Control Register

WTCR - WIDI TLB Control Register			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	04278h		
DWord	Bit	Description	
0	31:1	<b>Reserved</b>	
		Default Value:	00000000000000000000000000000000b
		Access:	RO
	0	<b>Invalidate TLBs on the corresponding Engine</b>	
Default Value:	0b		
Access:	R/W		
SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.			



## Window Hardware Generated Clear Value

<b>WMHWCLRVAL - Window Hardware Generated Clear Value</b>			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	RenderCS		
Access:	RO		
Size (in bits):	32		
Address:	05524h		
Valid Projects:			
DWord	Bit	Description	
0	31:0	<b>WM HW Generated Clear Value</b> Format: <table border="1"><tr><td>MBZ</td></tr></table> This register stores HW generated Z clear value.	MBZ
MBZ			



## WM\_LINETIME

WM_LINETIME		
Register Space:	MMIO: 0/2/0	
Project:		
Source:	BSpec	
Access:	R/W	
Size (in bits):	32	
Address:	45270h-45273h	
Name:	Pipe Watermark Line Time	
ShortName:	WM_LINETIME_A	
Power:	PG1	
Reset:	soft	
Address:	45274h-45277h	
Name:	Pipe Watermark Line Time	
ShortName:	WM_LINETIME_B	
Power:	PG2	
Reset:	soft	
Address:	45278h-4527Bh	
Name:	Pipe Watermark Line Time	
ShortName:	WM_LINETIME_C	
Power:	PG2	
Reset:	soft	
Address:	4527Ch-4527Fh	
Name:	Pipe Watermark Line Time	
ShortName:	WM_LINETIME_D	
Power:	PG2	
Reset:	soft	
DWord	Bit	Description
0	31:25	<b>Reserved</b>
	24:16	<b>Reserved</b>
		Project: <input type="text"/>
	15:9	<b>Reserved</b>
	8:0	<b>Line Time</b> This field specifies the line time for the current screen resolution in units of 0.125us.
<b>Programming Notes</b>		



## WM\_LINETIME

Line time in microseconds = Pipe horizontal total number of pixels / pixel rate in MHz. Multiply by 8 to get units of 0.125us and round to nearest integer. Program the smallest line time when using multiple refresh rates.

### Restriction

The line time value must be programmed before enabling any display low power watermark. Maximum supported line time is 63.875us (11111111b).



## WM\_MISC

WM_MISC									
Register Space:	MMIO: 0/2/0								
Project:									
Source:	BSpec								
Access:	R/W								
Size (in bits):	32								
Address:	45260h-45263h								
Name:	Watermark Miscellaneous								
ShortName:	WM_MISC								
Valid Projects:									
Power:	PG0								
Reset:	soft								
DWord	Bit	Description							
0	31	<b>Reserved</b>							
		Project:							
	Format:	PBC							
	30:28	<b>Reserved</b>							
	Project:								
27	<b>MIPI DBI Method</b>								
	Project:								
	This field controls the behavior for the TTNF calculation for MIPI DBI.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Calculated</td> <td>TTNF calculated in active area and all 1s outside of active. TTVBI all 1s.</td> </tr> <tr> <td>1b</td> <td>Simple</td> <td>TTNF all 0s in active area and all 1s outside of active. TTVBI all 1s.</td> </tr> </tbody> </table>	Value	Name	Description	0b	Calculated	TTNF calculated in active area and all 1s outside of active. TTVBI all 1s.	1b	Simple
Value	Name	Description							
0b	Calculated	TTNF calculated in active area and all 1s outside of active. TTVBI all 1s.							
1b	Simple	TTNF all 0s in active area and all 1s outside of active. TTVBI all 1s.							
26:20	<b>Reserved</b>								
	Project:								
Format:	PBC								
19:0	<b>Reserved</b>								
	Project:								



## Write Watermark

WR_WATERMARK - Write Watermark			
Register Space:	MMIO: 0/2/0		
Project:			
Source:	BSpec		
Size (in bits):	32		
Address:	04028h		
DWord	Bit	Description	
0	31:20	<b>Extra Bits</b>	
		Default Value:	000000000000b
		Access:	R/W
	19	<b>Watermark Timeout Enable</b>	
		Default Value:	1b
		Access:	R/W
	18:8	<b>Watermark Timeout</b>	
		Default Value:	1111111110b
		Access:	R/W
	Number of clocks that the write pipe queue is allowed to keep a ready write cycle, without reads or writes to the queue. Once this value is met, and if the feature is enabled, the watermark is considered reached, and all pending write requests are issued.		
	7	<b>Watermark Enable</b>	
		Default Value:	1b
		Access:	R/W
	Enable Write Request Grouping		
	6:0	<b>High Watermark</b>	
		Default Value:	0100100b
		Access:	R/W
	This is the number of write requests to be collected before initiating a write burst. Once a burst is initiated, it continues until all the available writes are requested.		