

Intel® Open Source HD Graphics and Intel Iris™ Plus Graphics

Programmer's Reference Manual

For the 2016 - 2017 Intel Core™ Processors, Celeron™ Processors, and Pentium™ Processors based on the "Kaby Lake" Platform

Volume 2c: Command Reference: Registers

Part 1 – Registers A through L

January 2017, Revision 1.0



Creative Commons License

You are free to Share - to copy, distribute, display, and perform the work under the following conditions:

- **Attribution.** You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).
- No Derivative Works. You may not alter, transform, or build upon this work.

Notices and Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

Copyright © 2017, Intel Corporation. All rights reserved.



Table of Contents

Active Head Pointer Register	1
Advanced Scheduler Reset Request Messages	3
Aggregate_Perf_Counter_A31	5
Aggregate_Perf_Counter_A32	6
Aggregate_Perf_Counter_A33	7
Aggregate_Perf_Counter_A34	8
Aggregate_Perf_Counter_A35	9
Aggregate Perf Counter A0	10
Aggregate Perf Counter A0 Upper DWord	11
Aggregate Perf Counter A1	12
Aggregate Perf Counter A1 Upper DWord	13
Aggregate Perf Counter A2	14
Aggregate Perf Counter A2 Upper DWord	15
Aggregate Perf Counter A3	16
Aggregate Perf Counter A3 Upper DWord	17
Aggregate Perf Counter A4	18
Aggregate Perf Counter A4 Lower DWord Free	19
Aggregate Perf Counter A4 Upper DWord	20
Aggregate Perf Counter A4 Upper DWord Free	21
Aggregate Perf Counter A5	22
Aggregate Perf Counter A5 Upper DWord	23
Aggregate Perf Counter A6	24
Aggregate Perf Counter A6 Lower DWord Free	25
Aggregate Perf Counter A6 Upper DWord	26
Aggregate Perf Counter A6 Upper DWord Free	27
Aggregate Perf Counter A7	28
Aggregate Perf Counter A7 Upper DWord	29
Aggregate Perf Counter A8	30
Aggregate Perf Counter A8 Upper DWord	31
Aggregate Perf Counter A9	32
Aggregate Perf Counter A9 Upper DWord	33



Aggregate Perf Counter A10	34
Aggregate Perf Counter A10 Upper DWord	35
Aggregate Perf Counter A11	36
Aggregate Perf Counter A11 Upper DWord	37
Aggregate Perf Counter A12	38
Aggregate Perf Counter A12 Upper DWord	39
Aggregate Perf Counter A13	40
Aggregate Perf Counter A13 Upper DWord	41
Aggregate Perf Counter A14	42
Aggregate Perf Counter A14 Upper DWord	43
Aggregate Perf Counter A15	44
Aggregate Perf Counter A15 Upper DWord	45
Aggregate Perf Counter A16	46
Aggregate Perf Counter A16 Upper DWord	47
Aggregate Perf Counter A17	48
Aggregate Perf Counter A17 Upper DWord	49
Aggregate Perf Counter A18	50
Aggregate Perf Counter A18 Upper DWord	51
Aggregate Perf Counter A19	52
Aggregate Perf Counter A19 Lower DWord Free	53
Aggregate Perf Counter A19 Upper DWord	54
Aggregate Perf Counter A19 Upper DWord Free	55
Aggregate Perf Counter A20	56
Aggregate Perf Counter A20 Lower DWord Free	57
Aggregate Perf Counter A20 Upper DWord	58
Aggregate Perf Counter A20 Upper DWord Free	59
Aggregate Perf Counter A21	60
Aggregate Perf Counter A21 Upper DWord	61
Aggregate Perf Counter A22	62
Aggregate Perf Counter A22 Upper DWord	63
Aggregate Perf Counter A23	64
Aggregate Perf Counter A23 Upper DWord	65
Aggregate Perf Counter A24	66



Aggregate Perf Counter A24 Upper DWord	67
Aggregate Perf Counter A25	68
Aggregate Perf Counter A25 Upper DWord	69
Aggregate Perf Counter A26	70
Aggregate Perf Counter A26 Upper DWord	71
Aggregate Perf Counter A27	72
Aggregate Perf Counter A27 Upper DWord	73
Aggregate Perf Counter A28	74
Aggregate Perf Counter A28 Upper DWord	75
Aggregate Perf Counter A29	76
Aggregate Perf Counter A29 Upper DWord	77
Aggregate Perf Counter A30	78
Aggregate Perf Counter A30 Upper DWord	79
Aggregate Perf Counter A31 Upper DWord	80
All Engine Fault Register	81
ARB_CTL	82
ARB_CTL2	84
Arbiter Control Register	87
Arbiter Mode Control Register	90
ASL Storage	93
ATS Capability	94
ATS Control	95
ATS Extended Capability Header	96
AUD_CONFIG	97
AUD_DIP_ELD_CTRL_ST	99
AUD_EDID_DATA	102
AUD_FREQ_CNTRL	104
AUD_INFOFR	106
AUD_M_CTS_ENABLE	107
AUD_MISC_CTRL	109
AUD_PIN_ELD_CP_VLD	111
AUD_PIN_PIPE_CONN_ENTRY_LNGTH	114
AUD_PIPE_CONN_SEL_CTRL	115



AUD_PWRST	116
AUD_RID	119
AUD_VID_DID	120
AUD_WNIC_PCR_CNTRL	121
Audio Codec Interrupt Definition	122
Auto Draw End Offset	124
AVC GAM Slave Counter High part	125
AVC GAM Slave Counter Low part	126
Base Data of Stolen Memory	127
Base of GTT Stolen Memory	128
Batch Address Difference Register	129
Batch Buffer Head Pointer Preemption Register	130
Batch Buffer Head Pointer Register	132
Batch Buffer Per Context Pointer	134
Batch Buffer Start Head Pointer Register	138
Batch Buffer Start Upper Head Pointer Register	139
Batch Buffer State Register	140
Batch Buffer Upper Head Pointer Preemption Register	142
Batch Buffer Upper Head Pointer Register	143
Batch Offset Register	144
BCS Context Sizes	146
BCS Ring Buffer Next Context ID Register	147
BCS SW Control	148
BITPLANE CYCLE CONTROL REGISTER	150
Bitstream Output Bit Count for the last Syntax Element Report Register	151
Bitstream Output Byte Count Per Slice Report Register	152
Bitstream Output Minimal Size Padding Count Report Register	153
BLC_PWM_CTL	154
BLC_PWM_DATA	156
Blitter MOCS Register0	157
Blitter MOCS Register1	159
Blitter MOCS Register2	161
Blitter MOCS Register3	163



Blitter MOCS Register4	165
Blitter MOCS Register5	167
Blitter MOCS Register6	169
Blitter MOCS Register7	171
Blitter MOCS Register8	173
Blitter MOCS Register9	175
Blitter MOCS Register10	177
Blitter MOCS Register11	179
Blitter MOCS Register12	181
Blitter MOCS Register13	183
Blitter MOCS Register14	185
Blitter MOCS Register15	187
Blitter MOCS Register16	189
Blitter MOCS Register17	191
Blitter MOCS Register18	193
Blitter MOCS Register19	195
Blitter MOCS Register20	197
Blitter MOCS Register21	199
Blitter MOCS Register22	201
Blitter MOCS Register23	203
Blitter MOCS Register24	205
Blitter MOCS Register25	207
Blitter MOCS Register26	209
Blitter MOCS Register27	211
Blitter MOCS Register28	213
Blitter MOCS Register29	215
Blitter MOCS Register30	217
Blitter MOCS Register31	219
Blitter MOCS Register32	221
Blitter MOCS Register33	223
Blitter MOCS Register34	225
Blitter MOCS Register35	227
Blitter MOCS Register36	229



Blitter MOCS Register37	231
Blitter MOCS Register38	233
Blitter MOCS Register39	235
Blitter MOCS Register40	237
Blitter MOCS Register41	239
Blitter MOCS Register42	241
Blitter MOCS Register43	243
Blitter MOCS Register44	245
Blitter MOCS Register45	247
Blitter MOCS Register46	249
Blitter MOCS Register47	251
Blitter MOCS Register48	253
Blitter MOCS Register49	255
Blitter MOCS Register50	257
Blitter MOCS Register51	259
Blitter MOCS Register52	261
Blitter MOCS Register53	263
Blitter MOCS Register54	265
Blitter MOCS Register55	267
Blitter MOCS Register56	269
Blitter MOCS Register57	271
Blitter MOCS Register58	273
Blitter MOCS Register59	275
Blitter MOCS Register60	277
Blitter MOCS Register61	279
Blitter MOCS Register62	281
Blitter MOCS Register63	283
Blitter TLB Control Register	285
BLT Context Element Descriptor (High Part)	286
BLT Context Element Descriptor (Low Part)	287
BLT Fault Counter	288
BLT Fixed Counter	289
RLT PDP0/PMI 4/PASID Descriptor (High Part)	290



BLT PDP0/PML4/PASID Descriptor (Low Part)	. 291
BLT PDP1 Descriptor Register (High Part)	. 292
BLT PDP1 Descriptor Register (Low Part)	. 293
BLT PDP2 Descriptor Register (High Part)	. 294
BLT PDP2 Descriptor Register (Low Part)	. 295
BLT PDP3 Descriptor Register (High Part)	. 296
BLT PDP3 Descriptor Register (Low Part)	. 297
Boolean_Counter_B0	. 298
Boolean_Counter_B1	. 299
Boolean_Counter_B2	. 300
Boolean_Counter_B3	. 301
Boolean_Counter_B4	. 302
Boolean_Counter_B5	. 303
Boolean_Counter_B6	. 304
Boolean_Counter_B7	. 305
BOOT VECTOR	. 306
BTB Not Consumed By RCS	. 307
BTP Commands Parsed By RCS	. 308
Built In Self Test	. 309
Cache Line Size	. 310
Cache Mode Register 0	. 311
Cache Mode Register 1	. 314
Capabilities A	. 319
Capabilities B	. 322
Capabilities Control	. 325
Capabilities Pointer	. 326
Capability Identifier	. 327
CDCLK_CTL	. 328
CGE_CTRL	. 330
CGE_WEIGHT	. 331
Class Code	. 334
Clipper Invocation Counter	. 335
Clipper Primitives Counter	. 336



Clock Gating Messages	337
Color/Depth Write FIFO Watermarks	339
Config to MCI HI	340
Config to MCI LO	341
Config to MCI STATUS1	342
Configuration Register0 for RPMunit	343
Configuration Register1 for RPMunit	344
Configuration Register for RCPunit	345
Context Load Protocol Register BLT	347
Context Load Protocol Register CS	350
Context Load Protocol Register VCS0	353
Context Load Protocol Register VCS1	356
Context Load Protocol Register VEBX	359
Context Restore Request To TDL	362
Context Save Request To TDL	363
Context Sizes	364
Context Status1 for RCS-BE	365
Context Status Buffer Contents	367
Context Timestamp Count	369
Control Register for Fault and Halt	370
Count Active Channels Dispatched	372
CSC_COEFF	373
CSC_MODE	375
CSC_POSTOFF	377
CSC_PREOFF	379
CSPREEMPT	381
CTX REG 1	382
CTX reg 2	383
CUR_BASE	384
CUR_CTL	386
CUR_FBC_CTL	390
CUR_PAL	392
CUR POS	394



CUR_SURFLIVE	396
Current Context Register	397
Customizable Event Creation 0-0	400
Customizable Event Creation 1-0	402
Customizable Event Creation 1-1	404
Customizable Event Creation 2-0	405
Customizable Event Creation 2-1	407
Customizable Event Creation 3-0	408
Customizable Event Creation 3-1	410
Customizable Event Creation 4-0	411
Customizable Event Creation 5-0	413
Customizable Event Creation 5-1	415
Customizable Event Creation 6-0	416
Customizable Event Creation 6-1	418
Customizable Event Creation 7-0	419
Customizable Event Creation 7-1	421
CVS TLB LRA 0	422
CVS TLB LRA 1	424
CVS TLB LRA 2	426
DATAM	427
DATAN	429
DBUF_CTL	430
DBUF_ECC_STAT	432
DC_STATE_EN	434
DDI_AUX_CTL	436
DDI_AUX_DATA	439
DDI_AUX_MUTEX	440
DDI_BUF_CTL	442
DDI_BUF_TRANS	446
DE_PIPE_INTERRUPT	448
DE_RR_DEST	451
DE_RRMR	452
Decouple Register 0 DW0	456



Decouple Register 0 DW1	457
Decouple Register 1 DW0	458
Decouple Register 1 DW1	459
Decouple Register 2 DW0	460
Decouple Register 2 DW1	461
Decouple Register 3 DW0	462
Decouple Register 3 DW1	463
Decouple Register 4 DW0	464
Decouple Register 4 DW1	465
Decouple Register 5 DW0	466
Decouple Register 5 DW1	467
Decouple Register 6 DW0	468
Decouple Register 6 DW1	469
Decouple Register 7 DW0	470
Decouple Register 7 DW1	471
Decouple Register 8 DW0	472
Decouple Register 8 DW1	473
Decouple Register 9 DW0	474
Decouple Register 9 DW1	475
Decouple Register 10 DW0	476
Decouple Register 10 DW1	477
Decouple Register 11 DW0	478
Decouple Register 11 DW1	479
Decouple Register 12 DW0	480
Decouple Register 12 DW1	481
Decouple Register 13 DW0	482
Decouple Register 13 DW1	483
Decouple Register 14 DW0	484
Decouple Register 14 DW1	485
Decouple Register 15 DW0	486
Decouple Register 15 DW1	487
DE Misc Interrupt Definition	488
DF Port Interrupt Definition	490



Device 2 Control	492
Device Enable	493
Device Identification	495
DFSDONE	496
DFSM	497
DISPIO_CR_TX_BMU_CR0	500
Display CSR Program	501
Display Message Forward Status Register	513
DOUBLE_BUFFER_CTL	515
DP_TP_CTL	517
DP_TP_STATUS	521
DPLL_CFGCR1	525
DPLL_CFGCR2	526
DPLL_CTRL1	528
DPLL_CTRL2	532
DPLL_STATUS	535
DPST_BIN	538
DPST_CTL	539
DPST_GUARD	541
Driver Media Force Wake Ack	542
Driver Render Force Wake Ack	543
DS Invocation Counter	544
DSSM	545
DX9 Constants Not Consumed By RCS	547
DX9 Constants Prsed By RCS	548
ECO reg 1	549
ECO Reserved	550
Element Descriptor Register	551
EMRR Mask LSB	554
EMRR Mask MSB	555
Error Identity Register	556
Error Mask Register	
Error Reporting Register	560



Error Status Register	562
EU_GRF_CLEAR	563
EU_STALL PER SUBSLICE	564
EU Mask Programming	565
EU NOT IDLE PER SUBSLICE	571
EU PAIR 0 PFET control register with lock	572
EU PAIR 0 PGFET control register with lock	574
EU PAIR 0 Power Context Save request	576
EU PAIR 0 Power Down FSM control register with lock	577
EU PAIR 0 Power Gate Control Request	580
EU PAIR 0 Power on FSM control register with lock	581
EU PAIR 1 PFET control register with lock	583
EU PAIR 1 Power Context Save request	585
EU PAIR 1 Power Down FSM control register with lock	586
EU PAIR 1 Power Gate Control Request	589
EU PAIR 1 Power on FSM control register with lock	590
EU PAIR 2 PGFET control register with lock	592
EU PAIR 2 Power Context Save request	594
EU PAIR 2 power Down FSM control register with lock	595
EU PAIR 2 Power Gate Control Request	598
EU PAIR 2 Power on FSM control register with lock	599
EU PAIR 3 PFET control register with lock	601
EU PAIR 3 Power Context Save request	603
EU PAIR 3 Power Down FSM control register with lock	604
EU PAIR 3 Power Gate Control Request	607
EU PAIR 3 Power on FSM control register with lock	608
Event selection and base counters	610
Event Selection and Base Counters1	613
Execlist 0 Contents	614
Execlist 1 Contents	615
Execlist Status	616
Execlist Submit Port Register	619
Execute Condition Code Register	621



FAULT_TLB_RD_DATA0 Register	623
FAULT_TLB_RD_DATA1 Register	. 624
Fault Mode Control	. 625
Fault Mode Control	626
Fault Switch Out	627
FBC_CFB_BASE	628
FBC_CTL	629
FBC_RT_BASE_ADDR_REGISTER	632
FBC_RT_BASE_ADDR_REGISTER_UPPER	633
FBC LLC Config Read Control Register	634
Fence Control Register	635
FF Performance	637
First Buffer Size and Start	639
Flexible EU Event Control 0	. 641
Flexible EU Event Control 1	642
Flexible EU Event Control 2	. 643
Flexible EU Event Control 3	644
Flexible EU Event Control 4	645
Flexible EU Event Control 5	646
Flexible EU Event Control 6	647
FORCE_TO_NONPRIV	648
Frame Buffer Cache Definition Register	654
Frame count and Draw call number	656
FUSE_STATUS	657
GAB Arbitration Programmable	659
GAB LRA 0	660
GAB LRA 1	. 662
GAB unit Control Register	663
GAC_GAM Arbitration Counters Register 0	. 664
GAC_GAM Arbitration Counters Register 1	665
GAC_GAM R Arbitration Register 0	666
GAC_GAM R Arbitration Register 1	667
GAC_GAM R Arbitration Register 2	668



GAC_GAM R Arbitration Register 3	669
GAC_GAM RO Arbitration Register 0	670
GAC_GAM RO Arbitration Register 1	671
GAC_GAM RO Arbitration Register 2	672
GAC_GAM RO Arbitration Register 3	673
GAC_GAM WR Arbitration Register 0	674
GAC_GAM WR Arbitration Register 1	675
GAC_GAM WR Arbitration Register 2	676
GAC_GAM WR Arbitration Register 3	677
GAFS MAX URB READ EVENT	678
GAM and SA Communication Register	679
GAM Context Save	682
GAM Context Save Register	683
Gam Fub Done1 Lookup Register	684
Gam Fub Done Lookup Register	685
GAMMA_MODE	686
GAM Put Delay	688
GAMT_DONE Register	689
GAMT_ECO_REG_RO_IA	690
GAMT_ECO_REG_RW_IA	691
GAMT Arbiter Mode Control	693
GAM Virtualization Enable Register	696
GAMW_ECO_BUS_RO_IA	697
GAMW_ECO_BUS_RW_IA	698
GAMW_ECO_DEV_RO_IA	699
GAMW_ECO_DEV_RW_IA	700
GAMW Power Context Save	701
Gather Constants Not Consumed By RCS	703
GDR Per Client Write Drop Enables	704
GDR Per Client Write Drop Enables-2	705
GDR Write Drop	706
General Purpose Register	707
GFX Arbiter Client Priority Control	711



GFX Context Element Descriptor (High Part)	713
GFX Context Element Descriptor (Low Part)	714
GFX Fault Counter	716
GFX Fixed Counter	717
GFX PDP0/PML4/PASID Descriptor (High Part)	718
GFX PDP0/PML4/PASID Descriptor (Low Part)	719
GFX PDP1 Descriptor Register (High Part)	720
GFX PDP1 Descriptor Register (Low Part)	721
GFX PDP2 Descriptor Register (High Part)	722
GFX PDP2 Descriptor Register (Low Part)	723
GFX PDP3 Descriptor Register (High Part)	724
GFX PDP3 Descriptor Register (Low Part)	725
Global Invalidation Register	726
Global System Interrupt Routine	727
GMBUS0	728
GMBUS1	730
GMBUS2	733
GMBUS3	736
GMBUS4	737
GMBUS5	738
GMCH Graphics Control	739
Go Protocol GAM Request	742
GPA to HPA Translation Request	746
GPA value for GPA to HPA Translation	749
GPGPU Context Restore Request To TDL	750
GPGPU Context Save Request To TDL	752
GPGPU Dispatch Dimension X	753
GPGPU Dispatch Dimension Y	754
GPGPU Dispatch Dimension Z	755
GPIO_CTL	756
GPM POWERGATE LICENSE REQUEST	759
GP Thread Time	760
GPU Ticks Counter	761



Graphics Device Reset Control	762
Graphics Memory Fence Table Register	765
Graphics Memory Range Address	769
Graphics MOCS Register0	771
Graphics MOCS Register1	773
Graphics MOCS Register2	775
Graphics MOCS Register3	777
Graphics MOCS Register4	779
Graphics MOCS Register5	781
Graphics MOCS Register6	783
Graphics MOCS Register7	785
Graphics MOCS Register8	787
Graphics MOCS Register9	789
Graphics MOCS Register10	791
Graphics MOCS Register11	793
Graphics MOCS Register12	795
Graphics MOCS Register13	797
Graphics MOCS Register14	799
Graphics MOCS Register15	801
Graphics MOCS Register16	803
Graphics MOCS Register17	805
Graphics MOCS Register18	807
Graphics MOCS Register19	809
Graphics MOCS Register20	811
Graphics MOCS Register21	813
Graphics MOCS Register22	815
Graphics MOCS Register23	817
Graphics MOCS Register24	819
Graphics MOCS Register25	821
Graphics MOCS Register26	823
Graphics MOCS Register27	825
Graphics MOCS Register28	827
Granhics MOCS Register29	829



Graphics MOCS Register30	831
Graphics MOCS Register31	833
Graphics MOCS Register32	835
Graphics MOCS Register33	837
Graphics MOCS Register34	839
Graphics MOCS Register35	841
Graphics MOCS Register36	843
Graphics MOCS Register37	845
Graphics MOCS Register38	847
Graphics MOCS Register39	849
Graphics MOCS Register40	851
Graphics MOCS Register41	853
Graphics MOCS Register42	855
Graphics MOCS Register43	857
Graphics MOCS Register44	859
Graphics MOCS Register45	861
Graphics MOCS Register46	863
Graphics MOCS Register47	865
Graphics MOCS Register48	867
Graphics MOCS Register49	869
Graphics MOCS Register50	871
Graphics MOCS Register51	873
Graphics MOCS Register52	875
Graphics MOCS Register53	877
Graphics MOCS Register54	879
Graphics MOCS Register55	881
Graphics MOCS Register56	883
Graphics MOCS Register57	885
Graphics MOCS Register58	887
Graphics MOCS Register59	889
Graphics MOCS Register60	891
Graphics MOCS Register61	893
Graphics MOCS Register62	895



Graphics MOCS Register63	897
Graphics Mode Register	899
Graphics System Event	902
Graphics Translation Table Memory Mapped Range Address	903
GSA_AUDIO_BDF	905
GSA_TOUCH_BDF	906
GS Invocation Counter	907
GS Primitives Counter	908
GT4 Mode Control Register	909
GTC_CTL	910
GTC_DDA_M	911
GTC_DDA_N	912
GTC_IIR	913
GTC_IMR	914
GTC_LIVE	915
GTC_PORT_CTL	916
GTC_PORT_MISC	918
GTC_PORT_TX_CURR	920
GTC_PORT_TX_PREV	921
GTFORCEAWAKE	922
GT Function Level Reset Control Message	923
GT Interrupt 0 Definition	924
GT Interrupt 1 Definition	926
GT Interrupt 2 Definition	928
GT Interrupt 3 Definition	930
GTI PFET control register with lock	932
GTI Power Gate Control Request	935
GT Mode Register	936
GTSCRATCH	939
GTSP0	940
GTSP1	941
GTSP2	942
GTSP3	943



GTSP4	944
GTSP5	945
GTSP6	946
GTSP7	947
GTT Cache Enable	948
Hardware Scratch Read Write	949
Hardware Status Mask Register	950
Hardware Status Page Address Register	952
HCP Bitstream Output Minimal Size Padding Count Report Register	953
HCP CABAC Status	954
HCP Decode Status	956
HCP Frame BitStream BIN Count	957
HCP Frame Motion Comp Miss Count	958
HCP Frame Motion Comp Read Count	959
HCP Frame Performance Count	960
HCP Image Status Control	961
HCP Image Status Mask	963
HCP Memory Latency Count1	964
HCP Memory Latency Count2	965
HCP Memory Latency Count3	966
HCP Memory Latency Count4	967
HCP Memory Latency Count5	968
HCP Memory Latency Count6	969
HCP Picture Checksum cldx0	970
HCP Picture Checksum cldx1	971
HCP Picture Checksum cldx2	972
HCP Qp Status Count	973
HCP Reported Bitstream Output CABAC Bin Count Register	974
HCP Slice Performance Count	975
HCP Unit Done	976
HDC TLB REQUEST CONTROL REGISTER	977
HDPORT_STATE	978
Header Type	981



HEVC GAM Slave Counter High part	982
HEVC GAM Slave Counter Low part	983
HEVC Local APIC Retry Vector	984
HEVC Microcontroller Header Info	985
HS Invocation Counter	986
IA32 MTRR FIX4K_C0000 High	987
IA32 MTRR FIX4K_C0000 Low	988
IA32 MTRR FIX4K_C8000 High	989
IA32 MTRR FIX4K_C8000 Low	990
IA32 MTRR FIX4K_D0000 High	991
IA32 MTRR FIX4K_D0000 Low	992
IA32 MTRR FIX4K_D8000 High	993
IA32 MTRR FIX4K_D8000 Low	994
IA32 MTRR FIX4K_E0000 High	995
IA32 MTRR FIX4K_E0000 Low	996
IA32 MTRR FIX4K_E8000 High	997
IA32 MTRR FIX4K_E8000 Low	998
IA32 MTRR FIX4K_F0000 High	999
IA32 MTRR FIX4K_F0000 Low	1000
IA32 MTRR FIX4K_F8000 High	1001
IA32 MTRR FIX4K_F8000 Low	1002
IA32 MTRR FIX16K_80000 High	1003
IA32 MTRR FIX16K_80000 Low	1004
IA32 MTRR FIX16K_A0000 High	1005
IA32 MTRR FIX16K_A0000 Low	1006
IA32 MTRR FIX64K_00000 High	1007
IA32 MTRR FIX64K_00000 Low	1008
IA32 MTRR PHYSBASE0 High	1009
IA32 MTRR PHYSBASE0 Low	1010
IA32 MTRR PHYSBASE1 High	1011
IA32 MTRR PHYSBASE1 Low	1012
IA32 MTRR PHYSBASE2 High	1013
IA32 MTRR PHYSRASE2 Low	1014



IA32 M	ITRR PHYSBASE3	High	. 1015
IA32 M	ITRR PHYSBASE3	Low	. 1016
IA32 M	ITRR PHYSBASE4	High	. 1017
IA32 M	ITRR PHYSBASE4	Low	. 1018
IA32 M	ITRR PHYSBASE5	High	. 1019
IA32 M	ITRR PHYSBASE5	Low	. 1020
IA32 M	ITRR PHYSBASE6	High	. 1021
IA32 M	ITRR PHYSBASE6	Low	. 1022
IA32 M	ITRR PHYSBASE7	High	. 1023
IA32 M	ITRR PHYSBASE7	Low	. 1024
IA32 M	ITRR PHYSBASE8	High	. 1025
IA32 M	ITRR PHYSBASE8	Low	. 1026
IA32 M	ITRR PHYSBASE9	High	. 1027
IA32 M	ITRR PHYSBASE9	Low	. 1028
IA32 M	ITRR PHYSMASKO) High	. 1029
IA32 M	ITRR PHYSMASKO) Low	. 1030
IA32 M	ITRR PHYSMASK1	1 High	. 1031
IA32 M	ITRR PHYSMASK1	1 Low	. 1032
IA32 M	ITRR PHYSMASK2	2 High	. 1033
IA32 M	ITRR PHYSMASK2	2 Low	. 1034
IA32 M	ITRR PHYSMASK3	3 High	. 1035
IA32 M	ITRR PHYSMASK3	3 Low	. 1036
IA32 M	ITRR PHYSMASK4	4 High	. 1037
IA32 M	ITRR PHYSMASK4	4 Low	. 1038
IA32 M	ITRR PHYSMASK5	5 High	. 1039
IA32 M	ITRR PHYSMASK5	5 Low	. 1040
IA32 M	ITRR PHYSMASK	5 High	. 1041
IA32 M	ITRR PHYSMASK	5 Low	. 1042
IA32 M	ITRR PHYSMASK7	7 High	. 1043
IA32 M	ITRR PHYSMASK7	7 Low	. 1044
IA32 M	ITRR PHYSMASK	3 High	. 1045
IA32 M	ITRR PHYSMASK	3 Low	. 1046
IA32 M	TRR PHYSMASKS	9 High	. 1047



IA32 MTRR PHYSMASK9 Low	1048
IA Vertices Count	1049
IDI Cacheable Register	1050
IDI Control register	1052
IDI HASH Mask Register	1055
IDI Look up Register	1056
IDILook up Table register	1061
IDI MESSAGES	1063
IDI Self Snoop Register	1065
ldle Switch Delay	1068
Indirect Context Offset Pointer	1069
Indirect Context Pointer	1071
INF unit Level Clock Gating Control 9560	1074
Instruction Parser Mode Register	1076
Internal GAM State	1078
Interrupt Line	1079
Interrupt Mask Register	1080
Interrupt Pin	1081
I/O Base Address	1082
IPC PER SUBSLICE	1083
KCR GAM slave counter High part	1084
KCR GAM slave counter Low part	1085
L3 Bank Status	1086
L3 Control Register	1088
L3 Control Register1	1090
L3 LRA 0	1093
L3 LRA 0 GPGPU	1094
L3 LRA 1	1095
L3 LRA 1 GPGPU	1096
L3 LRA 2	1097
L3 LRA 2 GPGPU	1098
L3 LRA 0 3D	1099
L3 LRA 1 3D	1100



L3 LRA 2 3D	1101
L3 LRA 2 3D	1102
L3 SLM Register	1103
L3 SQC register 4	1104
L3 SQC registers 1	1107
L3 SQC registers 2	1111
L3 SQC registers 3	1114
LBCF config save msg	1119
LBS config bits	1120
LCPLL1_CTL	1121
LCPLL2_CTL	1122
LINKM	1123
LINKN	1124
LNCF config save msg	1125
LNCF MOCS Register 0	1126
LNCF MOCS Register 0	1128
LNCF MOCS Register 1	1130
LNCF MOCS Register 1	1131
LNCF MOCS Register 2	1132
LNCF MOCS Register 2	1133
LNCF MOCS Register 3	1134
LNCF MOCS Register 3	1135
LNCF MOCS Register 4	1136
LNCF MOCS Register 4	1137
LNCF MOCS Register 5	1138
LNCF MOCS Register 5	1139
LNCF MOCS Register 6	1140
LNCF MOCS Register 6	1141
LNCF MOCS Register 7	1142
LNCF MOCS Register 7	1143
LNCF MOCS Register 8	1144
LNCF MOCS Register 8	1145
LNCF MOCS Register 9	1146



LNCF MOCS Register 9	1147
LNCF MOCS Register 10	1148
LNCF MOCS Register 10	1149
LNCF MOCS Register 11	1150
LNCF MOCS Register 11	1151
LNCF MOCS Register 12	1152
LNCF MOCS Register 12	1153
LNCF MOCS Register 13	1154
LNCF MOCS Register 13	1155
LNCF MOCS Register 14	1156
LNCF MOCS Register 14	1157
LNCF MOCS Register 15	1158
LNCF MOCS Register 15	1159
LNCF MOCS Register 16	1160
LNCF MOCS Register 16	1161
LNCF MOCS Register 17	1162
LNCF MOCS Register 17	1163
LNCF MOCS Register 18	1164
LNCF MOCS Register 18	1165
LNCF MOCS Register 19	1166
LNCF MOCS Register 19	1167
LNCF MOCS Register 20	1168
LNCF MOCS Register 20	1169
LNCF MOCS Register 21	1170
LNCF MOCS Register 21	1171
LNCF MOCS Register 22	1172
LNCF MOCS Register 22	1173
LNCF MOCS Register 23	1174
LNCF MOCS Register 23	1175
LNCF MOCS Register 24	1176
LNCF MOCS Register 24	1177
LNCF MOCS Register 25	1178
INCF MOCS Register 25	1179



LNCF MOCS Register 26	1180
LNCF MOCS Register 26	1181
LNCF MOCS Register 27	1182
LNCF MOCS Register 27	1183
LNCF MOCS Register 28	1184
LNCF MOCS Register 28	1185
LNCF MOCS Register 29	1186
LNCF MOCS Register 29	1187
LNCF MOCS Register 30	1188
LNCF MOCS Register 30	1189
LNCF MOCS Register 31	1190
LNCF MOCS Register 31	1191
LNCF Render config save msg	1192
Load Indirect Base Vertex	1193
Load Indirect Instance Count	1194
Load Indirect Start Instance	1195
Load Indirect Start Vertex	1196
Load Indirect Vertex Count	1197
LPFC control register	1198



Active Head Pointer Register

ACTHD - Active Head Pointer Register			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0x00000000		
Access:	RO		
Size (in bits):	32		
Address:	02074h-02077h		
Name:	Active Head Pointer Register		
ShortName:	ACTHD_RCSUNIT		
Address:	12074h-12077h		
Name:	Active Head Pointer Register		
ShortName:	ACTHD_VCSUNIT0		
Address:	1A074h-1A077h		
Name:	Active Head Pointer Register		
ShortName:	ACTHD_VECSUNIT		
Address:	1C074h-1C077h		
Name:	Active Head Pointer Register		
ShortName:	ACTHD_VCSUNIT1		
Address:	22074h-22077h		
Name:	Active Head Pointer Register		
ShortName:	ACTHD_BCSUNIT		

This register contains the address details of the data dword being parsed by command streamer.

- When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address.
- When the commands are being executed from a ring buffer this register contains the Dword aligned offset in to the ring buffer (offset from Ring Buffer start address).

DWord	Bit	Description			
0	31:2	Head Pointer			
		Format:	Format: GraphicsAddress[31:2]		
		When the commands are being executed from a batch buffer this register contains the Dword aligned Graphics Memory Address.			
		 When the commands are being executed from a ring buffer this register contains the Dword aligned offset in to the ring buffer (offset from Ring Buffer start address). 			



ACTHD - Active Head Pointer Register			
1:0 Reserved			
		Format:	MBZ



Advanced Scheduler Reset Request Messages

A	SSRF	REQ - Advanced Scheduler Reset Request Messages
Register S	pace:	MMIO: 0/2/0
Source: BSpec		BSpec
Default Va	lue:	0x0000000
Size (in bit	s):	32
Address:		0810Ch
Hardware	(CS, VC	S) initiated Advanced Scheduler reset request messages.
DWord	Bit	Description
0	31:16	Message Mask
		Access: RO
		Message Mask To write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000
	15:6	Reserved
		Access: RO
		Reserved
	5	SFC1 gracefull reset request message (2nd Vbox)
		Access: R/W Set
		SFC1 gracefull Reset Request Message for 2nd Vbox: '1': cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0': cmsfc Reset Not Requested
	4	SFC0 gracefull reset request message (1st Vbox)
		Access: R/W Set
		SFC0 gracefull Reset Request Message for 1st Vbox: '1': cmsfc Reset Requested - This bit is cleared by the CP upon completion of the reset request '0': cmsfc Reset Not Requested
	3	VINunit cmfxrst reset request message (2nd Vbox)
		Access: R/W Set
		CMFX Reset Request Message from the VINunit in 2nd Vbox: '1': CMFX Reset Requested - This bit is cleared by the CP upon completion of the reset request '0': CMFX Reset Not Requested



2	VINunit cmfxrst Reset Request message			
	Access:	R/W Set		
	CMFX Reset Request Me			
	'1' : CMFX Reset Reques			
		- This bit is cleared by the CP upon completion of the reset request '0' : CMFX Reset Not Requested		
1	Render AS Reset Reque	Render AS Reset Request Message		
	Access:	R/W Set		
	Render AS Reset Request Message from the CSunit:			
	'1' : Render AS Reset Requested			
	- This bit is cleared by the CP upon completion of the reset request			
	'0' : Render AS Reset No	Requested		
0	Media AS Reset Reque	t Message		
	Access:	R/W Set		
	Media AS Reset Request Message from the VCSunit:			
	- I	'1': Media AS Reset Requested This bit is closed by the CR upon completion of the reset request		
	- This bit is cleared by the CP upon completion of the reset request '0' : Media AS Reset Not Requested			



OAPERF_A31 - Aggregate_Perf_Counter_A31					
Register	Register Space: MMIO: 0/2/0				
Source:		BSpec			
Default \	/alue:	0x0000000			
Access:		R/W			
Size (in b	oits):	32			
Address	Address: 028F8h				
This reg	ister ı	eflects the count value of the OA Performance c	ounter A31		
DWord	Bit	Desc	ription		
0	31:0	Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that			
		there is no "latch and hold" mechanism for performance counters when they are accessed through			
		MMIO, so the value returned from this register may be different on back-to-back reads.			



OAPERF_A32 - Aggregate_Perf_Counter_A32

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02900h

This register reflects the count value of the OA Performance counter A32

DWord	Bit	Description		
0	31:0	Considerations		
		Format: U32		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that here is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A33 - Aggregate_Perf_Counter_A33

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02904h

This register reflects the count value of the OA Performance counter A33

DWord	Bit	Description		
0	31:0	Considerations		
		Format: U32		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A34 - Aggregate_Perf_Counter_A34

Register Space: MMIO: 0/2/0

Source: BSpec
Default Value: 0x00000000

Access: R/W
Size (in bits): 32

Address: 02908h

This register reflects the count value of the OA Performance counter A34

This register reflects the count value of the OA Performance counter A34					
DWord	Bit	Description			
0	31:0	Considerations			
		Format: U32			
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that here is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.			



Aggregate_Perf_Counter_A35

OAPERF_A35 - Aggregate_Perf_Counter_A35

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0290Ch

This register reflects the count value of the OA Performance counter A35

DWord	Bit	Description				
0	31:0	Considerations				
		Format:	U32			
		there is no "latch and hold" mechanism for performance cour	32-bit field returns bits 31:0 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed through O, so the value returned from this register may be different on back-to-back reads.			



		OAPERF_A0 - Aggregate Perf Cou	nter A0				
Register	Spac	e: MMIO: 0/2/0					
Source:		BSpec					
Default '	Value:	0x00000000					
Access:		R/W					
Size (in l	oits):	32					
Address		02800h					
This reg	ister r	eflects the count value of the OA Performance counter A0.					
DWord	Bit	Description					
0	31:0	Considerations					
		This 32-bit field returns bits 31:0 of the live performance counter	value when read. Note that				
		there is no "latch and hold" mechanism for performance counters when they are accessed through					
		MMIO, so the value returned from this register may be different on back-to-back reads.					
		Value Name					
		0x00000000	[Default]				
		[0x0000001-0xFFFFFFF]					



Aggregate Perf Counter A0 Upper DWord

OAPERF_A0_UPPER - Aggregate Perf Counter A0 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02804h

This register enables the current live value of performance counter A0 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format:	PBC		
	7:0	Upper Value			
		Format:		U8	
This 8-bit field returns bits 39:32 of the live performance counter value when there is no "latch and hold" mechanism for performance counters when they MMIO, so the value returned from this register may be different on back-to-ba				nen they are accessed through	



OAPERF_A1 - Aggregate Perf Counter A1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02808h

This register reflects the count value of the OA Performance counter A1. DefaultValue="00000000h"



Aggregate Perf Counter A1 Upper DWord

OAPERF_A1_UPPER - Aggregate Perf Counter A1 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0280Ch

This register enables the current live value of performance counter A1 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value				
		Format:		U8		
		there is no "latch and hold" mechanism for performance count	eld returns bits 39:32 of the live performance counter value when read. Note that latch and hold" mechanism for performance counters when they are accessed througe value returned from this register may be different on back-to-back reads.			



OAPERF_A2 - Aggregate Perf Counter A2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02810h

This register reflects the count value of the OA Performance counter A2. DefaultValue="00000000h"



Aggregate Perf Counter A2 Upper DWord

OAPERF_A2_UPPER - Aggregate Perf Counter A2 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02814h

This register enables the current live value of performance counter A2 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value				
		Format:	U8			
		This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that				
		there is no "latch and hold" mechanism for performance counters when they are accessed through				
		MMIO, so the value returned from this register may be differen	nt on back-to-back reads.			



OAPERF_A3 - Aggregate Perf Counter A3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02818h

This register reflects the count value of the OA Performance counter A3. DefaultValue="00000000h"



Aggregate Perf Counter A3 Upper DWord

OAPERF_A3_UPPER - Aggregate Perf Counter A3 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0281Ch

This register enables the current live value of performance counter A3 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value				
		Format:	U8			
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through			



OAPERF_A4 - Aggregate Perf Counter A4

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02820h

This register reflects the count value of the OA Performance counter A4. DefaultValue="00000000h"



Aggregate Perf Counter A4 Lower DWord Free

OAPERF_A4_LOWER_FREE - Aggregate Perf Counter A4 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02960h

This register counts the same event as counter A4 however is not affected by context ID or other conditions that prevent A4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that		
		there is no "latch and hold" mechanism for performance counters when they are accessed		
		through MMIO, so the value returned from this register may be different on back-to-back reads.		



Aggregate Perf Counter A4 Upper DWord

OAPERF_A4_UPPER - Aggregate Perf Counter A4 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02824h

This register enables the current live value of performance counter A4 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value	er Value			
		Format: U8				
		there is no "latch and hold" mechanism for performance count	8-bit field returns bits 39:32 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed the O, so the value returned from this register may be different on back-to-back reads.			



Aggregate Perf Counter A4 Upper DWord Free

OAPERF_A4_UPPER_FREE - Aggregate Perf Counter A4 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02964h

This register counts the same event as counter A4 however is not affected by context ID or other conditions that prevent A4 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

DWord	Bit	Description			
0	31:8	Reserved			
		PBC			
	7:0	Upper Value			
		Format:	U8		
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count through MMIO, so the value returned from this register may be	ers when they are accessed		



OAPERF_A5 - Aggregate Perf Counter A5

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02828h

This register reflects the count value of the OA Performance counter A5. DefaultValue="00000000h"



Aggregate Perf Counter A5 Upper DWord

OAPERF_A5_UPPER - Aggregate Perf Counter A5 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0282Ch

This register enables the current live value of performance counter A5 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value				
		Format:		U8		
		This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that				
		there is no "latch and hold" mechanism for performance counters when they are accessed through				
		MMIO, so the value returned from this register may be differen	nt on	back-to-back reads.		



OAPERF_A6 - Aggregate Perf Counter A6

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02830h

This register reflects the count value of the OA Performance counter A6. DefaultValue="00000000h"



Aggregate Perf Counter A6 Lower DWord Free

OAPERF_A6_LOWER_FREE - Aggregate Perf Counter A6 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02968h

This register counts the same event as counter A6 however is not affected by context ID or other conditions that prevent A6 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

	_			
DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that		
		there is no "latch and hold" mechanism for performance counters when they are accessed		
		through MMIO, so the value returned from this register may be different on back-to-back reads.		



Aggregate Perf Counter A6 Upper DWord

OAPERF_A6_UPPER - Aggregate Perf Counter A6 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02834h

This register enables the current live value of performance counter A6 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description				
0	31:8	Reserved				
		Format:	PBC			
	7:0	Upper Value				
		Format:	U8			
		This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that				
		there is no "latch and hold" mechanism for performance counters when they are accessed through				
		MMIO, so the value returned from this register may be differen	nt on back-to-back reads.			



Aggregate Perf Counter A6 Upper DWord Free

OAPERF_A6_UPPER_FREE - Aggregate Perf Counter A6 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0296Ch

This register counts the same event as counter A6 however is not affected by context ID or other conditions that prevent A6 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0 Upper Value			
		Format:	U8	
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count through MMIO, so the value returned from this register may be	ers when they are accessed	



OAPERF_A7 - Aggregate Perf Counter A7

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02838h

This register reflects the count value of the OA Performance counter A7. DefaultValue="00000000h"



Aggregate Perf Counter A7 Upper DWord

OAPERF_A7_UPPER - Aggregate Perf Counter A7 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0283Ch

This register enables the current live value of performance counter A7 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format: U8		U8
		This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A8 - Aggregate Perf Counter A8

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02840h

This register reflects the count value of the OA Performance counter A8. DefaultValue="00000000h"



Aggregate Perf Counter A8 Upper DWord

OAPERF_A8_UPPER - Aggregate Perf Counter A8 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02844h

This register enables the current live value of performance counter A8 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format: U8		
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through	



OAPERF_A9 - Aggregate Perf Counter A9

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02848h

This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"



Aggregate Perf Counter A9 Upper DWord

OAPERF_A9_UPPER - Aggregate Perf Counter A9 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0284Ch

This register enables the current live value of performance counter A9 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format: U8		
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through	



OAPERF_A10 - Aggregate Perf Counter A10

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02850h

This register reflects the count value of the OA Performance counter A10. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		there is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A10 Upper DWord

OAPERF_A10_UPPER - Aggregate Perf Counter A10 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02854h

This register enables the current live value of performance counter A10 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format: U8		
		nis 8-bit field returns bits 39:32 of the live performance counter value when read. Note that ere is no "latch and hold" mechanism for performance counters when they are accessed throu MIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A11 - Aggregate Perf Counter A11

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02858h

This register reflects the count value of the OA Performance counter A11. DefaultValue="00000000h"



Aggregate Perf Counter A11 Upper DWord

OAPERF_A11_UPPER - Aggregate Perf Counter A11 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0285Ch

This register enables the current live value of performance counter A11 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format:	PBC		
	7:0	Upper Value			
		Format: U8			
		there is no "latch and hold" mechanism for performance count	8-bit field returns bits 39:32 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed through D, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A12 - Aggregate Perf Counter A12

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02860h

This register reflects the count value of the OA Performance counter A12. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		there is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A12 Upper DWord

OAPERF_A12_UPPER - Aggregate Perf Counter A12 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02864h

This register enables the current live value of performance counter A12 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format: PB	2		
	7:0	Upper Value			
		Format: U8			
		there is no "latch and hold" mechanism for performance counters	8-bit field returns bits 39:32 of the live performance counter value when read. Note that e is no "latch and hold" mechanism for performance counters when they are accessed through O, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A13 - Aggregate Perf Counter A13

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02868h

This register reflects the count value of the OA Performance counter A13. DefaultValue="00000000h"



Aggregate Perf Counter A13 Upper DWord

OAPERF_A13_UPPER - Aggregate Perf Counter A13 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0286Ch

This register enables the current live value of performance counter A13 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format: U8		
		This 8-bit field returns bits 39:32 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed the MMIO, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A14 - Aggregate Perf Counter A14

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02870h

This register reflects the count value of the OA Performance counter A14. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		there is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A14 Upper DWord

OAPERF_A14_UPPER - Aggregate Perf Counter A14 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02874h

This register enables the current live value of performance counter A14 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format: PBC			
	7:0	Upper Value			
		Format: U8			
		there is no "latch and hold" mechanism for performance counters w	8-bit field returns bits 39:32 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed through O, so the value returned from this register may be different on back-to-back reads.		



OAPERF_A15 - Aggregate Perf Counter A15		
Register Space:		e: MMIO: 0/2/0
Source:		BSpec
Default Value:		0x00000000
Access:		R/W
Size (in bits):		32
Address:		02878h
This register reflects the count value of the OA Performance counter A15. DefaultValue="00000000h"		
DWord	Bit	Description
0	31:0	Considerations
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that
		there is no "latch and hold" mechanism for performance counters when they are accessed through
		MMIO, so the value returned from this register may be different on back-to-back reads.



Aggregate Perf Counter A15 Upper DWord

OAPERF_A15_UPPER - Aggregate Perf Counter A15 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0287Ch

This register enables the current live value of performance counter A15 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format: PBC		
	7:0	Upper Value		
		Format:	U8	
		This 8-bit field returns bits 39:32 of the live performance counters there is no "latch and hold" mechanism for performance counters MMIO, so the value returned from this register may be different or	when they are accessed through	



OAPERF_A16 - Aggregate Perf Counter A16

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02880h

This register reflects the count value of the OA Performance counter A16. DefaultValue="00000000h"

DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that		
		there is no "latch and hold" mechanism for performance counters when they are accessed through		
		MMIO, so the value returned from this register may be different on back-to-back reads.		



Aggregate Perf Counter A16 Upper DWord

OAPERF_A16_UPPER - Aggregate Perf Counter A16 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02884h

This register enables the current live value of performance counter A16 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	U8	
	This 8-bit field returns bits 39:32 of the live performance counter value when read. Note there is no "latch and hold" mechanism for performance counters when they are accessed MMIO, so the value returned from this register may be different on back-to-back reads.			



OAPERF_A17 - Aggregate Perf Counter A17

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02888h

This register reflects the count value of the OA Performance counter A17. DefaultValue="00000000h"



Aggregate Perf Counter A17 Upper DWord

OAPERF_A17_UPPER - Aggregate Perf Counter A17 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0288Ch

This register enables the current live value of performance counter A17 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	U8	
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through	



OAPERF_A18 - Aggregate Perf Counter A18

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02890h

This register reflects the count value of the OA Performance counter A9. DefaultValue="00000000h"



Aggregate Perf Counter A18 Upper DWord

OAPERF_A18_UPPER - Aggregate Perf Counter A18 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02894h

This register enables the current live value of performance counter A18 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format: PBC		
	7:0	Upper Value		
		Format:	U8	
		This 8-bit field returns bits 39:32 of the live performance counter withere is no "latch and hold" mechanism for performance counters with MMIO, so the value returned from this register may be different or	when they are accessed through	



OAPERF_A19 - Aggregate Perf Counter A19

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02898h

This register reflects the count value of the OA Performance counter A19. DefaultValue="00000000h"



Aggregate Perf Counter A19 Lower DWord Free

OAPERF_A19_LOWER_FREE - Aggregate Perf Counter A19 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02970h

This register counts the same event as counter A19 however is not affected by context ID or other conditions that prevent A19 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		here is no "latch and hold" mechanism for performance counters when they are accessed	
		through MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A19 Upper DWord

OAPERF_A19_UPPER - Aggregate Perf Counter A19 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0289Ch

This register enables the current live value of performance counter A19 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	l	U8
	This 8-bit field returns bits 39:32 of the live performance counter value when read. Note there is no "latch and hold" mechanism for performance counters when they are accessed MMIO, so the value returned from this register may be different on back-to-back reads.			nen they are accessed through



Aggregate Perf Counter A19 Upper DWord Free

OAPERF_A19_UPPER_FREE - Aggregate Perf Counter A19 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02974h

This register counts the same event as counter A19 however is not affected by context ID or other conditions that prevent A19 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

Aggrega	Aggregating Counters section for more details on what event is counted using this register.				
DWord	Bit	Description			
0	31:8	Reserved			
		Format: PBC			
	7:0	Upper Value			
		Format:		U8	
		This 8-bit field returns bits 39:32 of the live performance couthere is no "latch and hold" mechanism for performance couthrough MMIO, so the value returned from this register may be a second to the control of the co	nters v	when they are accessed	



OAPERF_A20 - Aggregate Perf Counter A20

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028A0h

This register reflects the count value of the OA Performance counter A20. DefaultValue="00000000h"



Aggregate Perf Counter A20 Lower DWord Free

OAPERF_A20_LOWER_FREE - Aggregate Perf Counter A20 Lower DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02978h

This register counts the same event as counter A20 however is not affected by context ID or other conditions that prevent A20 from incrementing. This counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted used this register.

DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that		
		there is no "latch and hold" mechanism for performance counters when they are accessed		
		through MMIO, so the value returned from this register may be different on back-to-back reads.		



Aggregate Perf Counter A20 Upper DWord

OAPERF_A20_UPPER - Aggregate Perf Counter_A20 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028A4h

This register enables the current live value of performance counter A20 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	Įι	U8
there is no "latch and hold" mechanism for perform		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ters wh	nen they are accessed through



Aggregate Perf Counter A20 Upper DWord Free

OAPERF_A20_UPPER_FREE - Aggregate Perf Counter A20 Upper DWord Free

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0297Ch

This register counts the same event as counter A20 however is not affected by context ID or other conditions that prevent A20 from incrementing. his counter is free running, always enabled and counting irrespective of OA enabled or disabled. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is counted using this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	U8	
		This 8-bit field returns bits 39:32 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be	ters when they are accessed	



OAPERF_A21 - Aggregate Perf Counter A21

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028A8h

This register reflects the count value of the OA Performance counter A21. DefaultValue="00000000h"

DWord	Bit	Description		
0	31:0	Considerations		
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that		
		there is no "latch and hold" mechanism for performance counters when they are accessed through		
		MMIO, so the value returned from this register may be different on back-to-back reads.		



Aggregate Perf Counter A21 Upper DWord

OAPERF_A21_UPPER - Aggregate Perf Counter A21 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028ACh

This register enables the current live value of performance counter A21 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A22 - Aggregate Perf Counter A22

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028B0h

This register reflects the count value of the OA Performance counter A22. DefaultValue="00000000h"



Aggregate Perf Counter A22 Upper DWord

OAPERF_A22_UPPER - Aggregate Perf Counter A22 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028B4h

This register enables the current live value of performance counter A22 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A23 - Aggregate Perf Counter A23

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028B8h

This register reflects the count value of the OA Performance counter A23. DefaultValue="00000000h"

DWord Bit Description

31:0 Considerations

This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads.

64



Aggregate Perf Counter A23 Upper DWord

OAPERF_A23_UPPER - Aggregate Perf Counter A23 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028BCh

This register enables the current live value of performance counter A23 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A24 - Aggregate Perf Counter A24

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C0h

This register reflects the count value of the OA Performance counter A24. DefaultValue="00000000h"



Aggregate Perf Counter A24 Upper DWord

OAPERF_A24_UPPER - Aggregate Perf Counter_A24 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C4h

This register enables the current live value of performance counter A24 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A25 - Aggregate Perf Counter A25

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028C8h

This register reflects the count value of the OA Performance counter A25. DefaultValue="00000000h"



Aggregate Perf Counter A25 Upper DWord

OAPERF_A25_UPPER - Aggregate Perf Counter A25 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028CCh

This register enables the current live value of performance counter A25 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ters when they are accessed through



OAPERF_A26 - Aggregate Perf Counter A26

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028D0h

This register reflects the count value of the OA Performance counter A26. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		there is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A26 Upper DWord

OAPERF_A26_UPPER - Aggregate Perf Counter A26 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028D4h

This register enables the current live value of performance counter A26 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A27 - Aggregate Perf Counter A27

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028D8h

This register reflects the count value of the OA Performance counter A27. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		here is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A27 Upper DWord

OAPERF_A27_UPPER - Aggregate Perf Counter A27 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028DCh

This register enables the current live value of performance counter A27 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description		
0	31:8	Reserved		
		Format:	PBC	
	7:0	Upper Value		
		Format:	U8	3
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance count MMIO, so the value returned from this register may be different	ers wher	n they are accessed through



OAPERF_A28 - Aggregate Perf Counter A28

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028E0h

This register reflects the count value of the OA Performance counter A28. DefaultValue="00000000h"



Aggregate Perf Counter A28 Upper DWord

OAPERF_A28_UPPER - Aggregate Perf Counter A28 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028E4h

This register enables the current live value of performance counter A28 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format:	PBC
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance count there is no "latch and hold" mechanism for performance counted MMIO, so the value returned from this register may be different	ers when they are accessed through



OAPERF_A29 - Aggregate Perf Counter A29

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028E8h

This register reflects the count value of the OA Performance counter A29. DefaultValue="00000000h"



Aggregate Perf Counter A29 Upper DWord

OAPERF_A29_UPPER - Aggregate Perf Counter_A29 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028ECh

This register enables the current live value of performance counter A29 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description	
0	31:8	Reserved	
		Format: PBC	
	7:0	Upper Value	
		Format:	U8
		This 8-bit field returns bits 39:32 of the live performance counter va there is no "latch and hold" mechanism for performance counters when MMIO, so the value returned from this register may be different on be	hen they are accessed through



OAPERF_A30 - Aggregate Perf Counter A30

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028F0h

This register reflects the count value of the OA Performance counter A30. DefaultValue="00000000h"

DWord	Bit	Description	
0	31:0	Considerations	
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that	
		there is no "latch and hold" mechanism for performance counters when they are accessed through	
		MMIO, so the value returned from this register may be different on back-to-back reads.	



Aggregate Perf Counter A30 Upper DWord

OAPERF_A30_UPPER - Aggregate Perf Counter A30 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028F4h

This register enables the current live value of performance counter A30 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format:	PBC		
	7:0	Upper Value			
		Format:		U8	
	This 8-bit field returns bits 39:32 of the live performance counter value when there is no "latch and hold" mechanism for performance counters when they a MMIO, so the value returned from this register may be different on back-to-			hen they are accessed through	



Aggregate Perf Counter A31 Upper DWord

OAPERF_A31_UPPER - Aggregate Perf Counter A31 Upper DWord

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 028FCh

This register enables the current live value of performance counter A31 to be read. Please refer to the detailed description of the aggregating performance counters in the Aggregating Counters section for more details on what event is reported via this register.

DWord	Bit	Description			
0	31:8	Reserved			
		Format:	PBC		
	7:0	Upper Value			
		Format:	U8		
		8-bit field returns bits 39:32 of the live performance counter value when read. Note that is no "latch and hold" mechanism for performance counters when they are accessed through, so the value returned from this register may be different on back-to-back reads.			



All Engine Fault Register

		FAULT_RI	EG - All Engine Fault Regist	ter
Register	Space	e: MMIO: 0/2/0		
Default \	/alue:	0x00000000		
Size (in b	its):	32		
Address:		04094h		
DWord	Bit		Description	
0	31:1	All Engine Fault Registe	r	
		Default Value:	0000000000000000000000000000000000000	
		Access:	R/W	
		this engine. This value is register is cleared by SW Bit[2:1]: Fault Type (GFX_FT): Type of Fault recorded: 00b - Invalid PTE Fault. 01b - Invalid PDE Fault. 10b - Invalid PDPE Fault. 11b - Invalid PML4E Faul This value is locked and cleared by SW. All bits are only valid wit	t. not updated on subsequent faults, until the va	s, until the valid bit of this
	0	Valid Bit		
		Default Value:		0b
		Access:	final fault fauthir annie ber bereit	R/W
		SW, which also clears the	first fault for this engine has been recorded. other fields.	it can only be cleared by



ARB_CTL

	A	RE	B_CTL		
Space:	MMIO: 0/2/0				
	BSpec				
Default Value: 0x0E661056 [KBL]					
Access: R/W					
its):	32				
	45000h-45003h				
	Display Arbitration Control 1				
ne:	ARB_CTL				
	PG0				
	soft				
Bit			Description		
31					
		sed			
			Name		
	0b		Wake Off		
30	Reserved				
29	Reserved				
28:26	HP Queue Watermark				
	Default Value: 011b 4 entries				
	The value in this register indicates the number of entries the high priority queue should have before it can be read. The value is zero based.				
25:24	LP Write Request Limit				
			naximum number of back to back LP write requests that ore re-arbitrating.		
	Value		Name		
	00b	1			
	01b	2			
	10b 4 [Default]				
	11b	8			
23:20	TLB Request Limit				
	2		naximum number of TLB requests that can be made in an ramming.		
	Value		Name		
		_			
	/alue: its): me: 8it 31 30 29 28:26	Space: MMIO: 0/2/0 BSpec /alue: 0x0E661056 [KBL] R/W its): 32 45000h-45003h Display Arbitration Control 1 me: ARB_CTL PG0 soft Bit 31 FBC Memory Wake Setting this bit allows FBC compres Value 1b 0b 30 Reserved 29 Reserved 28:26 HP Queue Watermark Default Value: The value in this register indicates the before it can be read. The value is zero before it can be read. The value is zero will be accepted from a single client Value 00b 01b 10b 11b 23:20 TLB Request Limit The value in this register indicates the arbitration loop. Zero is not a valid graph of the property of the	Space: MMIO: 0/2/0 BSpec /alue: 0x0E661056 [KBL] R/W its): 32 45000h-45003h Display Arbitration Control 1 me: ARB_CTL PG0 soft Bit 31 FBC Memory Wake Setting this bit allows FBC compressed Value 1b 0b 30 Reserved 29 Reserved 28:26 HP Queue Watermark Default Value: The value in this register indicates the resolution before it can be read. The value is zero before it can be read. The value is zero before it can be read. The value in the register indicates the resolution will be accepted from a single client before it can be read. The value in the register indicates the resolution will be accepted from a single client before it can be read. The value in the register indicates the resolution of the value in this r		



			AF	RB_C	TL
	[1,15]				
19:16	TLB Request InFlight Limit The value in this register indicates the maximum number of TLB (or VTd) requests that can be in flight at any given time. Zero is not a valid programming.				
		Value			Name
	0110b			6 [Def a	ault]
	[1,15]				
15		ermark Disable his bit disables tl	he FBC wate	ermarks	5.
		Value			Name
	0b				Enable
	1b				Disable
14:13		dress Swizzling onfiguration regi	sters show	if mem	ory address swizzling is needed.
	Value	Name			Description
	00b	No Display	No display	/ reque	st address swizzling
	01b	Reserved	Address b	it[6] sw	izzling for tiled surfaces is not used
	10b	Reserved			
	11b	11b Reserved			
12:8	:8 HP Page Break Limit The value in this register represents the maximum number of page breaks allowed request chain. Zero is not a valid programming.				ximum number of page breaks allowed in a HP
		hain. Zero is not	a valid prog	grammi	, =
		hain. Zero is not Value	a valid prog	grammi	, =
			a valid prog		ing.
	request cl		a valid prog		Name
7	request cl	Value	a valid prog		Name
	request cl 10000b [1,31] Reserved HP Data	Value I Request Limit		16 [D	Name
7	request cl 10000b [1,31] Reserved HP Data The value	Value I Request Limit		16 [D	Name efault]
7	request cl 10000b [1,31] Reserved HP Data The value	Value Request Limit e in this register Value		16 [D	Name efault] ximum number of cachelines allowed in a HP request
7	request cl 10000b [1,31] Reserved HP Data The value chain.	Value Request Limit e in this register Value		16 [D	Name efault] ximum number of cachelines allowed in a HP request
7	request cl 10000b [1,31] Reserved HP Data The value chain.	Value Request Limit e in this register Value		16 [D	Name efault] ximum number of cachelines allowed in a HP request



ARB_CTL2

		A	RB_CTL2	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default Value: 0x20000600				
Access:		R/W		
Size (in b	oits):	32		
Address:		45004h-45007h		
Name:		Display Arbitration Control 2		
ShortNa	me:	ARB_CTL2		
Power:		PG0		
Reset:		soft		
DWord	Bit		Description	
0	31	Reserved		
	30	Reserved		
		Format:		MBZ
	29:28	LP WD Write Request Limit The value in this register indicates will be accepted from WD before recommendations.		of back to back LP write requests that
		Value		Name
		00b	1	
		01b	2	
		10b	4 [Default]	
		11b	8	
	27:25	Reserved		
		Format:		MBZ
	24:20	Reserved		
		Format:		MBZ
	19:16	Reserved		
		Format:		MBZ
	15	Reserved		
		Format:		MBZ
	14	Reserved		
		Format:		MBZ
	13	Reserved		



		ARB_CT	L2			
12	Arbiter Trickle Feed Allo	w On HP Request				
	Description					
	If enabled, Arbiter will allow trickle feed request from all clients if any of the client sends a high priority request					
	This field must be kept at	default value.			KBL:*:A, KBL:*:B	
	Value			Name		
	0b	Disable [Default]			
	1b	Enable				
11	Reserved					
10:9	Inflight LP Read Request Limit The value in this register represents the maximum number of LP read request transactions that can be inflight at any given time. Value Name					
	00b 1 LP					
	01b	2 LP				
	10b	3 LP				
	11b	4 LP [Default	 t1			
8	Reserved					
	Format:			MBZ		
7	Reserved			<u> </u>		
6	Reserved					
	Format:			MBZ		
5:4	Inflight HP Read Request Limit The value in this register represents the maximum number of HP read request transactions the can be inflight at any given time.					
	Value		Name			
	00b		128 HP			
	01b		64 HP			
	10b		32 HP			
	11b 16 HP					



	ARB_CTL2					
3	Enable IPC Enables the Isochronous Priority Control. If enabled, Display sends demoted requests once to transition watermark is reached. If transition watermark is not enabled, Display sends demote requests when the display buffer is full.					
	Value		Name			
	0b	Disable				
	1b	Enable				
2	Reserved					
	Format:		MBZ			
1:0	RTID FIFO Watermark The value in this register represents the start only when the FIFO level is above or					
	Value		Name			
	00b	8 RTIDs				
	01b	16 RTIDs				
	10b	32 RTIDs				
	11b	Reserved				



Arbiter Control Register

		GARBCNTLREG - Arbiter Contro	ol Regis	ster		
Register	Space:	MMIO: 0/2/0				
Source:	•	BSpec				
Default \	Default Value: 0x29124100 [KBL]					
Size (in b	Size (in bits): 32					
Address:		0B004h				
DWord	Bit	Description				
0	31	Reserved				
	30	Disables hashing function				
		Access:	R/W			
		Disables hashing function to generate bank_id[1:0] for L3\$ bank accessing, and forces the use of address[7:6] for bank_id[1:0]. 0: (default) Hash function enabled to generate L3\$ bank IDs. 1: L3\$ address[7:6] used as L3\$ bank IDs. Incf_csr_l3bankidhashdis. (This bit needs to set corresponding bit lpfcon_csr_l3bankidhashdis in LPFC.)				
	29:28	Arbitration priority order between RCC and MSC				
		Default Value:		10b		
		Access:	R/W			
		Arbitration priority order between RCC and MSC. 00b/11b: Invalid; default setting used. 10b: Default setting; RCC MSC (i.e., MSC has higher priority 01b: RCC MSC (i.e., RCC has higher priority). Incf_csr_rcc_msc_pri[1:0].	').			
	27:22	Arbitration priority order between RCZ, STC, and HIZ	Г			
		Default Value:	100100b			
		Access:	R/W			
		Arbitration priority order between RCZ, STC, and HIZ. 100100b: Default setting; RCZ STC HIZ. (i.e., RCZ has lowest priority; HIZ has highest priority). 100001b: RCZ; HIZ; STC. 011000b: STC; RCZ; HIZ. 010010b: STC; HIZ; RCZ. 001001b: HIZ; RCZ. STC. 000110b: HIZ; STC; RCZ. Note: Others settings are invalid, and result in use of defaulncf_csr_rcz_stc_hiz_pri[5:0].	lt.			



	GARBCNTLREG - Arbiter Contro	ol Regi	ster			
21:19	Write data port arbitration priority between Z client w	rites and L	3\$ evictions			
	Default Value:		010b			
	Access:		R/W			
	Z Max Write Request Limit Count (GFXC_MRLC).					
	This is the MAX number of Allowed Requests Count - These counters keep track of the accepted requests from each engine. Requests are counted, regardless of kind of cycle (both Slice 0 and 1).					
	Minimum count value must be = 1.	ess of kind (of cycle (both Slice 0 and 1).			
	Incf_csr_wdpagapz[2:0].					
18:16	Write data port arbitration priority between C client w	rites and Z	/L3\$ writes/evictions			
	Default Value:		010b			
	Access:		R/W			
	C Max Request Limit Count (GFXZ_MRLC).	1				
	This is the MAX number of Allowed Requests Count - Thes					
	requests from each engine. Requests are counted, regardle	ess of kind o	of cycle (both Slice 0 and 1).			
	Minimum count value must be = 1. Incf_csr_wdpagapc[2:0].					
15	Reserved					
	Access:	RO				
14:12	L3 Max Write Request Limit Count					
	Default Value:		100b			
	Access:		R/W			
	L3 Max Write Request Limit Count (GFXL3_MRLC).	· · · · · · · · · · · · · · · · · · ·				
	This is the MAX number of Allowed Requests Count - Thes		•			
	requests from each engine. Requests are counted, regardless of kind of cycle (Miss/Hit/Present).					
	Minimum count value must be = 1. Incf_csr_wdpagapl3[2:0].					
11:9	Reserved					
	Access:	RO				
8	GAPs_fixarb_en					
	Default Value:		1b			
	Access:		R/W			
	Incf_csr_gaps_fixarb_en.					
7	GAPS TSV Credit fix Enable					
	Access:	R/W				
	Disables GAPS TSV fix for credit signal					
	0 (default): GAPS TSV fix for credit signal is disabled					
	1: GAPS TSV fix for credit signal is enabled	- DIOC				
	This bit always needs to be programmed to 1 as part of the Incf_csr_gaps_tsvfix_en.	e RIO2 sedr	uence			
	inci_csi_gaps_tsviix_ett.					



GARBCNTLREG - Arbiter Control Register				
	6:0	Reserved		
		Access:	RO	



Arbiter Mode Control Register

		ARB_MODE - Arb	iter Mode Control R	Register
Register	Space:	MMIO: 0/2/0		
Default \	/alue:	0x00000000		
Size (in b	oits):	32		
Address:				
DWord	DWord Bit Description			
0	31:16	Mask Bits		
		Default Value:	000000000000000b	
		Access:	RO	
_		Mask Bits act as Write Enables fo	or the bits[15:0] of this register.	
	15	Extra Register Bit 15		
		Default Value:		0b
		Access:		R/W
			er 40b4 definition; If 1, the meani while 0 means drop. In this case, the abled.	5
	14	Extra Register Bit 14		
		Default Value:		0b
		Access:		R/W
		Reserved.		
	13	DC GDR		
		Default Value:		0b
		Access:		R/W
	12	HIZ GDR		
		Default Value:		0b
		Access:		R/W
	11	STC GDR		
		Default Value:		0b
		Access:		R/W
	10	BLB GDR		
		Default Value:		0b
		Access:		R/W



	ARB_MODE - Arbiter Mode Con	trol Register			
9	GAM PD GDR				
	Default Value:	0b			
	Access:	R/W			
8	Extra Register Bit 8				
	Default Value:	0b			
	Access:	R/W			
	Donatistics.				
	Reserved.				
7.6					
7:6	Cacheability Attribute Override Default Value:	00b			
	Access:	R/W			
	00b No override. 01b UC (LLC/eLLC) - Allocation age is don't care.				
	10b WT in LLC/eLLC - Aged is 3.				
	11b WB in LLC/eLLC - Aged is 3.				
	The above conditions apply for the following conditions of				
	 Register overwrite except for GTT, CFG and L3 coheren Read- GTTRD, CFGRD 	t well cycles			
	3. Write- GTTWR, CFGWR, DMWR (with gam_ci_wcoherer	nttype[2:0]="001" WCIL* w/self snoop)			
5	Extra Register Bit 5	syptem and the state of the sta			
	Default Value:	0b			
	Access:	R/W			
	Reserved.				
4	VMC GDR Enable				
	Default Value:	0b			
	Access:	R/W			
	When this bit is set, data requested from the VMC client i	is generated by the GDR Algorithm.			
3	Texture Cache (MT) GDR Enable Bit				
	Default Value:	0b			
	Access:	R/W			
	When this bit is set, data requested from the Texture Cache (MT) client is generated by the GDR				
_	algorithm.				
2	Depth (RCZ) Cache GDR Enable bit	lai			
	Default Value:	0b			
	Access:	R/W			
	Depth Cache GDR enable bit. Project: All. Format: U1. When this bit is set, data requested from the Depth Cache	e client is generated by the GDR			
	algorithm (See GDR algorithm in xxx section).	c cheft is generated by the dbk			
	1 3 (



	ARB_MODE - Arbiter Mode Control Register						
	1	Color Cache (RCC) GDR Enable Bit					
		Default Value:	0b				
		Access:	R/W				
		When this bit is set, data requested from the Color Cache (RCC) client is generated by the GDR algorithm.					
	0	GTT Accesses GDR					
		Default Value:	0b				
		Access:	R/W				
		When this bit is enabled along with the Client's GDR bit, PPGTT and GO memory access are also tagged as GDR to SQ.	GTT requests for this				



ASL Storage

ASLS_0_2_0_PCI - ASL Storage

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 000FCh

This is a software scratch register. The exact bit register usage must be worked out in common between System BIOS and driver software.

For each device, the ASL control method requires two bits for DOD (BIOS detectable yes or no, VGA/NonVGA), one bit for DGS (enable/disable requested), and two bits for DCS (enabled now, connected or not).

DWord	Bit	Description				
0	31:0	Device Switching Storage				
		Default Value:	00000000000000000000000000000000000000			
		Access:	R/W			
		Software controlled usage to support device switching.				



ATS Capability

		ATS_CAP_0_2_0_I	PCI - ATS Cap	ability			
Register	Spa	ce: PCI: 0/2/0					
Source:	BSpec						
Default \	Value	e: 0x00000020					
Size (in b	oits):	16					
Address:		00204h					
ATS Cap	oabil	ity reports support for Device-TLBs on De	vice-2, compliant to PC	I Express ATS	specification.		
DWord	Bit		Description				
0	5	Page Aligned Request					
		Default Value:			1b		
		Access:		RO			
		Hardwired to 1, the Untranslated Address Graphics reports value of 1b indicating a		-	•		
	4:0	Invalidate Queue Depth					
		Default Value: 00					
		Access:	RO				
		The number of Invalidate Requests that the upstream connection. Hardwired to (•	•	•		



ATS Control

		ATS_CTRL_0_2_0	PCI - ATS Contr	ol		
Register	Space	e: PCI: 0/2/0				
Source:		BSpec				
Default Value: 0x00000000						
Size (in b	oits):	16				
Address:		00206h				
DWord	Bit		Description			
0	15	ATS Enable				
		Default Value:		0b		
		Access:	R/W			
	145	to determine ATS enable status.				
	14:5	Reserved Format:	MBZ			
-	4.0		IVIDZ			
	4:0	Smallest Translation Unit Default Value:	00000	nh		
		Access:	JU			
		This value indicates to the Endpoint the a Translation Completion or Invalidate Re	R/W inimum number of 4096-byte blocks that is indicated in uest. This is a power of 2 multiple and the number of block and value 1F indicates 2^31 blocks. or 4KB as smallest translation unit.			



ATS Extended Capability Header

	ATS_	EXTCAP_0_2_0_PC	I - ATS E	ctended Capability Header		
Register	Space:	PCI: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x3001000F				
Size (in bits): 32						
Address: 00200h						
ATS Cap	ability	reports support for Device-TL	Bs on Device-2,	compliant to PCI Express ATS specification.		
DWord	Bit		De	scription		
0	31:20	Next Capability Offset				
		Default Value: 001100000000b		00110000000b		
		Access: RO				
		This is a hardwired pointer to the next item in the capabilities list. Value 300h in this field provides the offset for Page-Request Capability.				
	19:16	Version				
		Default Value:	0001b			
		Access:	RO			
		Hardwired to capability version 1.				
	15:0	Capability ID				
		Default Value:	0000	00000001111b		
		Access:	RO			
		Hardwired to the ATS Extend	ed Capability ID			



AUD_CONFIG

Λ						A	П		G
A	U	u	,	L	U	4 N	ч	Г	U

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x0070FA60

Access: R/W Size (in bits): 32

Address: 65000h-65003h

Name: Audio Configuration Transcoder A

ShortName: AUD_TCA_CONFIG

Power: off/on Reset: soft

Address: 65100h-65103h

Name: Audio Configuration Transcoder B

ShortName: AUD_TCB_CONFIG

Power: off/on Reset: soft

Address: 65200h-65203h

Name: Audio Configuration Transcoder C

ShortName: AUD_TCC_CONFIG

Power: off/on Reset: soft

This register configures the audio output. There is one instance of this register per transcoder A/B/C. Each Transcoder is independent of the other.

DWord	Bit		Description						
0	31:30	Reserv	ed						
	29	N value	N value Index						
		Value Name Description							
		0b	HDMI [Default]	N value read on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are programmable to any N value. Default h7FA6 when bit 28 is not set.					
		1b	DisplayPort	N value read on bits 27:20 and 15:4 reflects DisplayPort N value. Set this bit to 1 before programming N value register. When this bit is set to 1, 27:20 and 15:4 will reflect the current N value. Default is h8000 when bit 28 is not set.					
	28	This bi		gramming of N values for non-CEA modes. Please note that the transcoder ached must be disabled when changing this field.					



			AUD_CONFIG		
27:20	Upper N	l value			
	Default	Value:	00000111b		
	These are bits [19:12] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field. See bit 29 description for default values.				
19:16	This is t This valu not refe	ue is used for genera r to DisplayPort Link	of the CEA/HDMI video mode to which the audio stream is added. ating N_CTS packets. This refers to only HDMI Pixel clock and does clock. DisplayPort Link clock does not require this programming. ich audio is attached must be disabled when changing this field. Description		
	0b	[Default]	Description		
	0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz		
	0001b	25.2 MHz	25.2 MHz (Program this value for pixel clocks not listed in this field)		
	0010b	27 MHz	27 MHz		
	0011b	27 * 1.001 MHz	27 * 1.001 MHz		
	0100b	54 MHz	54 MHz		
	0101b	54 * 1.001 MHz	54 * 1.001 MHz		
	0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz		
	0111b	74.25 MHz	74.25 MHz		
	1000b	148.5 / 1.001 MHz			
	1001b	148.5 MHz	148.5 MHz		
	1	Reserved	Reserved		
15:4	Lower N				
	Default		111110100110b		
	also be v	written in order to e	grammable N values for non-CEA modes. Bit 29 of this register must nable programming. Please note that the transcoder to which audio d when changing this field. See bit 29 description for default values		
3	Reserve	d			
2:0	Reserve	d			



AUD_DIP_ELD_CTRL_ST

			AUD_DIP_ELD_CT	RL_ST			
Register S	pace:	MMIO:	0/2/0				
Source:		BSpec					
Default Va	alue:	0x0000	5400				
Access:		R/W					
Size (in bit	ts):	32					
Address:		650B4h	-650B7h				
Name:		Audio (Control State for DIP and ELD Transco	der A			
ShortNam	ie:	AUD_TO	CA_DIP_ELD_CTRL_ST				
Power:		off/on					
Reset:		soft					
Address:		651B4h	-651B7h				
Name:		Audio (Control State for DIP and ELD Transco	der B			
ShortNam	ie:	AUD_TO	CB_DIP_ELD_CTRL_ST				
Power:		off/on					
Reset:		soft					
Address:		652B4h	-652B7h				
Name:		Audio (Control State for DIP and ELD Transco	der C			
ShortNam	ie:	AUD_TO	CC_DIP_ELD_CTRL_ST				
Power:		off/on					
Reset:		soft					
There is o	ne in	stance of this	register per transcoder A/B/C.				
DWord	Bit		Descript	tion			
0	31	Reserved					
		Format:		MBZ			
3	0:29	DIP Port Sele	ect				
		Access:		RO			
			his read-only bit reflects which port is used to transmit the DIP data. This can only change				
				DIP packets is enabled and audio is enabled			
			ort, these bits will reflect the digital po select/pipe select.	ort to which audio is directed. For DP MST, this			
		Value	Name	Description			
		00b	Reserved [Default]	Reserved			
		01b	Digital Port B	Digital Port B			
	J.	010					
		10b	Digital Port C	Digital Port C			



28:25	Reserve	d			
	Format			MBZ	
24:21	DIP typ	e enable status			
	Access:				
	vblank p	eriods, the DIP i	is guarant	nabled. It can be updated while the port is enabled. Within teed to have been transmitted. Disabling a DIP type results uffer to zero. A reserved setting reflects a disabled DIP.	
	Value	Name		Description	
	0000b	[Default]			
	XXX0b	DIP Disable	Α	Audio DIP disabled	
	XXX1b	DIP Enable	Δ	Audio DIP enabled	
	XX0Xb	ACP Disable	C	Generic 1 (ACP) DIP disabled	
	XX1Xb	ACP Enable	C	Generic 1 (ACP) DIP enabled	
	X0XXb	Generic 2 Disa	able C	Generic 2 DIP disabled	
	X1XXb	Generic 2 Enal	ble G	Generic 2 DIP enabled, can be used by ISRC1 or ISRC2	
	1XXXb			Reserved	
20:18	This fiel	_		different DIPs, and during read or write of ELD data. These be ective DIP or ELD buffers. When the index is not valid, the	
20:18	This fiel	d is used during	their resp	different DIPs, and during read or write of ELD data. These b ective DIP or ELD buffers. When the index is not valid, the	
20:18	This fiel are used contents	d is used during as an index to t of the DIP will i	their respo return all	different DIPs, and during read or write of ELD data. These b ective DIP or ELD buffers. When the index is not valid, the 0s.	
20:18	This fiel are used contents Value	d is used during as an index to to of the DIP will to Name Audio	their respondent return all Audio D	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31	
20:18	This fiel are used contents Value 000b	d is used during as an index to t of the DIP will in Name Audio [Default]	Audio D Generic bytes of	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31	
20:18	This fiel are used contents Value 000b 001b	d is used during as an index to to for the DIP will in Name Audio [Default] Gen 1	Audio D Generic bytes of Generic bytes of	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31	
20:18	This fiel are used contents Value 000b 001b 010b 011b	d is used during as an index to to to of the DIP will in Name Audio [Default] Gen 1	Audio D Generic bytes of Generic bytes of Generic	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 f data)	
20:18	This fiel are used contents Value 000b 001b 010b Others	d is used during as an index to to to of the DIP will in Name Audio [Default] Gen 1 Gen 2	Audio D Generic bytes of Generic bytes of Generic bytes of Reserver	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 f data)	
	This fiel are used contents Value 000b 001b 010b Others	d is used during as an index to to to of the DIP will in Name Audio [Default] Gen 1 Gen 2 Gen 3	Audio D Generic bytes of Generic bytes of Generic bytes of Reserver	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 f data)	
	This fiel are used contents Value 000b 001b 010b Others DIP tran Access: These b 20:18. W	d is used during as an index to to to of the DIP will in Name Audio [Default] Gen 1 Gen 2 Gen 3 Reserved its reflect the free then writing DIP add, this value re	Audio D Generic bytes of Generic bytes of Reserver	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the Os. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 f data) d RO of DIP transmission for the DIP buffer type designated in bits value is also latched when the first DW of the DIP is written	
	This fiel are used contents Value 000b 001b 010b 011b Others DIP trar Access: These b 20:18. W When re	d is used during as an index to to to of the DIP will in Name Audio [Default] Gen 1 Gen 2 Gen 3 Reserved its reflect the free then writing DIP ad, this value re 8.	Audio D Generic bytes of Generic bytes of Generic bytes of Reserver	different DIPs, and during read or write of ELD data. These bective DIP or ELD buffers. When the index is not valid, the 0s. Description DIP (31 bytes of address space, 31 bytes of data) 1 (ACP) Data Island Packet (31 bytes of address space, 31 f data) 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 f data) 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 f data) d d	



		AUD_DI	P_ELD_CTRL_S	Т	
	01b	Reserved	Reserved		
	10b	Send Once	Send Once		
	11b	Best Effort	Best effort (Send at least every other vsync)		
15	Reserved				
	Format: MBZ				
14:10	ELD buffe	er size			
	Default Value:			10101b	
	Access:			RO	
	This field	reflects the size of the EL	.D buffer in DWORDs (84	4 Bytes of ELD)	
9:5	ELD access address Selects the DWORD address for access to the ELD buffer (84 bytes). The value wraps back to zero when incremented past the max addressing value 0x1F. This field change takes effect immediately after being written. The read value indicates the current access address.				
4	ELD ACK Acknowledgement from the audio driver that ELD read has been completed				
3:0	DIP access address Selects the DWORD address for access to the DIP buffers. The value wraps back to zero when it incremented past the max addressing value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address.				



AUD_EDID_DATA

AUD EDID DATA

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 65050h-65053h

Name: Audio EDID Data Block Transcoder A

ShortName: AUD_TCA_EDID_DATA

Power: off/on Reset: soft

Address: 65150h-65153h

Name: Audio EDID Data Block Transcoder B

ShortName: AUD_TCB_EDID_DATA

Power: off/on Reset: soft

Address: 65250h-65253h

Name: Audio EDID Data Block Transcoder C

ShortName: AUD_TCC_EDID_DATA

Power: off/on Reset: soft

These registers contain the HDMI/DP data block from the EDID. The graphics driver reads the EDID and writes the structure to these registers. The vendor specific data block may be longer than 8 bytes, but the driver must not write more than 48 bytes to the buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI/DP Vendor Specific Data Block is described in version 1.1 of the HDMI specification.

These values are returned from the device as the HDMI/DP Vendor Specific Data Block response to a Get HDMI/DP Widget command.

Writing sequence:

- Video software sets ELD invalid, and sets the ELD access address to 0, or to the desired DWORD to be written.
- Video software writes ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached.
- Please note that software must write an entire DWORD at a time.
- Please note that the audio driver checks the valid bit with each byte read of the ELD. This means that the video driver can unilaterally write ELD irrespective of audio driver ELD read status.

Reading sequence:



AUD_EDID_DATA

- Video software sets the ELD access address to 0, or to the desired DWORD to be read.
- Video software reads ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD read, wrapping around to address 0 when the max buffer address size of 0xF has been reached.

There is one instance of this register per transcoder A/B/C.

DWord	Bit	Description			
0	31:0	EDID Data Block			
		Please note that the contents of this buffer are not cleared when ELD is disabled. The			
		contents of this buffer are cleared during FLR.			



AUD_FREQ_CNTRL

			AUD	FREQ_CNTRL			
Register	Space:	MN	1IO: 0/2/0				
Source:	•		BSpec				
Default \	/alue:	0x0	0x0000010				
Access:		R/V	V				
Size (in b	its):	32					
Address:		659	000h-65903h				
Name: Audio BCLK Frequency Control							
ShortNar	ShortName: AUD_FREQ_CNTRL						
Power:		off/	on on				
Reset:		soft	t				
DWord	Bit			Description			
0	31:16	Reserved					
		Format:			MBZ		
		a. before b. to a va Controller c. to a va Note tha	Indicates whether SDI is operating in 1T mode or 2T mode. BIOS or System Software must preprogram the T-mode register. a. before the iDISPLAY Audio Link is brought out from Link Reset, b. to a value which is consistent with the value of the its counterpart T-mode bit in the Audio Controller (inside the Skylake PCH). c. to a value which is within the electrical capabilities of the platform. Note that 2T mode is prohibited from being used with any BCLK frequency which has an odd number of bit cells. Example, 2T mode is incompatible with BCLK=6MHz (125 bit cells).				
		Value	Name	'	Description	,	
		0b	Enable [Default]	2T mode with sdi data l	neld for 2 bit clks.		
		1b	Disable	1T Mode with sdi data I	neld for 1 bit clock o	nly.	
-	14:5	Reserved					
		Format: MBZ					
-	4	96MHz B	CLK				
		Default Value: 1b					
		Indicates that iDISPLAY Audio Link will run at 96MHz. This bit is defaulted to 1. BIOS or System Software must pre-program B96 before the iDISPLAY Audio Link is brought out from reset.					
-	3	48MHz B	CLK				
		Default V	/alue:			0b	
				nk will run at 48MHz. This pefore the iDISPLAY Aud		-	



AUD_FREQ_CNTRL				
2:0	:0 Reserved			
	Format:	MBZ		



AUD_INFOFR

AUD_INFOFR			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0x0000000		
Access:	RO		
Size (in bits):	32		
Address:	65054h-65057h		
Name:	Audio Widget Data Island Packet Transcoder A		
ShortName:	AUD_TCA_INFOFR		
Power:	off/on		
Reset:	soft		
Address:	65154h-65157h		
Name:	Audio Widget Data Island Packet Transcoder B		
ShortName:	AUD_TCB_INFOFR		
Power:	off/on		
Reset:	soft		
Address:	65254h-65257h		
Name:	Audio Widget Data Island Packet Transcoder C		
ShortName:	AUD_TCC_INFOFR		
Power:	off/on		
Reset:	soft		
144 J. I.			

When the IF type or dword index is not valid, the contents of the DIP will return all 0s.

These values are programmed by the audio driver in an HDMI/DP Widget Set command. They are returned one byte at a time from the device on the HD audio bus as the HDMI/DP DIP response to a Get HDMI/DP Widget command. To fetch a specific byte, the audio driver should send an HDMI/DP Widget HDMI/DP DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI/DP DIP get.

DWord	Bit	Description	
0	31:0	Data Island Packet Data	
		This reflects the contents of the DIP indexed by the DIP access address. The contents of this	
		buffer are cleared during function reset or HD audio link reset.	



AUD_M_CTS_ENABLE

				AUD_M_CTS_ENABLE		
Register Space: MMIO: 0/2/0						
Source: BSpec						
Default \	pefault Value: 0x00000000					
Access:		F	R/W			
Size (in l	oits):	3	32			
Address: 65028h-6502Bh			3h			
Name:		,	Audio M and	CTS Programming Enable Transcoder A		
ShortNa	me:	,	AUD_TCA_M_	CTS_ENABLE		
Power:		(off/on			
Reset:		9	soft			
Address		(55128h-6512I	3h		
Name:		,	Audio M and	CTS Programming Enable Transcoder B		
ShortNa	me:	,	AUD_TCB_M_	CTS_ENABLE		
Power:	Power: off/on					
Reset:	soft					
Address: 65228h-6522Bh			Bh			
Name:		,	Audio M and	CTS Programming Enable Transcoder C		
ShortNa	me:	,	AUD_TCC_M_	CTS_ENABLE		
Power:		(off/on			
Reset:		9	oft			
There is	one in	stance	of this registe	r per transcoder A/B/C.		
DWord	Bit			Description		
0	31:22	Reserv	Reserved			
	21	CTS M	M value Index			
		Value	Name	Description		
		0b	CTS [Default]	CTS value read on bits 19:0 reflects CTS value. Bit 19:0 is programmable to any CTS value. default is 0		
		1b	М	M value read on bits 19:0 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 19:0 will reflect the current M value		
	20		Enable CTS or M prog When set will enable CTS or M programming.			



AUD_M_CTS_ENABLE

19:0 CTS programming

These are bits [19:0] of programmable CTS values for non-CEA modes. Bit 21 of this register must also be written in order to enable programming. Please note that the transcoder to which audio is attached must be disabled when changing this field.



AUD_MISC_CTRL

		AUD_MISC_CTRL			
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	/alue:	0x0000044			
Access:		R/W			
Size (in b	oits):	32			
Address:		65010h-65013h			
Name:		Audio Converter 1 Misc Control			
ShortNa	me:	AUD_C1_MISC_CTRL			
Power:		off/on			
Reset:		soft			
Address:		65110h-65113h			
Name:		Audio Converter 2 Misc Control			
ShortNa	me:	AUD_C2_MISC_CTRL			
Power:		off/on			
Reset:		soft			
Address: 65210h-65213h					
Name:		Audio Converter 3 Misc Control			
ShortNa	me:	AUD_C3_MISC_CTRL			
Power:		off/on			
Reset:		soft			
There is	one i	nstance of this register per audio converter 1/2/3.			
DWord	Bit	Description			
0	31:9	Reserved			
		Format: MBZ			
8 Reserved					
7:4		Output Delay			
		Default Value: 0100b			
		The number of samples between when the sample is received from the HD Audio link and wher appears as an analog signal at the pin.			
	3	Reserved			
		Format: MBZ			
	2	Sample Fabrication EN bit			
		Access: R/W			



			AUD_MISC_	CTRL	
		This bit indicates whether internal fabrication of audio samples is enabled during a link underrun.			
	Value Name				Description
	0b Disable Audio fabrication disabled			orication disabled	
		1b	Enable [Default]	Audio fal	orication enabled
	1	Pro Allowed			
		Access:			R/W
By default, the audio device is configured to consumer mode and does changed to professional mode by an HD Audio verb. When Pro is allow configuration bit, the HD Audio codec allows a verb to set the device in Note: Setting this configuration bit does not change the default Pro bit set to 1 through the normal process, using a verb.			en Pro is allowed by setting this It the device into professional mode.		
		Value	Name		Description
0b Consumer [Default] Consumer use				sumer use only	
		1b	Professional	Prof	essional use allowed
	0	Reserved			
		Format:			MBZ



AUD PIN ELD CP VLD

AUD PIN ELD CP VLD

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 650C0h-650C3h

Name: Audio Pin ELD and CP Ready Status

ShortName: AUD_PIN_ELD_CP_VLD

Power: off/on Reset: soft

DWord Bit Description

0

31:12 Reserved

11 Audio InactiveC

Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.

Value	Name	Description
0b	Disable	Device is active for streaming audio data
1b Enable		Device is connected but not active

10 Audio Output EnableC

This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver.

Value	Name	Description
0b	Disable	No Audio output
1b	Valid	Audio is enabled

9 **CP ReadyC**

This R/W bit reflects the state of CP request from the audio unit. When an audio CP request has been serviced, it must be reset to 1 by the video software to indicate that the CP request has been serviced. This is transcoder based. Software should add a delay of 1ms before updating the CP ready bit. This is needed to make sure that all the pending unsolicited responses are cleared (transmitted to HD audio) before CP ready unsolicited responses is generated. This is needed in case of DP MST is enabled and when many changes to PD, ELDV and CP ready bits are done during mode set.

Value	Name	Description
0b	Pending or Not Ready	CP request pending or not ready to receive requests
1b	Ready	CP request ready



AUD_PIN_ELD_CP_VLD

8 **ELD validC**

This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. This is transcoder based.

Value	Name	Description	
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)	
1b	b Valid ELD data valid (Set by video software only)		

7 Audio InactiveB

Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.

	around around					
Value Name		Description				
0b Disable Device is active for streaming audio data		Device is active for streaming audio data				
1b Enable Device is connected but not active		Device is connected but not active				

6 Audio Output EnableB

This bit directs audio to the device connected to this transcoder. When enabled along with Inactive set to 0 and audio data is available, the audio data will be combined with the video data and sent over this transcoder. The audio unit uses the status of this bit to indicate presence of the HDMI/DP output to the audio driver. This is transcoder based.

Value	Name	Description
0b	Disable	No audio output
1b	Enable	Audio is enabled

5 **CP ReadyB**

See CP ReadyC description.

Value	Name	Description	
0b	Not Ready	CP request pending or not ready to receive requests	
1b	Ready	CP request ready	

4 ELD validB

See ELD_validC descripion.

Value	Name	Description		
0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)		
1b	Valid	ELD data valid (Set by video software only)		

3 Audio InactiveA

Inactive: When this bit is set, a digital display sink device has been attached but not active for streaming audio.

Value	Name	Description		
0b	Disable	Device is active for streaming audio data		
1b	Enable	able Device is connected but not active		



	AUD_PIN_ELD_CP_VLD					
	2	Inactive set to 0 and auc			o data is available, the	d to this transcoder. When enabled along with the audio data will be combined with the video data uses the status of this bit to indicate presence of is transcoder based. Description
	0b 1b		Disa Ena			No audio output Audio is enabled
	1	CP ReadyA See CP_ReadyC description.				
		Value	Naı	ne		Description
	0b Not Ready		ady	ly CP request pending or not ready to receive requests		
		1b	Ready		CP request ready	
	0	ELD validA See ELD_validC descripion.				
ValueNameDescription0bInvalidELD data invalid (default, when writing ELD data)1bValidELD data valid (Set by video software only)					Description	
			hen writing ELD data, set 0 by software)			
			o software only)			



AUD_PIN_PIPE_CONN_ENTRY_LNGTH

AUD PIN PIPE CONN ENTRY LNGTH

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000001

Access: RO Size (in bits): 32

Address: 650A8h-650ABh

Name: Audio Connection List Entry and Length Transcoder A

ShortName: AUD_TCA_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

Address: 651A8h-651ABh

Name: Audio Connection List Entry and Length Transcoder B

ShortName: AUD_TCB_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

Address: 652A8h-652ABh

Name: Audio Connection List Entry and Length Transcoder C

ShortName: AUD_TCC_PIN_PIPE_CONN_ENTRY_LNGTH_RO

Power: off/on Reset: soft

These values are returned from the device as the Connection List Length response to a Get Pin Widget command or Get Device Widget command if DP MST. There is one instance of this register per transcoder A/B/C.

DWord	Bit	Description					
0	31:16	6 Reserved					
1	15:8	Connection List Entry Connection to Convertor Widget Node 0x03					
	7	Long Form This bit indicates whether the items in the connection list are long form or short form. This bit is hardwired to 0 (items in connection list are short form)					
	6:0	Connection List Length					
		Default Value:	0000001b				
		This field indicates the number of items in the connection list. If this field is 2, there is only one hardwired input possible, which is read from the Connection List, and there is no Connection Select Control.					



AUD_PIPE_CONN_SEL_CTRL

AUD_PIPE_CONN_SEL_CTRL					
Register Space:		MMIO: 0/2/0			
Source:		BSpec			
Default Valu	e:	0x00030303			
Access:		RO			
Size (in bits):	•	32			
Address:		650ACh-650AFh			
Name:		Audio Pipe Connection Select Contro	I		
ShortName:		AUD_PIN_PIPE_CONN_SEL_CTRL_RO			
Power:		off/on			
Reset:		soft			
		rned from the device as the Connection List Length response to a Get Pin Widget ice Widget command for DP MST.			
DWord	Bit		Description		
0	31:24	Reserved			
23:16		Connection select Control D Connection Index Currently Set [Default 0x00], Port D Widget is set to 0x02			
		Value	Name		
		03h	[Default]		
15:8		Connection select Control C Connection Index Currently Set [Default 0x00], Port C Widget is set to 0x01 Value Name			
		03h	[Default]		
	7:0	Connection select Control B Connection Index Currently Set [Default 0x00], Port B Widget is set to 0x00			

[Default]

03h



AUD_PWRST

			AUD_PWR9	ST		
Register S	Брасе:	MMIO: 0/2/0				
Source:		BSpec				
Default V	alue:	0x0FFFFFF				
Access:		RO				
Size (in bi	ts):	32				
Address: 6504Ch-6504Fh						
Name:		Audio Power State	Read Only			
ShortNam	ne:	AUD_PWRST_RO				
Power:		off/on				
Reset:		soft				
These va		returned from the devi	ce as the Power State re	sponse to a Get Audio Function Group		
DWord	Bit		Desc	ription		
0	31:28	Reserved				
	27:26	Func Grp Dev PwrSt Curr				
		Format:	Audio Power State For	mat		
		Function Group Device current power state				
		Va	lue	Name		
		11b				
	25:24	Func Grp Dev PwrSt Set				
		Format:	Audio Power State For	mat		
		Function Group Device	et			
		Value		Name		
		11b				
	23:22	Converter3 Widget PwrSt Curr				
		Format:	Audio Power State For	rmat		
		Converter3 Widget current power state				
		Value		Name		
		11b				
	21:20	Converter3 Widget PwrSt Req				
		Format:	Audio Power State For	rmat		
		Converter3 Widget power state that was requested by audio software				
		Value		Name		
		11b				



		AUD_PWR	ST	
19:18	Convertor2 Widget	PwrSt Curr		
	Format:	Audio Power State For	rmat	
	Converor2 Widget of	urrent power state		
		Value	Name	
	11b			
17:16	Convertor2 Widget	PwrSt Req		
	Format:	Audio Power State For	rmat	
	Converter2 Widget	power state that was requ	ested by audio software	
		Value	Name	
	11b			
15:14	Convertor1 Widget	PwrSt Curr		
	Format:	Audio Power State For	rmat	
	Converter1 Widget	current power state		
		Value	Name	
	11b			
13:12				
	Format: Audio Power State For		rmat	
	Converter1 Widget power state that was requested by audio software			
	Value		Name	
	11b			
11:10	PinD Widget PwrSt Curr			
	Format: Audio Power State Format		rmat	
	PinD Widget current power stateFor DP MST this represents Device3 power state		his represents Device3 power state	
		Value	Name	
	11b			
9:8	PinD Widget PwrSt Set			
	Format:	Audio Power State For	rmat	
	PinD Widget power	state that was setFor DP N	MST this represents Device3 power state	
		Value	Name	
	11b			
7:6	PinC Widget PwrSt	Curr		
	Format:	Audio Power State For	rmat	
	PinC Widget current	power stateFor DP MST t	his represents Device2 power state	
		Value	Name	
	11b			



	AUD_PWRST				
5:4	PinC Widget PwrSt Se	PinC Widget PwrSt Set			
	Format:	Audio Power State For	rmat		
	PinC Widget power sta	ate that was setFor DP M	IST this represents Device2 power state		
	Va	alue	Name		
	11b				
3:2	PinB Widget PwrSt Curr				
	Format:	Audio Power State For	rmat		
	PinB Widget current power stateFor DP MST this represents Device1 power state				
	Value		Name		
	11b				
1:0	PinB Widget PwrSt Set				
	Format:	Audio Power State For	mat		
	PinB Widget power state that was setFor DP MST this represe		IST this represents Device1 power state		
	Va	alue	Name		
	11b				



AUD_RID

		AUD_RID				
Register	Space	MMIO: 0/2/0				
Source: BSpec						
Default Value: 0x00100000						
Access:		RO				
Size (in l	oits):	32				
Address	:	65024h-65027h				
Name:		Audio Revision ID Read Only				
ShortNa	me:	AUD_RID_RO				
Power:		off/on				
Reset:		soft				
These v	alues a	re returned from the device as the Revision ID resp	oonse to a Get Root Node co	ommand.		
DWord	Bit	Descri	ption			
0	31:24	Reserved				
	23:20	Major Revision				
		Default Value:		1h		
		The major revision number (left of the decimal) o compliant. This field is hardwired within the device	•	ch the codec is fully		
	19:16	Minor Revision				
		Default Value:		0h		
		The minor revision number (rights of the decimal the codec is fully compliant. This field is hardwired		Audio Spec to which		
	15:8	Revision ID				
		Default Value:	00h			
		The vendor revision number for this given Device	ID. This field is hardwired w	ithin the device.		
	7:0	Stepping ID				
		Default Value:	00h			
		An optional vendor stepping number within the other device.	given Revision ID. This field i	s hardwired within		



AUD_VID_DID

	AUD_VID_DID						
Register	Space:	MMIO: 0/2/0					
Source:		BSpec	BSpec				
Default \	Value: 0x8086280B						
Access: RO							
Size (in b	oits):	32					
Address		65020h-65023h	65020h-65023h				
Name:		Audio Vendor ID / Device ID Rea	d Only				
ShortNa	me:	AUD_VID_DID_RO					
Power:		off/on					
Reset:		soft					
These v	alues a	re returned from the device as the Venc	lor ID/ Device ID response to a Get Root Node command.				
DWord	Bit		Description				
0	31:16	Vendor ID					
		Default Value:	8086h				
		Used to identify the codec within the I	ed to identify the codec within the PnP system. This field is hardwired within the device.				
	15:0	Device ID					
		•	nstant used to identify the codec within the PnP system. This field is set by the device				
		hardware. Value	Name				
		280Bh	[Default]				
		ZOUBII					



AUD_WNIC_PCR_CNTRL

AUD_WNIC_PCR_CNTRL							
Register	Space	e:	MMIO: 0/2/0				
Source:			BSpec				
Default \	/alue:	;	0x00000001				
Access:			R/W				
Size (in b	oits):	ts): 32					
Address:			659A8h-659ABh				
Name:			Audio WNIC P	CR Control			
ShortNa	me:		AUD_WNIC_P	CR_CNTRL			
Power:			off/on				
Reset:		:	soft				
DWord	Bit			Description			
0	31	PCRupo	date_ENABLE				
		Enable	to send the P	CR updates to the WNIC.			
		Value	Name	Description			
		1b	Enable	When set to 1, the Audio engine will capture the PCR value from Display			
				counter depending on the programmed select value below and send the			
		Ol-	Disable	captured PCR value to the WNIC as a message.			
		0b	Disable [Default]	When set to 0, PCR updates are not sent to the WNIC.			
	30:3	Reserve	ed				
		Format	:	MBZ			
	2:0	PCR co	unter bit sele	ct			
		Value	Name	Description			
·				When set the PCR value is capture whenever the bit 17 of the counter changes.			
010b 9.6ms When set the PCR value is capture whenever the bit 18 changes.				When set the PCR value is capture whenever the bit 18 of the counter changes.			
		100b	19.2ms	When set the PCR value is capture whenever the bit 19 of the counter changes.			
		Others	Reserved	Cannot have two or more bits set at the same time. If set then behavior is unpredictable.			



Audio Codec Interrupt Definition

		Audio Codec Interrupt Definition				
Register S	Space	•				
Source: BSpec						
Default Value: 0x00000000						
Size (in bi	ts):	32				
Address:		44480h-4448Fh				
Name:		Audio Codec Interrupts				
ShortNan	ne:	AUD_INTERRUPT				
Power:		PG0				
Reset:		soft				
This table indicates which events are mapped to each bit of the Audio Codec Interrupt registers. 0x44480 = ISR 0x44484 = IMR 0x44488 = IIR 0x4448C = IER						
DWord	Bit	Description				
0	31	Audio_Power_State_change_DDI_D The ISR is an active high pulse when there is a power state change for audio for DDI D.				
	30	Audio_Power_State_change_DDI_C The ISR is an active high pulse when there is a power state change for audio for DDI C.				
	29	Audio_Power_State_change_DDI_B The ISR is an active high pulse when there is a power state change for audio for DDI B.				
	28	Audio_Power_State_change_WD_0				
		Description				
		The ISR is an active high pulse when there is a power state change for audio for WD 0.				
	27	Spare 27				
	26	Spare 26				
	25	Spare 25				
	24	Spare 24				
	23	Spare 23				
	22	22 Spare 22				
	21 Spare 21 20 Spare 20					
	19	Spare 19				
	18	Spare 18				
	17	17 Spare 17				



	Audio Codec Interrupt Definition
16	Spare 16
15	Spare 15
14	Reserved
13	Reserved
12	Spare 12
11	Spare 11
10	Reserved
9	Reserved
8:7	Unused_Int_8_7 These interrupts are currently unused.
6	Reserved
5	Reserved
4:3	Unused_Int_4_3 These interrupts are currently unused.
2	Reserved
1	Reserved
0	Spare 0



Auto Draw End Offset

	3DPRIM_END_OFFSET - Auto Draw End Offset	
р с	NAME 0.72.70	

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000 Access: R/W

Size (in bits): 32

Address: 02420h-02423h

DWord	Bit	Description				
0	31:0	End Offset				
		Format: U32				
		This register is used to store the end offset value used by the Vertex Fetch to determine when to stop processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set in the 3D_PRIMITIVE command.				



AVC GAM Slave Counter High part

AVC_GAM	I_SLAVE_0	CTR_H - AVC GAM	Slave Counter High part		
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000				
Size (in bits):	32				
Address:	048A0h				
Name:	AVC slave cou	nter high for VDBOX0			
ShortName:	AVC_VDBOX0	_CTR_H			
Address:	048A4h				
Name:	AVC slave cou	nter high for VDBOX1			
ShortName:	AVC_VDBOX1	_CTR_H			
Address:	048A8h				
Name:	AVC slave cou	nter high for VDBOX2			
ShortName:	AVC_VDBOX2	_CTR_H			
Address:	048ACh				
Name:	AVC slave cou	nter high for VDBOX3			
ShortName:	AVC_VDBOX3	_CTR_H			
Address:	048B0h				
Name:	AVC slave cou	nter high for VDBOX4			
ShortName:	AVC_VDBOX4	_CTR_H			
Address:	048B4h				
Name:	AVC slave cou	nter high for VDBOX5			
ShortName:	AVC_VDBOX5	_CTR_H			
Address:	048B8h				
Name:	AVC slave cou	nter high for VDBOX6			
ShortName:	AVC_VDBOX6	_CTR_H			
Address:	048BCh				
Name:	AVC slave counter high for VDBOX7				
ShortName:	AVC_VDBOX7_CTR_H				
DWord	Bit	Bit Description			
0	31:0 AVC GAM SLave Counter High		h		
		Default Value:	00000000h		
		Access:	R/W		
		AVC GAM Slave counter[63:32]			



AVC GAM Slave Counter Low part

AVC_GAN	/I_SLAVE_	CTR_L - AVC GAM	Slave Counter Low part			
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04860h					
Name:	AVC slave cour	nter low for VDBOX0				
ShortName:	AVC_VDBOX0_	CTR_L				
Address:	04864h					
Name:	AVC slave cour	nter low for VDBOX1				
ShortName:	AVC_VDBOX1_	CTR_L				
Address:	04868h					
Name:	AVC slave coul	nter low for VDBOX2				
ShortName:	AVC_VDBOX2_	CTR_L				
Address:	0486Ch					
Name:	AVC slave coul	nter low for VDBOX3				
ShortName:	AVC_VDBOX3_	CTR_L				
Address:	04870h					
Name:	AVC slave cour	nter low for VDBOX4				
ShortName:	AVC_VDBOX4_	CTR_L				
Address:	04874h					
Name:	AVC slave cour	nter low for VDBOX5				
ShortName:	AVC_VDBOX5_	CTR_L				
Address:	04878h					
Name:	AVC slave cour	nter low for VDBOX6				
ShortName:	AVC_VDBOX6_	CTR_L				
Address:	0487Ch					
Name:	AVC slave counter low for VDBOX7					
ShortName:	AVC_VDBOX7_	AVC_VDBOX7_CTR_L				
DWord	Bit	Bit Description				
0	0 31:0 AVC GAM SLave Counter Low		w			
		Default Value:	00000000h			
		Access:	R/W			
		AVC GAM Slave counter[31:0]				



Base Data of Stolen Memory

		BDSM_0_0_0_PCI	- Base Dat	ta of St	colen Memory		
Register	Space:	e: PCI: 0/0/0					
Source:		BSpec					
Default \	Value: 0x00000000						
Size (in l	oits):	32					
Address		000B0h					
This reg	jister co	ontains the base address of gra	ohics data stoler	n DRAM me	mory.		
DWord	Bit		Des	cription			
0	31:20	Graphics Base of Stolen Men	nory				
		Default Value:	(0000000000b			
		Access: R/W Lock					
		This register contains bits 31 t			•		
		determines the base of graphics stolen memory by subtracting the graphics stolen memory size (PCI Device 0 offset 52 bits 6:4) from TOLUD (PCI Device 0 offset BC bits 31:20).					
	19:1	Reserved					
		Format:			MBZ		
	0	Lock					
		Default Value:		0b			
		Access:	cess: R/W Key Lock				
		This bit will lock all writeable settings in this register, including itself.					



Base of GTT Stolen Memory

		BGSM_0_0_0_PCI - Base of	GTT Stolen Memory	
Register	Register Space: PCI: 0/0/0			
Source:				
Default \	/alue:	0x00100000		
Size (in b	oits):	32		
Address:		000B4h		
This reg	ister co	ontains the base address of stolen DRAM mem	nory for the GTT.	
DWord	Bit	De	escription	
0	31:20	Graphics Base of GTT Stolen Memory		
		Default Value:	00000000001b	
		Access:	R/W Lock	
This register contains the base address of stolen DRAM me the base of GTT stolen memory by subtracting the GTT group of the GTS bits 11:8) from the Graphics Base of Data Stole 31:20).		the base of GTT stolen memory by subtracting 0 offset 52 bits 11:8) from the Graphics Base of	g the GTT graphics stolen memory size (PCI Device	
	19:1	Reserved		
		Format:	MBZ	
0 Lock				
		Default Value:	0b	
		Access:	R/W Key Lock	
This bit will lock all writeable settings in this register, including itself.		register, including itself.		



Batch Address Difference Register

BB_ADDR_DIFF - Batch Address Difference Register		
Register Space:	MMIO: 0/2/0	
Source:	BSpec	
Default Value:	0x0000000	
Access:	R/W	
Size (in bits):	32	
Address:	02154h-02157h	
Name:	Batch Address Difference Register	
ShortName:	BB_ADDR_DIFF_RCSUNIT	
Address:	12154h-12157h	
Name:	Batch Address Difference Register	
ShortName:	BB_ADDR_DIFF_VCSUNIT0	
Address:	1A154h-1A157h	
Name:	Batch Address Difference Register	
ShortName:	BB_ADDR_DIFF_VECSUNIT	
Address:	1C154h-1C157h	
Name:	Batch Address Difference Register	
ShortName:	BB_ADDR_DIFF_VCSUNIT1	
Address:	22154h-22157h	
Name:	Batch Address Difference Register	
ShortName:	BB_ADDR_DIFF_BCSUNIT	

This register contains the difference between the start of the last batch and where the last initiated Batch Buffer is currently fetching commands.

Programming Notes Programming Restriction: This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description			
0	31:2	Batch Buffer Address Difference			
		Format: GraphicsAddress[31:2]			
		•	is field specifies the DWord-aligned difference between the starting address of the batch buffer d where the last initiated Batch Buffer is currently fetching commands.		
	1:0	Reserved			
		Format:		MBZ	



Batch Buffer Head Pointer Preemption Register

BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02148h-0214Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_RCSUNIT

Address: 12148h-1214Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VCSUNIT0

Address: 1A148h-1A14Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VECSUNIT

Address: 1C148h-1C14Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_VCSUNIT1

Address: 22148h-2214Bh

Name: Batch Buffer Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_BCSUNIT

Description

This register gets updated with the DWord-aligned graphics memory address of the PREEMPTABLE command in the batch buffer on which preemption has occurred.

This register gets updated with the DWord-aligned graphics memory address of the command following the MI_BATCH_START corresponding to the second level batch buffer, when the preemption has occurred in the second level batch buffer.

This register value should be looked at only when the preemption has occurred in the batch buffer. This is indicated by "Ring/Batch Indicator" in "RING_BUFFER_HEAD_PREEMPT_REG". This register value retains its previous value and doesn't change when the preemption occurs on a preemptable command in ring buffer. Preemption is triggered by valid UHPTR in ring buffer mode of scheduling and by a pending execlist in Exec-List mode of scheduling.

This is a global register and context save/restored as part of power context image.

Preemptable Commands Source



BB_PREEMPT_ADDR - Batch Buffer Head Pointer Preemption Register

MI_ARB_CHECK RenderCS

3D_PRIMITIVE

GPGPU_WALKER

MEDIA_STATE_FLUSH

PIPE_CONTROL (Only in GPGPU mode of pipeline selection)

MI_ATOMIC (Post Sync Operation set in GPGPU mode of pipeline selection)

MI_SEMAPHORE_SIGNAL (Post Sync Operation set in GPGPU mode of pipeline selection)

Preemptable Commands	Source	
MI_ARB_CHECK	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:2	Batch Buffer Head Pointer		
		Format: GraphicsAddress[31:2]		
		This field specifies the DWord-aligned Graphics Memory Address of the PREEMPTABLE command in a batch buffer where the Preemption has occurred.		
	1:0	Reserved		
		Format: MBZ		



Batch Buffer Head Pointer Register

BB_ADDR -	Batch Bu	iffer Head	Pointer	Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02140h-02143h

Name: Batch Buffer Head Pointer Register

ShortName: BB_ADDR_RCSUNIT

Address: 12140h-12143h

Name: Batch Buffer Head Pointer Register

ShortName: BB_ADDR_VCSUNIT0

Address: 1A140h-1A143h

Name: Batch Buffer Head Pointer Register

ShortName: BB_ADDR_VECSUNIT

Address: 1C140h-1C143h

Name: Batch Buffer Head Pointer Register

ShortName: BB_ADDR_VCSUNIT1

Address: 22140h-22143h

Name: Batch Buffer Head Pointer Register

ShortName: BB_ADDR_BCSUNIT

Description

This field specifies the DWord-aligned Graphics Memory Address of commands being fetched from the first level batch buffer. This register have valid values only when the "Valid" bit is set to'0'.

Programming Notes

Programming Restriction: This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description		
0	31:2	Batch Buffer Head Pointer		
		Format: GraphicsAddress[31:2]		
		Description		
		This field specifies the DWord-aligned Graphics Memory Address of commands being fetched from the first level batch buffer. "Valid" bit will be '0' when there is no active batch buffer and this field has no significance.		



BB_ADDR - Batch Buffer Head Pointer Register

This field specifies the DWord-aligned Graphics Memory Address of commands being fetched for the most recently initiated batch buffer. This register have valid values only when the "Valid" bit is set to '0'. Level of the batch buffer is indicated based on the Batch Buffer Stack Pointer value in BB_STATE register.

- Stack Pointer holding a value '0' indicates First Level batch buffer.
- Stack Pointer holding a value '1' indicates Second Level batch buffer.
- Stack Pointer holding a value '2' indicates Third Level batch buffer.

1	Reserved			
	Format:	MBZ		

0 Valid

Format:	1111	
i Oilliat.	101	

Value	Name	Description	
0h	Invalid [Default]	Batch buffer Invalid	
1h	Valid	Batch buffer Valid	



Batch Buffer Per Context Pointer

BB_PER_CTX_PTR - Batch Buffer Per Context Pointer			
Register Space: MMIO: 0/2/0			
Source:	BSpec		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	021C0h-021C3h		
Name:	Batch Buffer Per Context Pointer		
ShortName:	BB_PER_CTX_PTR_RCSUNIT		
Address:	121C0h-121C3h		
Name:	Batch Buffer Per Context Pointer		
ShortName:	BB_PER_CTX_PTR_VCSUNIT0		
Address:	1A1C0h-1A1C3h		
Name:	Batch Buffer Per Context Pointer		
ShortName:	BB_PER_CTX_PTR_VECSUNIT		
Address:	1C1C0h-1C1C3h		
Name:	Batch Buffer Per Context Pointer		
ShortName:	BB_PER_CTX_PTR_VCSUNIT1		
Address:	221C0h-221C3h		
Name:	Batch Buffer Per Context Pointer		
ShortName:	BB_PER_CTX_PTR_BCSUNIT		

This register is used to program the batch buffer address to be executed between context restore and execution of ring/execution list if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within the Per Context Batch Buffer.

Programming Notes	Source
not supported and must not be programmed for these command streamers.	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
Render CS: Per Context Batch Buffer execution must not look at the MI_RS_CONTROL or Wait For Event status that are restored for the corresponding context. Ex: A context with MI_RS_CONTROL status with RS disabled doesn't stop Render CS from triggering Resource Streamer to execute Per Context Batch Buffer when "RS Enabled Batch Buffer Per Context" is set.	RenderCS



BB_PER_CTX_PTR - Batch Buffer Per Context Pointer

RenderCS: The following commands are not supported within a Per Context Batch Buffer:	RenderCS
Command Name	
MI_WAIT_FOR_EVENT	
MI_ARB_CHECK	
MI_RS_CONTROL	
MI_REPORT_HEAD	
MI_URB_ATOMIC_ALLOC	
MI_SUSPEND_FLUSH	
MI_TOPOLOGY_FILTER	
MI_RS_CONTEXT	
MI_SET_CONTEXT	
MI_URB_CLEAR	
MI_SEMAPHORE_WAIT (Memory Poll Mode).Note: MI_SEMAPHORE_WAIT in register poll mode is supported.	
MI_SEMAPHORE_SIGNAL	
MI_BATCH_BUFFER_START	
MI_CONDITIONAL_BATCH_BUFFER_END	
MEDIA_OBJECT_WALKER	
GPGPU_WALKER	
3DPRIMITIVE	
3DSTATE_BINDING_TABLE_POINTERS_VS	
3DSTATE_BINDING_TABLE_POINTERS_HS	
3DSTATE_BINDING_TABLE_POINTERS_DS	
3DSTATE_BINDING_TABLE_POINTERS_GS	
3DSTATE_BINDING_TABLE_POINTERS_PS	
3DSTATE_GATHER_CONSTANT_VS	
3DSTATE_GATHER_CONSTANT_GS	
3DSTATE_GATHER_CONSTANT_HS	
3DSTATE_GATHER_CONSTANT_DS	
3DSTATE_GATHER_CONSTANT_PS	
3DSTATE_DX9_CONSTANTF_VS	
3DSTATE_DX9_CONSTANTF_HS	
3DSTATE_DX9_CONSTANTF_DS	
3DSTATE_DX9_CONSTANTF_GS	
3DSTATE_DX9_CONSTANTF_PS	



BB_PER_CTX_PTR - Batch Buffer Per Context Pointer

DD_1 EIX_G1X_1 1IX E	dicir barrer rer co	THE TOTAL CONTROL
3DSTATE_DX9_CONSTANTI_VS		
3DSTATE_DX9_CONSTANTI_HS		
3DSTATE_DX9_CONSTANTI_DS		
3DSTATE_DX9_CONSTANTI_GS		
3DSTATE_DX9_CONSTANTI_PS		
3DSTATE_DX9_CONSTANTB_VS		
3DSTATE_DX9_CONSTANTB_HS		
3DSTATE_DX9_CONSTANTB_DS		
3DSTATE_DX9_CONSTANTB_GS		
3DSTATE_DX9_CONSTANTB_PS		
3DSTATE_DX9_LOCAL_VALID_VS		
3DSTATE_DX9_LOCAL_VALID_DS		
3DSTATE_DX9_LOCAL_VALID_HS		
3DSTATE_DX9_LOCAL_VALID_GS		
3DSTATE_DX9_LOCAL_VALID_PS		
3DSTATE_DX9_GENERATE_ACTIVE_VS		
3DSTATE_DX9_GENERATE_ACTIVE_HS		
3DSTATE_DX9_GENERATE_ACTIVE_DS		
3DSTATE_DX9_GENERATE_ACTIVE_GS		
3DSTATE_DX9_GENERATE_ACTIVE_PS		
3DSTATE_BINDING_TABLE_EDIT_VS		
3DSTATE_BINDING_TABLE_EDIT_GS		
3DSTATE_BINDING_TABLE_EDIT_HS		
3DSTATE_BINDING_TABLE_EDIT_DS		
3DSTATE_BINDING_TABLE_EDIT_PS		
3DSTATE_CONSTANT_VS		
3DSTATE_CONSTANT_GS		
3DSTATE_CONSTANT_PS		
3DSTATE_CONSTANT_HS		
3DSTATE_CONSTANT_DS		
PIPECONTROL		
DWord Bit	Description	<u> </u>

DWord	Bit	Description			
0	31:12	Batch Buffer Per Context Address			
		Format: U20			
		Pointer to the Context in memory to be executed as a batch.			



	BB_PER_CTX_PTR - Batch Buffer Per Context Pointer					
11:	Reserved					
	Format: MBZ					
2 Reserved						
1	1 RS Enabled Batch Buffer Per Context					
	Format:	U1				
	If set, the command stream will enable t	he RS to parse commands.				
	Pro	Programming Notes				
	This must be set when programming the resource streamer pool commands (3DSTATE_BINDING_TABLE_POOL_ALLOC, 3DSTATE_GATHER_POOL_ALLOC, and					
	3DSTATE_DINDING_TABLE_I COL_ALLOC, SDSTATE_GATTLER_I COL_ALLOC, and 3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC) in order for the pool alloc fields to be valid in both the render engine and resource streamer.					
0	Batch Buffer Per Context Valid					
	Format:	U1				
	If set, the command stream will execute Address prior to the execution of actual	the context from the Batch Buffer Per Context submitted workloads.				



Batch Buffer Start Head Pointer Register

BB_START_ADDR - Batch Buffer Start Head Pointer Regis	ster
---	------

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02150h-02153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB_START_ADDR_RCSUNIT

Address: 12150h-12153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB_START_ADDR_VCSUNIT0

Address: 1A150h-1A153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB_START_ADDR_VECSUNIT

Address: 1C150h-1C153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB_START_ADDR_VCSUNIT1

Address: 22150h-22153h

Name: Batch Buffer Start Head Pointer Register

ShortName: BB_START_ADDR_BCSUNIT

This register contains the address specified in the last MI_START_BATCH_BUFFER command.

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description				
0	31:2	Batch Buffer Start Head Pointer				
		Format: GraphicsAddress[31:2]				
		This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer starting address.				
	1:0	Reserved				
		Format:		MBZ		



Batch Buffer Start Upper Head Pointer Register

BB_START_ADDR_UDW - Batch Buffer Start Upper Head Pointer Register

Register Space:

MMIO: 0/2/0

Source:

BSpec

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Address:

02170h-02173h

Name:

Batch Buffer Start Upper Head Pointer Register

ShortName:

BB_START_ADDR_UDW_RCSUNIT

Address:

12170h-12173h

Name:

Batch Buffer Start Upper Head Pointer Register

ShortName:

BB_START_ADDR_UDW_VCSUNIT0

Address:

1A170h-1A173h

Name:

Batch Buffer Start Upper Head Pointer Register

ShortName:

BB_START_ADDR_UDW_VECSUNIT

Address:

1C170h-1C173h

Name:

Batch Buffer Start Upper Head Pointer Register

ShortName:

BB_START_ADDR_UDW_VCSUNIT1

Address:

22170h-22173h

Name:

Batch Buffer Start Upper Head Pointer Register

ShortName:

BB_START_ADDR_UDW_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space specified in the last MI_START_BATCH_BUFFER command.

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:16	Reserved		
		Format:		MBZ
	15:0	Head Pointer Upper DWORD		
		Format: GraphicsAddress[47:3		



Batch Buffer State Register

BB_STATE - Batch Buffer State Register				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x00000000			
Access:	RO			
Size (in bits):	32			
Address:	02110h-02113h			
Name:	Batch Buffer State Register			
ShortName:	BB_STATE_RCSUNIT			
Address:	12110h-12113h			
Name:	Batch Buffer State Register			
ShortName:	BB_STATE_VCSUNIT0			
Address:	1A110h-1A113h			
Name:	Batch Buffer State Register			
ShortName:	BB_STATE_VECSUNIT			
Address:	1C110h-1C113h			
Name:	Batch Buffer State Register			
ShortName:	BB_STATE_VCSUNIT1			
Address:	22110h-22113h			
Name:	Batch Buffer State Register			
ShortName:	BB_STATE_BCSUNIT			
	Description			

Description

This register contains the attributes of the current batch buffer initiated from the Ring Buffer.

This register should not be written by software. These fields should only get written by a context restore. Software should always set these fields via the MI_BATCH_BUFFER_START command when initiating a batch buffer.

This register is saved and restored with context.

Programming Notes

Contents of this register are valid only when "Valid" bit in BB_ADDR register is set.

DWord	Bit	Description		
0	31:10	Reserved		
		Format:	MBZ	
	9:8	Reserved		



7	Reserve	ed			
	Source	: BlitterCS,	VideoCS, VideoCS2,	VideoEnhance	ementCS
	Format	:: MBZ			
7	Resource Streamer Enable				
	Source:			RenderCS	
	Format:			U1	
			Resource Streamer vill not execute the b		ne batch buffer. When this bit is clea
6	Reserve	ed			
	Source	: BlitterCS,	VideoCS, VideoCS2,	VideoEnhanc	ementCS
	Format	:: MBZ			
6	Clear C	ommand Buffer	Enable		
	Source	Source:		RenderCS	
	Format: U1				
	Format	t:		U1	
	If set th	ne batch buffer is		om the Write	Once protected memory area. The rea.
5	If set the address Address Note: T	ne batch buffer is s of the batch but s Space Indicato This field reflects	getting executed frefer is an offset into the second of the second of the second of the second of the effective address.	om the Write the WOPCM a s space indica	rea.
5	If set the address Address Note: T	ne batch buffer is s of the batch but s Space Indicato This field reflects	getting executed frefer is an offset into the second of the second of the second of the second of the effective address.	om the Write the WOPCM a s space indica using MI_BAT	rea. tor security level and may not be the
5	If set the address Address Note: To same as	ne batch buffer is of the batch buf s Space Indicato his field reflects the Address Spa	getting executed free is an offset into the second	om the Write the WOPCM as space indicated using MI_BAT	rea. tor security level and may not be the TCH_BUFFER_START.
5	If set the address Address Note: T same as Value	s Space Indicate This field reflects to the Address Space Name	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting action in the properties of the effective address actions and the properties of the effective address actions are actions.	om the Write the WOPCM a s space indicat using MI_BAT De s located in G	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
5	If set the address Note: To same as Value Oh	s Space Indicate his field reflects the Address Space Name GGTT [Default]	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting action in the properties of the effective address actions and the properties of the effective address actions are actions.	om the Write the WOPCM a s space indicat using MI_BAT De s located in G	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
	Address Note: T same as Value 0h 1h	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting action in the properties of the effective address actions and the properties of the effective address actions are actions.	om the Write the WOPCM a s space indicat using MI_BAT De s located in G	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
4	Address Note: T same as Value 0h 1h Reserve	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting the properties of the propertie	om the Write the WOPCM a s space indicat using MI_BAT De s located in G	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
4	Address Note: T same as Value 0h 1h Reserve	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting the properties of the propertie	om the Write the WOPCM a s space indicat using MI_BAT De s located in Green services and the services are ser	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
4	Address Note: T same as Value 0h 1h Reserve Source	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT ed ed :	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting the properties of the propertie	om the Write the WOPCM as space indicated using MI_BAT Despired in Grant Space in Plant BlitterCS	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
4	Address Note: T same as Value 0h 1h Reserve Source Exists I Format	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT ed ed f:	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting the properties of the propertie	s space indicate using MI_BAT Design of the WOPCM and the WOPCM and the WOPCM and the Work and the Wopc and	rea. tor security level and may not be the TCH_BUFFER_START. scription GTT memory and is privileged
4 4	Address Note: T same as Value 0h 1h Reserve Source Exists I Format	s Space Indicate his field reflects the Address Space Name GGTT [Default] PPGTT ed ed :	getting executed frefer is an offset into for the effective address ace Indicator written. This Batch buffer in the getting the properties of the propertie	s space indicate using MI_BAT Design of the WOPCM and the WOPCM and the WOPCM and the Work and the Wopc and	rea. tor security level and may not be the TCH_BUFFER_START. scription



Batch Buffer Upper Head Pointer Preemption Register

BB_PREEMPT_ADDR_UDW - Batch Buffer Upper Head Pointer Preemption Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0216Ch-0216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_UDW_RCSUNIT

Address: 1216Ch-1216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_UDW_VCSUNIT0

Address: 1A16Ch-1A16Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_UDW_VECSUNIT

Address: 1C16Ch-1C16Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_UDW_VCSUNIT1

Address: 2216Ch-2216Fh

Name: Batch Buffer Upper Head Pointer Preemption Register

ShortName: BB_PREEMPT_ADDR_UDW_BCSUNIT

This register contains the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer. This register follows the same rules as the BB_PREEMPT_ADDR register.

Programming Notes

Programming Restriction:

This register should NEVER be programmed by driver, this is for HW internal use only.

DWord	Bit	Description		
0	31:16	Reserved		
		Format: MBZ		
	15:0	Batch Buffer Head Pointer Upper DWORD		
		Format: GraphicsAddress[47:32]		
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space of the last preempted batch buffer.		



Batch Buffer Upper Head Pointer Register

BB_ADDR_UDW - Batch Buffer Upper Head Pointer Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 02168h-0216Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB_ADDR_UDW_RCSUNIT

Address: 12168h-1216Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB_ADDR_UDW_VCSUNIT0

Address: 1A168h-1A16Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB_ADDR_UDW_VECSUNIT

Address: 1C168h-1C16Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB_ADDR_UDW_VCSUNIT1

Address: 22168h-2216Bh

Name: Batch Buffer Upper Head Pointer Register

ShortName: BB_ADDR_UDW_BCSUNIT

Description

This register specifies the upper 32 bits of the 4GB aligned base address, within the 64-bit host virtual address space of the commands being fetched from the first level batch buffer. This register has valid values only when the "Valid" bit in BB_ADDR is set to "1'.

GraphicsAddress is 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.

Programming Notes

This register should NEVER be programmed by driver. This is for HW internal use only.

DWord	Bit	Description		
0	31:16	Reserved		
		Format:		MBZ
	15:0	Batch Buffer Head Pointer Upper DWORD		
		Format:	GraphicsAddress[47:32]	



Batch Offset Register

	BB_OFFSET - Batch Offset	t Regist	ter			
Register Space:						
Source:	BSpec					
Default Value:	0x00000001					
Access:	R/W					
Size (in bits):	32					
Address:	02158h-0215Bh					
Name:	Batch Offset Register					
ShortName:	BB_OFFSET_RCSUNIT					
Address:	12158h-1215Bh					
Name:	Batch Offset Register					
ShortName:	BB_OFFSET_VCSUNIT0					
Address:	1A158h-1A15Bh					
Name:	Batch Offset Register					
ShortName:	BB_OFFSET_VECSUNIT					
Address:	1C158h-1C15Bh					
Name:	Batch Offset Register					
ShortName:	BB_OFFSET_VCSUNIT1					
Address:	22158h-2215Bh					
Name:	Batch Offset Register					
ShortName:	BB_OFFSET_BCSUNIT					
	Description		Source			
Address in the MI_B	ns the offset value to be added to the Batch Buffer ATCH_BUFFER_START command when the Enable ER_START command is set.					
	Preemptable Commands	Source	RenderCS			
MI_ARB_CHI	ECK	RenderCS				
3D_PRIMITI\	/E					
GPGPU_WAI	LKER					
MEDIA_STAT	TE_FLUSH					
PIPE_CONTR	ROL (Only in GPGPU mode of pipeline selection)					
MI_ATOMIC pipeline sele	(Post Sync Operation set in GPGPU mode of ection)					
11	ORE_SIGNAL (Post Sync Operation set in GPGPU					



	BB_OFFSET - Batch Offset	Regist	er
mode of pipeline se			
Preemptable Commands Source		BlitterCS, VideoCS, VideoCS2,	
MI_ARB_CHECK	CHECK BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS		VideoEnhancementCS

Programming Notes

On preemption occurring whith in a primary/chain batch buffer this register is loaded with the offset value of the preempted command header from the batch start address when the Enable Load is set. Preemption of 3D or GP_GPU workloads can only occur on preemptable commands. Batch buffer offset always points to the preemptable command if preempted on preemption or the immediate command following it if not preempted on preemption.

EX: Preemption occurs on 3D_PRIMITVE command

- If the 3D_PRIMTIVE command is completely processed by render pipe then the BB_OFFSET points to the command following 3D_PRIMITIVE
- If the 3D_PRIMTIVE command is not completely processed by render pipe then the BB_OFFSET points to the 3D_PRIMITIVE command.

DWord	Bit	Description		
0	31:2	Batch Buffer Offset		
		Format:	GraphicsAddress[31:2]	
		•	Vord-aligned offset between the definition Buffer is currently fetch	e starting address of the batch buffer ing commands.
	1	Reserved		
		Format:		MBZ
	0	Enable Load		
		Default Value:		1
		Format:		Enable
			Description	
				h the preempted command offset or d due to a Preemptable command.



BCS Context Sizes

BCS_CXT_SIZE - BCS Context Sizes

Register Space: MMIO: 0/2/0

Source: BlitterCS

Default Value: 0x00000000

Access: Read/32 bit Write Only

Size (in bits): 32

Address: 221A8h

	T			
DWord	Bit	De	scription	
0	31:13	Reserved		
		Format:	М	BZ
	12:8	BCS Context Size		
		Format:		U5
	7:5	Reserved		
		Format:	М	BZ
	4:0	Execlist Context Size		
		Format:		U5



BCS Ring Buffer Next Context ID Register

BCS_RNCID - **BCS** Ring Buffer Next Context ID Register

Register Space: MMIO: 0/2/0

Source: BlitterCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64

Address: 22198h-2219Fh

This register contains the *next* ring context ID associated with the ring buffer.

Programming Notes

The current context (RCCID) register can be updated indirectly from this register on a context switch event. Note that the only time a context switch can occur is when MI_ARB_CHECK enables preemption or the current context runs dry (head pointer becomes equal to tail pointer).

DWord	Bit	Description
0	63:0	Unnamed
		See Context Descriptor for BCS



BCS SW Control

			ВС	S_SWCTRL - BCS SW C	Control
Register Space:		N	1MIO: 0/2/0)	
Source: BlitterCS					
Default \	/alue:	0:	x00000000		
Access:			/w		
Size (in b	its):	3	2		
Trusted 7		1			
Address:		2	2200h		
DWord	Bit			Description	
0	31:16	Mask			
		Access	:		WO
		Format	t:		Mask
E	15:4	Reserve	ed		
		Format	t:		MBZ
	3	Shrink	Blitter Cac	he	
		Format	t:		U1
		of 128 (CLs should	used for validation purposes to spee be used for production. This bit is par to the XY_FAST_COPY_BLT comman	
		Value	Name		cription
		0	[Default]	Blitter/BCS flush will flush and invalid cache (default).	•
		1		Blitter Cache depth will be shortened	from 128 CLs to 16 CLs.
=	2	Not Inv	/alidate Bli	tter Cache on BCS Flush	
		Format			U1
		Fast Co surface needed interme method when sy new Fast used wi	py Blit, is to is flushed of to be Disp ediate blit of d of cache in witching has st Copy Eng th Fast Cop only applie	be used as the Source for a follow or but for Display coherency reasons (who layed). Such a flush with clean cacheling peration results are being required to invalidation on flush can be still pursue ppens due to other prescribed legacy gine blit, to legacy Engine blits. This bir by Blit commands. This bit is part of the est to the XY_FAST_COPY_BLT commands.	ne state is suggested when the maintain memory coherency. The legacy ed at the end of all blit operations or reasons, or when switching from the t should be programmed set only when e context save/restore. d. cription



		ВС	S_SWCTRL - BCS SW Contro	I
,	1		BCS flush will put all dirty CL in the Blitter cache already in the clean state will remain clean.	e in the clean state. Any CL
1 T	ile Y D	Destination		
F	Format	t:		U1
re Si	Programming this bit makes the HW treat all destination surfaces as Tile Y. This bit over-rides the setting of the destination format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore. This bit does not impact the operations of the XY_FAST_COPY_BLT command			
0 T	ile Y S	ource		
ŀ	Format	t:		U1
se re se	Programming this bit makes the HW treat all source surfaces as Tile Y. This bit over-rides the setting of the source format in the packet provided to the blitter command streamer. SW is required to flush the HW before changing the polarity of this bit. This bit is part of the context save/restore. This bit does not impact the operations of the XY_FAST_COPY_BLT command			



BITPLANE CYCLE CONTROL REGISTER

BITPLANE_CTRL - BITPLANE CYCLE CONTROL REGISTER

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Bitplane Cycle Control Register

DWord	Bit	Description	
0	30:19	Reserved	
		Default Value:	000000000000
		Access:	RO



Bitstream Output Bit Count for the last Syntax Element Report Register

MFC_BITSTREAM_SE_BITCOUNT_SLICE - Bitstream Output Bit Count for the last Syntax Element Report Register

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32 Trusted Type: 1

Address: 128D4h

Name: SE Output Bit Count

This register stores the count of number of bits in the bitstream for the last syntax element before padding. The bit count is before the byte-aligned alignment padding insertion, but includes the stop-one-bit. This register is part of the context save and restore.

DWord	Bit	Description
0	31:0	MFC Bitstream Syntax Element Bit Count
		Total number of bits in the bitstream output before padding. This count is updated each
		time the internal counter is incremented.



Bitstream Output Byte Count Per Slice Report Register

MFC_BITSTREAM_BYTECOUNT_SLICE - Bitstream Output Byte Count Per Slice Report Register

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 128D0h

This register stores the count of bytes of the bitstream output. This register is part of the context save and restore.

DWord	Bit	Description
0	31:0	MFC Bitstream Byte Count
		Total number of bytes in the bitstream output from the encoder. This count is updated for every
		time the internal bitstream counter is incremented.



Bitstream Output Minimal Size Padding Count Report Register

MFC_AVC_MINSIZE_PADDING_COUNT - Bitstream Output Minimal Size Padding Count Report Register

Register Space: MMIO: 0/2/0
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 12814h

Name: Minimal Size Padding

This register stores the count in bytes of **minimal size padding insertion**. **It is primarily provided for statistical data gathering**. This register is part of the context save and restore.

DWord	Bit	Description	
0	31:0	MFC AVC MinSize Padding Count	
		Total number of bytes in the bitstream output contributing to minimal size padding operation.	
		This count is updated each time when the padding count is incremented.	



BLC PWM CTL

BLC PWM CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 48250h-48253h

Name: Backlight PWM Control

ShortName: BLC_PWM_CTL

Power: PG0 Reset: soft

This register controls the backlight PWM logic going to the display utility pin on the CPU.

DWord Bit Description

0 31 **PWM Enable**

This bit enables the PWM logic.

Value	Name	Description
0b	Disable	PWM disabled
1b	Enable	PWM enabled

Restriction

Restriction: The display utility pin must be configured correctly to output the PWM. Program the frequency and duty cycle before enabling PWM.

30:29 Pipe Select

This field selects which vertical blank will be used for backlight blinking.

Value	Name	Description
00b	Pipe A	Use Pipe A
01b	Pipe B	Use Pipe B
10b	Pipe C	Use Pipe C

28 Blinking Enable

This bit enables backlight blinking.

When enabled, the backlight will be driven on at the programmed brightness during vertical blank and driven off during vertical active.

Value	Name
0b	Disable
1b	Enable



	BLC_PWM_CTL				
	27 PWM Granularity				
		This field	his field controls the granularity (minimum increment) of the PWM backlight control counter.		
		Value Name Description			
	0b 128 PWM frequency adjustment on 128 clock increments		PWM frequency adjustment on 128 clock increments		
1b 8 PWM frequency adjustment on 8 clock increments			PWM frequency adjustment on 8 clock increments		
	26:0 Reserved				



BLC_PWM_DATA

		BLC_PWM_DATA		
Register Space:		MMIO: 0/2/0		
Source: BS		BSpec		
Default V	alue:	0x0000000		
Access:		R/W		
Size (in bi	its):	32		
Address:		48254h-48257h		
Name:		Backlight PWM Data		
ShortNan	ne:	BLC_PWM_DATA		
Power:		PG0		
Reset:		soft		
DWord	Bit	Description		
0 3	31:16	Backlight Frequency This field determines the number of time base events in total for a complete cycle of modulated backlight control. This field is programmed based on the frequency of the clock that is being used and the desired PWM frequency. This value represents the period of the PWM stream in CD clocks multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).		
15:0 Backlight Duty Cycle This field determines the number of time base events f backlight control. A value of zero will turn the backlight off. A value equal field will be full on. Updates will take affect at the end of the current PWM This value represents the active time of the PWM streated (default increment) or 8 (alternate increment selected by Restriction)		This field determines the number of time base events for the active portion of the PWM backlight control. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. Updates will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in CD clock periods multiplied by 128 (default increment) or 8 (alternate increment selected by BLC_PWM_CTL PWM_Granularity).		



		BLT_MOCS_0 - Bli	tter MOCS Registe	er0	
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default Value: 0x00000030 [KBL]					
Size (in b	oits):	32			
Address:		0CC00h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur		emory	interface block for
		000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the lf "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target		g for the surface.			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			
		T, ETIADICA TOT EEC			



6	BLT_MOCS_0 - Blitter MOCS Register0 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	T	
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_1 - Bli	tter MOCS Registe	r1	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034			
Size (in l	oits):	32			
Address	:	0CC04h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this su	rface:		interface block for
		000: Use the global page faulting mod 001-111: Reserved	e from context descriptor (defa	uit)	
	10:8	Skip Caching control			
		Default Value: 000b		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target		g for the surface.			
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_1 - Blitter MOCS Register1 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in cacnes.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_2 - Bli	tter MOCS Registe	er2	
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default \	Default Value: 0x00000038				
Size (in b	Size (in bits): 32				
Address		0CC08h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_2 - Blitter MOCS Register2 Dont allocate on miss		
О	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targ line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		BLT_MOCS_3 - Bli	tter MOCS Registe	er3	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031			
Size (in b	oits):	32			
Address:		0CC0Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	if the target cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
0.0	more likely to generate HITs, hence need to be r 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	epiaceu ieast oiteii iii caciies.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for cac 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	Lilling	
1:0	-		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		BLT_MOCS_4 - Bli	tter MOCS Registe	er4	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0CC10h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	the is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	I
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	f coherent cycle)



		BLT_MOCS_5 - Bli	tter MOCS Registe	er5	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0CC14h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value: 000b		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_5 - Blitter MOCS Ro	egistei 3
6	Dont allocate on miss Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_6 - Bli	tter MOCS Registe	er6	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0CC18h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_6 - Blitter MOCS Reg	istero	
6	Dont allocate on miss	21	
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target caline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	acne is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be all more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)	



		BLT_MOCS_7 - Bli	tter MOCS Registe	er7	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0CC1Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:	R/W		
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_7 - Blitter MOCS Register7 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_8 - Bli	tter MOCS Registe	er8	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CC20h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target carline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	if coherent cycle)	



		BLT_MOCS_9 - Bli	tter MOCS Registe	er9			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x0000003B [KBL]					
Size (in b	oits):	32					
Address:		0CC24h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	00000000000000000				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:		RO			
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.		
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	I		
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	target cache is missed - don't bring tl		
5:4	LRU management	_		
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replace 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	eu least Often III Caches.		
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC wit 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	h Fence (if coherent cycle)		



		BLT_MOCS_10 - Bli	tter MOCS Registe	er10			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x00000032 [KBL]					
Size (in l	oits):	32					
Address		0CC28h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved					
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.		
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	I		
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	BLT_MOCS_10 - Blitter MOCS Register10 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_11 - Bli	tter MOCS Registe	<u>er11</u>	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0CC2Ch			
MOCS r	egister				
DWord	Bit				
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
13:	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_11 - Blitter MOCS I Dont allocate on miss	9.2. 2.2.2.2	
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		BLT_MOCS_12 - Bli	tter MOCS Registe	er12		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000003A [KBL]				
Size (in b	oits):	32				
Address:		0CC30h				
MOCS r	egister					
DWord Bit			Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:		0b		
		Access:		RO		
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	caching for the surface.		
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W		
		Enable for the Skip cache mechanism				
		0: Not enabled				
		1: Enabled for LLC				



6	BLT_MOCS_12 - Blitter MOCS I Dont allocate on miss	<u> </u>	
O	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		BLT_MOCS_13 - Bli	tter MOCS Registe	er13		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000033 [KBL]				
Size (in b	oits):	32				
Address:		0CC34h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	000000000000000000			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode			<u> </u>	
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	BLT_MOCS_13 - Blitter MO	C3 Register 13	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne target cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driv more likely to generate HITs, hence need to be repla 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2			
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	y	
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC v 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	with Fence (if coherent cycle)	



		BLT_MOCS_14 - Bli	tter MOCS Registe	er14		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000037 [KBL]				
Size (in b	oits):	32				
Address:		0CC38h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	000000000000000000			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode			<u> </u>	
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, whe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	re if the target cache is missed - don't bring
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	acillig
1:0		
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAN 00: Use Cacheability Controls from page table 01: Uncacheable (UC) - non-cacheable	



		BLT_MOCS_15 - Bli	tter MOCS Registe	er15		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value:		0x0000003B [KBL]	0x0000003B [KBL]			
Size (in b	oits):	32				
Address:		0CC3Ch				
MOCS r	egister					
DWord	Bit	Description				
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value: 000b				
		Access: R/W				
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
_		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target cache is missed - don't bring line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS				
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved				
3:2					
	Default Value:	10b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0					
	Default Value:	11b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)				



		BLT_MOCS_16 - Bli	tter MOCS Registe	er16	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030 [KBL]			
Size (in l	oits):	32			
Address		0CC40h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting network the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_16 - Blitter MOCS Registron Dont allocate on miss	
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least ofter 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if controls uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	oherent cycle)



		BLT_MOCS_17 - Bli	tter MOCS Registe	er17	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address:		0CC44h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_17 - Blitter MOCS Register17 Dont allocate on miss		
б	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	n Orien III Caches.	
3:2	Target Cache	T	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_18 - Bli	tter MOCS Registe	er18	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000038 [KBL]			
Size (in b	oits):	32			
Address:		0CC48h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6				
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne target cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved			
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for cachin 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	ng		
1:0				
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC of the control o	with Fence (if coherent cycle)		



		BLT_MOCS_19 - Bli	tter MOCS Registe	er19	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default Value: 0x00000031 [KBL]					
Size (in b	oits):	32			
Address:		0CC4Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	<u> </u>		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the solid "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				g for the surface.	
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_19 - Blitter MOCS Register19		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in cacnes.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	1	
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_20 - Bli	tter MOCS Registe	er20	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0CC50h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_20 - Blitter MOCS Register20		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in Caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	re (if coherent cycle)	



		BLT_MOCS_21 - Bli	tter MOCS Registe	er21	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address		0CC54h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface processor
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_21 - Blitter MOCS Re	gister21
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_22 - Bli	tter MOCS Registe	er22	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003A [KBL]			
Size (in l	oits):	32			
Address		0CC58h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_22 - Blitter MOCS Re Dont allocate on miss	-yistei LL
б	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in caches.
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	1
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_23 - Bli	tter MOCS Registe	er23	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0CC5Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_23 - Blitter MOCS Re	gister23
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_24 - Bli	tter MOCS Registe	er24	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CC60h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			4
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_24 - Blitter MOCS Re Dont allocate on miss	gister 24
б	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	1
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_25 - Bli	tter MOCS Registe	er25	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0CC64h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_25 - Blitter MOCS Regist Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	in cacnes.
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if constitution of the constitution of	pherent cycle)



		BLT_MOCS_26 - Bli	tter MOCS Registe	er26	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0CC68h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
2.0	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fourth on the control of t	ence (if coherent cycle)	



		BLT_MOCS_27 - Bli	tter MOCS Registe	er27	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036 [KBL]			
Size (in l	oits):	32			
Address		0CC6Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		Interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_27 - Blitter MOCS Re	gister2/
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_28 - Bli	tter MOCS Registe	er28	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003A [KBL]			
Size (in l	oits):	32			
Address		0CC70h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_28 - Blitter MOCS Register28		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	<u>L</u> `	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	1	
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_29 - Bli	tter MOCS Registe	er29	
Register	Space:	MMIO: 0/2/0			
Source:	ource: BSpec				
Default \	Default Value: 0x00000033 [KBL]				
Size (in b	oits):	32			
Address:		0CC74h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Ou If "0" - than corresponding address bit value Bit[8]=1: address bit[9] needs to be "0" to a Bit[9]=1: address bit[10] needs to be "0" to Bit[10]=1: address bit[11] needs to be "0" to		value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_29 - Blitter MOCS Re	gister29
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_30 - Bli	tter MOCS Registe	er30	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CC78h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	_	іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, whe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	re if the target cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	1	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	zacining	
1:0			
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		BLT_MOCS_31 - Bli	tter MOCS Registe	er31	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address		0CC7Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting near the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_31 - Blitter MOCS Reg	ister31				
6	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
Controls defined for RO surfaces in mind, where if the target cache is missed - don line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS						
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
allocation is done at youngest age 3 it tends to stay longer in the cache as compage allocations - 2, 1 or 0. This option is given to driver to be able to decide which more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved						
3:2	Target Cache					
	Default Value:	10b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		BLT_MOCS_32 - Bli	tter MOCS Registe	er32	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030 [KBL]			
Size (in l	oits):	32			
Address		0CC80h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_32 - Blitter MOCS Reg	ister32				
6	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
Controls defined for RO surfaces in mind, where if the target cache is missed - don't br line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS						
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	ne cache as compared to older ble to decide which surfaces are ften in caches.					
3:2	Target Cache					
	Default Value:	00b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	00b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)					



		BLT_MOCS_33 - Bli	tter MOCS Registe	er33	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address		0CC84h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_33 - Blitter MOCS Re	gister33
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_34 - Bli	tter MOCS Registe	er34	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address:		0CC88h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_34 - Blitter MOCS Register34 Dont allocate on miss		
0	Default Value:	Ob	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	n orten in Caches.	
3:2	Target Cache	ī.	
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_35 - Bli	tter MOCS Registe	er35	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031 [KBL]			
Size (in l	oits):	32			
Address		0CC8Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_35 - Blitter MOCS Register35		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	e often in caches.	
3:2	Target Cache	1	
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	re (if coherent cycle)	



		BLT_MOCS_36 - Bli	tter MOCS Registe	er36	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address		0CC90h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be " Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_36 - Blitter MOCS Reg	ister36	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	allocation is done at youngest age 3 it tends to stay longer in the age allocations - 2, 1 or 0. This option is given to driver to be absorbed likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ole to decide which surfaces are	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		BLT_MOCS_37 - Bli	tter MOCS Registe	er37	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0CC94h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management	_	
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fourth on the control of t	ence (if coherent cycle)	



		BLT_MOCS_38 - Bli	tter MOCS Registe	er38	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0CC98h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of "0" - than corresponding address bit [8]=1: address bit [9] needs to be "0" Bit [9]=1: address bit [10] needs to be "0" Bit [10]=1: address bit [11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_38 - Blitter MOCS Register38		
6	Dont allocate on miss Default Value:	0b	
	Access: Controls defined for RO surfaces in mind, where if the target	R/W	
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_39 - Bli	tter MOCS Registe	er39	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000033 [KBL]			
Size (in l	oits):	32			
Address		0CC9Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		menace block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least ofte 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	T	
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)	



		BLT_MOCS_40 - Bli	tter MOCS Registe	er40	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CCA0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		BLT_MOCS_41 - Bli	tter MOCS Registe	er41	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address		0CCA4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_41 - Blitter MOCS Register41		
6	Dont allocate on miss	21	
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	1	
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		BLT_MOCS_42 - Bli	tter MOCS Registe	er42	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address		0CCA8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		The face sidek is
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_42 - Blitter MOCS Register Dont allocate on miss			
U	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS			
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coh 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	erent cycle)		



		BLT_MOCS_43 - Bli	tter MOCS Registe	er43	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0CCACh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе біоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_43 - Blitter MOCS Re	gister43
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_44 - Bli	tter MOCS Registe	er44	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0CCB0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
	Default Value:			000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_44 - Blitter MOCS Register44 Dont allocate on miss		
0	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	oten in Cacnes.	
3:2	Target Cache	I.	
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_45 - Bli	tter MOCS Registe	er45	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0CCB4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_45 - Blitter MOCS Register45		
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS		
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	corten in caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	re (if coherent cycle)	



		BLT_MOCS_46 - Bli	tter MOCS Registe	er46	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CCB8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_46 - Blitter MOCS Regis Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least ofte 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	en in Caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)



		BLT_MOCS_47 - Bli	tter MOCS Registe	er47	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0CCBCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	_	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_47 - Blitter MOCS Report allocate on miss	egister #1
6	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	is often in eaches.
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_48 - Bli	tter MOCS Registe	er48	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000030 [KBL]			
Size (in b	oits):	32			
Address		0CCC0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_48 - Blitter MOCS Re	gister 40
6	Dont allocate on miss Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in cacnes.
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	1
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_49 - Bli	tter MOCS Registe	er49	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address:		0CCC4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



_	BLT_MOCS_49 - Blitter MOCS Re	egister43
6	Dont allocate on miss	OI.
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	Cache is missed - don't bring the
5:4	LRU management	_
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		BLT_MOCS_50 - Bli	tter MOCS Registe	er50	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000038 [KBL]			
Size (in b	oits):	32			
Address:		0CCC8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_50 - Blitter MOCS Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the taline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	arget cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	00b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)



		BLT_MOCS_51 - Bli	tter MOCS Registe	er51	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000031 [KBL]			
Size (in l	oits):	32			
Address		0CCCCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		mendee block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_51 - Blitter MOCS Regist Dont allocate on miss	
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	iii Caciles.
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	01b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if co 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	oherent cycle)



		BLT_MOCS_52 - Bli	tter MOCS Registe	er52	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0CCD0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе біоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the t line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	arget cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0			
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	n Fence (if coherent cycle)	



		BLT_MOCS_53 - Bli	tter MOCS Registe	er53	
Register	Space:	MMIO: 0/2/0			
Source:	Source: BSpec				
Default \	Value:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address		0CCD4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting new the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		menuce block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_53 - Blitter MOCS I Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targ line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	jet cache is missed - don't bring th
5:4	LRU management	_
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in cacnes.
3:2	Target Cache	1
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)



		BLT_MOCS_54 - Bli	tter MOCS Registe	er54	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0CCD8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the talline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	rget cache is missed - don't bring t	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	least often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with 10: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		BLT_MOCS_55 - Bli	tter MOCS Registe	er55	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000033 [KBL]			
Size (in l	oits):	32			
Address		0CCDCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	•			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting near the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		menace block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_55 - Blitter MOCS Re	gister55
6	Dont allocate on miss Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t otten in caches.
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	re (if coherent cycle)



		BLT_MOCS_56 - Bli	tter MOCS Registe	er56	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0CCE0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе біоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of "0" - than corresponding address bit [8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_56 - Blitter MOCS Re	gister 56
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		BLT_MOCS_57 - Bli	tter MOCS Registe	er57	
Register	Space:	MMIO: 0/2/0	_		
Source:		BSpec			
Default Value: 0x0000003B [KBL]					
Size (in b	oits):	32			
Address:		0CCE4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	_	ппенасе вюск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of "0" - than corresponding address bit [8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_57 - Blitter MOCS Regi	ister57				
6	Dont allocate on miss					
	Default Value:	0b				
	Access:	R/W				
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	the is missed - don't bring the				
5:4	LRU management					
	Default Value:	11b				
	Access:	R/W				
	allocation is done at youngest age 3 it tends to stay longer in thage allocations - 2, 1 or 0. This option is given to driver to be ab more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	le to decide which surfaces are				
3:2	2 Target Cache					
	Default Value:	10b				
	Access:	R/W				
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed					
1:0	LLC/eDRAM cacheability control					
	Default Value:	11b				
	Access:	R/W				
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	f coherent cycle)				



		BLT_MOCS_58 - Bli	tter MOCS Registe	er58	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032 [KBL]]			
Size (in b	oits):	32			
Address		0CCE8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_58 - Blitter MOCS R Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced lead 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)	



		BLT_MOCS_59 - Bli	tter MOCS Registe	er59	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036 [KBL]			
Size (in l	oits):	32			
Address		0CCECh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	BLT_MOCS_59 - Blitter MOCS R Dont allocate on miss	9	
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leads: 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)	



		BLT_MOCS_60 - Bli	tter MOCS Registe	er60		
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	√alue:	0x0000003A [KBL]				
Size (in b	oits):	32				
Address:		0CCF0h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	000000000000000000			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode			<u> </u>	
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	BLT_MOCS_60 - Blitter MOCS Register60		
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	1	
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		BLT_MOCS_61 - Bli	tter MOCS Registe	er61	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
		0x00000033 [KBL]			
Size (in l	oits):	32			
Address		0CCF4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	BLT_MOCS_61 - Blitter MOCS Register61		
6	Dont allocate on miss Default Value:	0b	
	Access: Controls defined for RO surfaces in mind, where if the target	R/W	
	line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		BLT_MOCS_62 - Bli	tter MOCS Registe	er62	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000037 [KBL]			
Size (in l	oits):	32			
Address		0CCF8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the t line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	arget cache is missed - don't bring t	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0			
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	n Fence (if coherent cycle)	



		BLT_MOCS_63 - Bli	tter MOCS Registe	er63	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0CCFCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne target cache is missed - don't bring t	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be repla 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	9	
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC v 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	with Fence (if coherent cycle)	



Blitter TLB Control Register

		BTCR - E	Blitter TLB Control Register	•			
Register	Register Space: MMIO: 0/2/0						
Default \	/alue:	0x00000000					
Size (in b	oits):	32					
Address:		0426Ch					
DWord	Bit		Description				
0	31:1	Reserved					
		Default Value:	00000000000000000000000000000000000000				
		Access:	RO				
	0	Invalidate TLBs on the co	rresponding Engine				
		Default Value:		0b			
		Access: R/W					
		SW writes 1 to invalidate the TLBs for the associated engine and HW clears the bit when invalidation is complete. To ensure proper invalidation of the TLBs, SW has to ensure the corresponding engine's HW pipeline is flushed and cleared from all its memory accesses. Otherwise HW cannot guarantee the proper invalidation for TLBs. This bit is self clear.					



BLT Context Element Descriptor (High Part)

BLT_CT	X_EDF	R_H - BLT Conte	xt Element D	escriptor (High Part)
Register Space:	ММ	IO: 0/2/0		
Default Value:	0x00	0000000		
Size (in bits):	32			
Address:	0450	04h		
DWord	Bit		Description	n
0	31:0 BLT Context Element Descriptor (High Part)			
		Default Value:		00000000h
		Access:		R/W



BLT Context Element Descriptor (Low Part)

BLT_C1	TX_ED	R_L - BLT Context	Element D	escriptor (Low Part)	
Register Space:	MM	MMIO: 0/2/0			
Default Value:	0x00	0000009			
Size (in bits):	32				
Address:	0450	00h			
DWord	Bit		Description	on	
0	31:0	BLT Context Element Descr	riptor (Low Part)		
		Default Value:		0000009h	
		Access:		R/W	



BLT Fault Counter

	BLT_FAULT_CNTR - BLT Fault Counter					
Register Space: MMIO: 0/2/0		MMIO: 0/2/0				
Default V	alue:	0x00000000				
Size (in bi	ts):	32				
Address: 045B8h						
DWord	Bit		Description			
0	31:0	BLT Fault Counter				
		Default Value:	0000000h			
	Access:		RO			
		This counter only applies to advance context when fault and stream mode is selected.				



BLT Fixed Counter

		BLT_FIXED_CNTR -	BLT Fixed Counter	
Register Space: MMIO		MMIO: 0/2/0		
Default V	alue:	0x00000000		
Size (in bi	ts):	32		
Address:		045BCh		
DWord	Bit		Description	
0	31:0	BLT Fixed Counter		
		Default Value:	00000000h	
	Access:		RO	
		This counter only applies to advance context when fault and stream mode is selected.		



BLT PDP0/PML4/PASID Descriptor (High Part)

BLT_CTX	PDP)_H - BLT PDP0/PML4/PASID	Descriptor (High Part)	
Register Space:	MN	/IO: 0/2/0		
Default Value:	fault Value: 0x00000000			
Size (in bits):	in bits): 32			
Address:	045	50Ch		
DWord	Bit	Descriptio	n	
0	31:0	BLT PDP0/PML4/PASID Descriptor (High Part)		
		Default Value:	00000000h	
		Access:	R/W	



BLT PDP0/PML4/PASID Descriptor (Low Part)

BLT_CTX	(_PDP	O_L - BLT PDP0/PML4/PASID	Descriptor (Low Part)	
Register Space:	MN	/IO: 0/2/0		
Default Value:	0x0	0000000		
Size (in bits):	32			
Address:	045	508h		
DWord	Bit Description		on	
0	31:0	31:0 BLT PDP0/PML4/PASID Descriptor (Low Part)		
		Default Value:	00000000h	
		Access:	R/W	



BLT PDP1 Descriptor Register (High Part)

BLT_CT	X_PDF	P1_H - BLT PDP1	Descriptor Re	egister (High Part)
Register Space:	MMI	O: 0/2/0		
Default Value:	0x00	000000		
Size (in bits):	32			
Address:	0451	4h		
DWord	Bit		Description	
0	31:0	BLT PDP1 Descriptor Reg	ister (High Part)	
		Default Value:	00	000000h
		Access:	R/	W



BLT PDP1 Descriptor Register (Low Part)

BLT_C	TX_PD	P1_L - BLT PDP1	Descriptor R	Register (Low Part)
Register Space:	MMI	O: 0/2/0		
Default Value:	0x000	000000		
Size (in bits):	32			
Address:	04510	0h		
DWord	Bit		Description	1
0	31:0	BLT PDP1 Descriptor Reg	ister (Low Part)	
		Default Value:		0000000h
		Access:	F	R/W



BLT PDP2 Descriptor Register (High Part)

BLT_CT	X_PDF	P2_H - BLT PDP2 Descripto	r Register (High Part)
Register Space:	MMI	O: 0/2/0	
Default Value:	0x00	000000	
Size (in bits):	32		
Address:	0451	Ch	
DWord	Bit	Descrip	tion
0	31:0	BLT PDP2 Descriptor Register (High Part)	
		Default Value:	00000000h
		Access:	R/W



BLT PDP2 Descriptor Register (Low Part)

BLT_C	TX_PD	P2_L - BLT PDP2 D	escriptor Register (Low Part)
Register Space:	MMI	D: 0/2/0	
Default Value:	0x000	000000	
Size (in bits):	32		
Address:	0451	8h	
DWord	Bit		Description
0	31:0	BLT PDP2 Descriptor Registe	r (Low Part)
		Default Value:	00000000h
		Access:	R/W



BLT PDP3 Descriptor Register (High Part)

BLT_CT	X_PDF	P3_H - BLT PDI	P3 Descriptor Register (High Part)
Register Space:	MMI	O: 0/2/0	
Default Value:	0x00	000000	
Size (in bits):	32		
Address:	0452	4h	
DWord	Bit		Description
0	31:0	BLT PDP3 Descriptor I	Register (High Part)
		Default Value:	0000000h
		Access:	R/W



BLT PDP3 Descriptor Register (Low Part)

BLT_C	TX_PD	P3_L - BLT PDP3	Descriptor Regist	er (Low Part)
Register Space:	Register Space: MMIO: 0/2/0			
Default Value:	0x000	000000		
Size (in bits):	32			
Address:	0452	0h		
DWord	Bit		Description	
0	31:0	BLT PDP3 Descriptor Regi	ter (Low Part)	
		Default Value:	00000000)h
		Access:	R/W	



OAPERF_B0 - Boolean_Counter_B0

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02920h

This register enables the current live value of performance counter B0 to be read. Since what conditions cause B0 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance courthere is no "latch and hold" mechanism for performance courthrough MMIO, so the value returned from this register may be	ters when they are accessed



OAPERF_B1 - Boolean_Counter_B1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02924h

This register enables the current live value of performance counter B1 to be read. Since what conditions cause B1 to increment are defined by the programming of CEC1-0/CEC1-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be	ters when they are accessed



OAPERF B2 - Boolean Counter B2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02928h

This register enables the current live value of performance counter B2 to be read. Since what conditions cause B2 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that there is no "latch and hold" mechanism for performance counters when they are accessed through MMIO, so the value returned from this register may be different on back-to-back reads	



OAPERF_B3 - Boolean_Counter_B3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0292Ch

This register enables the current live value of performance counter B3 to be read. Since what conditions cause B3 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance counthere is no "latch and hold" mechanism for performance counthrough MMIO, so the value returned from this register may be	ters when they are accessed



OAPERF B4 - Boolean Counter B4

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02930h

This register enables the current live value of performance counter B4 to be read. Since what conditions cause B4 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that here is no "latch and hold" mechanism for performance counters when they are accessed hrough MMIO, so the value returned from this register may be different on back-to-back reads.	



OAPERF_B5 - Boolean_Counter_B5

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02934h

This register enables the current live value of performance counter B5 to be read. Since what conditions cause B5 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance counter value when read. Note that here is no "latch and hold" mechanism for performance counters when they are accessed hrough MMIO, so the value returned from this register may be different on back-to-back reads.	



OAPERF_B6 - Boolean_Counter_B6

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02938h

This register enables the current live value of performance counter B6 to be read. Since what conditions cause B6 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance couthere is no "latch and hold" mechanism for performance couthrough MMIO, so the value returned from this register may be	iters when they are accessed



OAPERF_B7 - Boolean_Counter_B7

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0293Ch

This register enables the current live value of performance counter B7 to be read. Since what conditions cause B7 to increment are defined by the programming of CEC0-0/CEC0-1, please refer to the description of these registers and the values they hold to determine what event is reported via this register.

DWord	Bit	Description	
0	31:0	Considerations	
		Format:	U32
		This 32-bit field returns bits 31:0 of the live performance courthere is no "latch and hold" mechanism for performance courthrough MMIO, so the value returned from this register may be	ters when they are accessed



BOOT VECTOR

BOOTMSG - BOOT VECTOR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 08504h

Boot Message Register

This register gets locked by the Hardware once written and is cleared only during the reset. This is extra protection given against Illegal Programming.

DWord	Bit		Description
0	31:0	Boot Vector Message	
		Access:	R/W Lock
		Boot vector is pass through. MBC gets the base Breakdown of message is done in MSQC. D if b[26] = 1 C6SliceA = b[20:17]; C6SliceB = 6 if b[26] = 0 C6Way = b[25:21], C6Slice = d[2 Context Restore = b[6] Reset Type = b[6:5] Ring Stop ID = b[4:0]	d[13:10] C6Way = 0 C6Area = 0



BTB Not Consumed By RCS

BTP_PRODUCE_COUNT - BTB Not Consumed By RCS

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02480h

This register keeps track of the outstanding BTP produced by RS which are not yet consumed by Render Command Streamer.

This register is part of the render context save and restore.

Programming Notes
This register should not be programmed by SW.

DWord Bit Description

31:0 BTP Produce Count
This register keeps track of the outstanding BTP produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.



BTP Commands Parsed By RCS

BTP_PARSE_COUNT - BTP Commands Parsed By RCS

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 02490h

This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less then equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	BTP Parse Count
		This register keeps track of the BTP commands parsed by RCS prior to encountering the Draw Call
		in an RS enabled Batch Buffer which has BTP Pool Alloc Valid. BTP parse count should be less then
		equal to the BTP produce count for Command Streamer to make progress on a 3D_PRIMITIVE
		command. BTP Parse count is subtracted from the BTP Produce Count upon parsing 3D_PRIMITIVE
		command.



Built In Self Test

BIST_0_2_0_PCI - Built In Self Test							
Register Space:	PCI: 0/2/0						
Source:	В	Spec					
Default Value:	0:	x0000000					
Size (in bits):	8						
Address:	0	000Fh					
This register is	used for	control and status of Built In Self Test (BIST).					
DWord	Bit	Description					
0	7	BIST Supported		_			
		Default Value:	()b			
		Access:	F	RO			
		BIST is not supported. This bit is hardwired to 0.					
	6:0	Reserved	T.				
		Format:	MBZ				



Cache Line Size

CLS_0_2_0_PCI - Cache Line Size						
Register Space: PCI: 0/2/0						
Source:		BSpec				
Default \	Value	e: 0x00000000				
Size (in l	oits):	8				
Address	•	0000Ch				
DWord	Bit		Description			
0	7:0	Cache Line Size				
		Default Value:	00000000Ь			
	Access:		R/W			
		This register is not reset by FLR. Implemented for PCIe compliant devices for legacy compatibili but has no effect on any PCIe device behavior.				



Cache Mode Register 0

CACHE_MODE_0 - Cache_Mode Register 0

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000 [KBL]

Access: R/W Size (in bits): 32

Address: 07000h

Description

This register is used to control the operation of the Render and Sampler L2 Caches. All reserved bits are implemented as read/write.

Before changing the value of this register, GFX pipeline must be idle i.e. full flush is required.

This Register is saved and restored as part of Context.

RegisterType = MMIO_SVL

DWord	Bit		Description							
0	31:16	Mask								
		Access:			wo					
		Format:			Mask[1	5:0]				
		A 1 in a	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.							
	15	Sampler L2 Disable								
	13	Access:	LE DISABLE			r/w				
		Format:				Disable				
		Value	Name	Description						
		0h	[Default]	Sampler L2 Cache Enabled.						
		1h		Sampler L2 Cache Disabled. All accesses are treated as misses.						
	14:12	MSAA Compression Plane Number Threshold for eLLC								
		Access:					r/w			
		Value		Nama			Description			
				Name		Description				
		0h	threshold	threshold0 [Default]		Cache only planeID = 0 in eLLC.				
		1h	threshold	1	Cach	Cache only planeID = 0 , 1 in eLLC.				
		2h	threshold	2	Cach	Cache only planeID = 02 in eLLC.				
		3h	threshold	3	Cach	Cache only planeID = 03 in eLLC.				
		4h	threshold	4	Cach	Cache only planeID = 04 in eLLC.				
		5h	threshold	5	Cache only planeID = 05 in eLLC.					



	6h	thresh					legister 0		
		-				e only planeID = 06 in eLLC.			
	[/ n	7h threshold7 Cache only planeID = 07 in eLLC.							
				Prog	ramming	g Notes			
		•	•				compression is enabled, these ver 8 planes can be cached in eLL		
11	<u> </u>		nmapping for				·		
	Access:						r/w		
	Value		Na	me			Description		
	0h	Fnable	e Set Remap [I			Set rem	apping for 3d enabled		
	1h		e Set Remap	- Ciuditi			apping for 3d disabled		
10	Reserved	1				1	<u> </u>		
	Access:						r/w		
	Format:						PBC		
9	Sampler L	.2 TLB	Prefetch Enak	ole					
	Access: r/w								
	Valu	e	Name			Description			
	0h		[Default] TLB Pre		TLB Pref	refetch Disabled			
	1h		TLB Pre		TLB Pref	efetch Enabled			
8	Reserved								
7:6	Sampler L	.2 Requ	iest Arbitratio	on					
	Access:			r/w					
	Format:						U2		
	Value	•	Name			De	escription		
	00b			Round Ro	bin				
	01b			Fetch are	Fetch are Highest Priority				
	10b			Constants are Highest Priority					
	11b			Reserved					
5	STC PMA	Optim	ization Enabl	е	1				
	Access:					r/w			
	Format:					Enable 			
	Clearing this bit will force the STC cache to wait for pending retirement of pixels at the HZ-read stage and do the STC-test for Non-promoted, R-computed and Computed depth modes instead of postponing the STC-test to RCPFE.								



	Value		Name			Description	
	0h	Disable [De	fault]	STC PM	1A optimizatio	n is disabled.	
	1h	Enable		STC PM	1A optimizatio	n is enabled.	
4	RCC Evic	tion Policy					
	Access:				r/w		
	Format:				Disable		
		ndicates that n		•	•	e default value i.e. reset. LRA replacer	
			P	rogramm	ing Notes		
	If this bit	is set to "1", b	oit 7 of 0x7010h	must also	be set to "1".		
3	Reserved						
2	Hierarchi	ical Z RAW St	all Optimizatio	n Disable			
	Access:					r/w	
	Format:					U1 ing polygons in the	
		cal Z buffer.	•		, ,	he earlier ones to v	
	Value 0h	Name Enable [Defau		es the hiera		ription / Stall Optimization	
			ult] Enable		archical Z RAW	-	1.
	0h	Enable [Defau	Enable Disable	es the hier	archical Z RAW	/ Stall Optimization	1.
	0h 1h	Enable [Defa Disable	Enable Disable	es the hier	archical Z RAW archical Z RAW	/ Stall Optimization W Stall Optimization	1.
1	0h 1h This bit r	Enable [Defau Disable nust be set to	Enable Disable	es the hier rogramm Hierarchie	archical Z RAW archical Z RAW	/ Stall Optimization W Stall Optimization	1.
1	0h 1h This bit r	Enable [Defau Disable nust be set to	Disable Possible the	es the hier rogramm Hierarchie	archical Z RAW archical Z RAW	/ Stall Optimization W Stall Optimization	1.
1	0h 1h This bit r	Enable [Defau Disable nust be set to	Disable Possible the	es the hier rogramm Hierarchie	archical Z RAW archical Z RAW ing Notes cal Z RAW stal	/ Stall Optimization W Stall Optimization	1.
1	Oh 1h This bit r Disable c Access: Format: MCL relat	Enable [Defaution Disable Industrial Disable Indust	Disable 1 to disable the 1 the pixel back	rogramm Hierarchic end	ing Notes Cal Z RAW stal r/w Disable packend. Befor	/ Stall Optimization W Stall Optimization	n. n.
1	Oh 1h This bit r Disable c Access: Format: MCL relat instructio	Enable [Defaution Disable Industrial Disable Indust	Disable Possible 1 to disable the the pixel back g is disabled in the	rogramm Hierarchic end	ing Notes Cal Z RAW stal r/w Disable packend. Befor	/ Stall Optimization V Stall Optimization I optimization.	n.
	Oh 1h This bit r Disable c Access: Format: MCL relat instructio	Enable [Defaution Disable Disable	Disable Possible 1 to disable the the pixel back g is disabled in the	rogramm Hierarchic end	ing Notes Cal Z RAW stal r/w Disable packend. Befor	/ Stall Optimization V Stall Optimization I optimization.	n.
	Oh 1h This bit r Disable c Access: Format: MCL relatinstructio Null tile t Access: Instead c	Enable [Defaution Disable Disable	Possible Disable Possible Disable The pixel back If it is disabled in the must be invalid In dirty cacheline	rogramm Hierarchic rend the pixel b	ing Notes Cal Z RAW stal r/w Disable Dackend. Befor	/ Stall Optimization V Stall Optimization I optimization.	n. n.
	Oh 1h This bit r Disable c Access: Format: MCL relat instructio Null tile t Access: Instead copoint, so	Enable [Defaution Disable Disa	Disable Disable 1 to disable the 1 the pixel back g is disabled in the must be invalid n dirty cacheline s can be reset.	rogramm Hierarchic rend the pixel b	ing Notes Cal Z RAW stal r/w Disable Dackend. Befor	/ Stall Optimization // Stall Optimization // Stall Optimization // Optimizati	n. n.
	Oh 1h This bit r Disable c Access: Format: MCL relatinstructio Null tile t Access: Instead c	Enable [Defaution Disable Disa	Possible Disable Possible Disable The pixel back If it is disabled in the must be invalid In dirty cacheline	rogramm Hierarchic rend the pixel blated. [Dev	ing Notes Cal Z RAW stal r/w Disable Dackend. Befor	/ Stall Optimization // Stall Optimization // Stall Optimization // Stall Optimization // Opti	n. n.



Cache Mode Register 1

CACHE_MODE_1 - Cache Mode Register 1

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00002980 [KBL]

Access: R/W Size (in bits): 32

Address: 07004h

Description

RegisterType: MMIO_SVL

Before changing the value of this register, GFX pipeline must be idle; i.e., full flush is required. This Register is saved and restored as part of Context.

DWord	Bit			Description						
0	31:16	Mask	Mask							
		Access:		WO						
		Mask:		MASK						
		Format:		Mask[15:0]						
		Must be set to modify corre	esponding dat	ta bit. Reads to this fie	eld returns zero.					
	15	Color Compression Disable	e							
		Access:			r/w					
		Setting this bit causes Lossless Render Target Color Compression to be disabled in Classic Clear (1x) Mode of Operation. Default value, i.e. resetting this bit, Enables Color Compression in Classic Clear Mode (1x) when CCS is Enabled.								
		Value		Na	me					
		0h	Enable [Defa	nult]						
		1h Disable								
		Programming Notes								
		The Below programming forces Color Compression to be disabled for MSAA modes explicitly as a HW WA. When switching from $1x = 8\#62$; MSAA. Program this bit to 1 When switching from MSAA = $8\#62$; 1x. Program this bit to 0								
	14	Blend Optimization Fix Dis This bit when reset, enables optimization fix and may ex some conditions.	s blend optimi		set, it disables the blend nts in the render target under					



CACHE_MODE_1 - Cache Mode Register 1 NP EARLY Z FAILS DISABLE 13 Access: r/w Value **Description Name** 0h Disable When NP PMA FIX ENABLE = 1, clearing this bit disables IZ to conservatively fail pixels. When NP PMA FIX ENABLE = 1, IZ does conservatively fail any NP 1h Enable [Default] pixels. 12 **HIZ Eviction Policy** Access: r/w U1 Format: If this bit is set, Hizunit will have LRA as replacement policy. The default value i.e. (when this bit is reset) indicates the non-LRA eviction policy. For performance reasons, this bit must be reset. **Value Name Description** 0h [Default] Non-LRA eviction Policy 1h LRA eviction Policy **Programming Notes** If this bit is set to "1", bit 3 of 0x7010h must also be set to "1" 11 **NP PMA FIX ENABLE** Access: r/w Value Name **Description** 0h Disable Enables stalling PMA behavior for NP depth pixels in the early depth pipeline. (Legacy behavior) Enable Enables non-stalling PMA behavior for NP depth pixels in the early 1h [Default] depth pipeline. **Programming Notes** PMA Optimization Enable bit can be programmed to 0 to disable this optimization. Reserved 10 **MSC RAW Hazard Avoidance Bit** 9 Access: r/w Format: Enable When this field is set, MSC will enable RAW Hazard prevention mechanism, when lossless compression is enabled. Value **Name Programming Notes** 0h [Default]



_	C	ACHE	MODE_1 - Cache Mode Register 1					
	1h		This field should be programmed to 1 only if need arise to avoid RAW hazard when lossless compression is enabled					
8:7	Sampler Cache Set XOR selection							
	Access	:	r/w					
	Forma	t:	U2					
			n impact only when the Sampler cache is configured in 16 way set associative is being used for immediate data or for blitter data these bits have no effect.					
	Value	Name	Description					
	00b	None	No XOR.					
	01b	Scheme 1	New_set_mask[3:0] = Tiled_address[16:13]. New_set[3:0] less than or = New_set_mask[3:0] ^Old_set[3:0]. Rationale: These bits can distinguish among 16 different equivalent classes of virtual pages. These bits also represent the lsb for tile rows ranging from a pitch of 1 tile to 16 tiles.					
	10b	Scheme 2	New_set_mask[3] = Tiled_address[17] ^ Tiled_address[16]. New_set_mask[2] = Tiled_address[16] ^ Tiled_address[15]. New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14]. New_set_mask[0] = Tiled_address[14] ^ Tiled_address[13]. New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0]. Rationale: More bits on each XOR can give better statistical uniformity on sets and since two lsbs are taken for each tile row size, it reduces the chance of aliasing on sets.					
	11b	Scheme 3 [Default]	New_set_mask[3] = Tiled_address[22] ^ Tiled_address[21] ^ Tiled_address[20] ^ Tiled_address[19]. New_set_mask[2] = Tiled_address[18] ^ Tiled_address[17] ^ Tiled_address[16]. New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14]. New_set_mask[0] = Tiled_address[13]. New_set[3:0] less than or = New_set_mask[3:0] ^ Old_set[3:0]. Rationale: More bits on each XOR can give better statistical uniformity on sets and since each XOR has different bits, it reduces the chance of aliasing on sets even more.					
6	4X4 RC	PFE-STC O	ptimization Disable					
	Access	:	r/w					
	Forma	t:	Disable					
	Value	Name	Description					
	0h		•					
	UII	[Delauit]	Enables two contiguous 4x2s to be collected as 4X4 access for STC interface. This allows for less bank collision and less RAM power on STC.					
	1h		Disables this optimization and therefore only one valid 4x2 is sent to STC on the 4X4 interface.					



	C	ACHE_	МО	DE_1 - Cache Mode Register 1					
	Restriction								
	Restric	Restriction This bit must be set.							
5	MCS Ca	MCS Cache Disable							
	Access	:		r/w					
	Format	t:		Disable					
	For Pro	gramming	restrict	tions please refer to the 3D Pipeline.					
	Value	Name		Description					
	0h	[Default]		MCS cache enabled. It allows RTs with MCS buffer enabled to be rendered using either MSAA compression for MSRT OR with color clear feature for non					
	1h			rache is disabled. Hence no MSAA compression for MSRT and no color or non-MSRT.					
4	Float B	lend Optin	nizatio	n Enable					
	Access	:		r/w					
	Format	t:		Enable					
	Value	e Nar							
	0h	[Defau	lt]	Disables blend optimization for floating point RTs.					
	1h			Enables blend optimization for floating point RTs.					
3	Depth	Read Hit V	Vrite-O	nly Optimization Disable					
	Access: r/w								
	Format: Disable								
	N/ 1	1		D 1.0					
	Value		D	Description					
	0h	[Default]		Hit Write-only optimization is enabled in the Depth cache (RCZ).					
	1h			Hit Write-only optimization is disabled in the Depth cache (RCZ).					
2			(pansio	on control fix 2					
	Access			r/w					
	Format	t:		Enable					
	Value	Name		Description					
	0h	[Default]	RC7 w	ill suppress the read request to memory if it was allocated as a					
		[Delault]		sion Cacheline					
	1h		RCZ w	rill always issue a read request to memory, even if it was previously ted as expansion Cacheline					



CACHE_MODE_1 - Cache Mode Register 1						
1	Partial Resolve Disable in VC					
	Access	•		r/w		
	Format:			Disable		
	Value	Name		Description		
	0h	[Default]	Partial resolve in the Victim Ca	che enabled.		
	1h		Partial evictions of cachelines with compression disabled from pixel backend (RCC) will not be resolved in the Victim Cache in CC in order to extend the resolve queue in GAM. Compression enabled cases will ignore this bit and will always be resolved in the VC.			
0	Reserve	ed				



Capabilities A

		CAPIDO_A	_0_0_0_F	PCI - Capabilities A			
Register :	Space	: PCI: 0/0/0					
Source:	Source: BSpec						
Default V	'alue:	0x00000000					
Size (in b	its):	32					
Address:		000E4h					
DWord	Bit			Description			
0	31	Display HD Audio Disable					
		Default Value:	0b				
		Access:	R/\	N Key Firmware Only			
	30	PEG12 Disable					
		Default Value:	0b				
		Access:	R/\	N Key Firmware Only			
	29	PEG11 Disable					
		Default Value:	0b				
		Access:	R/\	W Key Firmware Only			
	28	PEG10 Disable					
		Default Value:	0b				
		Access:	R/\	N Key Firmware Only			
	27	PCI Express Link Width Up	PCI Express Link Width Upconfig Disable				
		Default Value:		0b			
		Access:		R/W Firmware Only			
	26	DMI Width					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	25	ECC Disable					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	24	Force DRAM ECC Enabled					
		Default Value:		0b			
		Access:		R/W Firmware Only			



23	VTd Disable						
	Default Value:	0b					
	Access:	R/\	V Key Firmware Only				
	0: Enable VTd 1: Disable VTd						
22	DMI Gen 2 Disable						
	Default Value:		0b				
	Access:		R/W Firmware Only				
21	PEG Gen 2 Disable						
	Default Value:		0b				
	Access:		R/W Firmware Only				
20:19	DDR Size						
	Default Value:		00Ь				
	Access:		R/W Firmware Only				
18	SPARE18						
	Default Value:		0b				
	Access:		R/W Firmware Only				
17	Disable 1N Mode						
	Default Value:		0b				
	Access:		R/W Firmware Only				
16	Full ULT Fuse Read Disable						
	Default Value:		0b				
	Access:		R/W Firmware Only				
15	Camarillo Device Disable						
	Default Value:	0b					
	Access:	R/\	V Key Firmware Only				
14	2 DIMMS per Channel Disable	e					
	Default Value:		0b				
	Access:		R/W Firmware Only				
13	X2APIC Enabled						
	Default Value:		0b				
	Access:		R/W Firmware Only				
12	Performance Dual Channel Di	isable					
	Default Value:		0b				
	Access:		R/W Firmware Only				



	CAPIDO_A_0_0_	0_PCI - Capabilities A					
11	Internal Graphics Disable						
	Default Value:	0b					
	Access:	R/W Key Firmware Only					
	Ob: There is a graphics engine within this CPU. Internal Graphics Device (Device 2) is enabled and all of its memory and I/O spaces are accessable. Configuration cycles to Device 2 will be completed within the CPU. All non-SMM memory and IO accesses to VGA will be handled based on Memory and IO enables of Device 2 and IO registers within Device 2 and VGA Enable of the PCI to PCI bridge control (If PCI Express GFX attach is supported). A selected amount of Graphics Memory space is pre-allocated from the main memory based on Graphics Mode Select (GMS in the GGC Register). Graphics Memory is pre-allocated above TSEG Memory. 1b: There is no graphics engine within this CPU. Internal Graphics Device (Device 2) and all of its memory and I/O functions are disabled. Configuration cycle targeted to Device 2 will be passed on. All non-SMM memory and IO accesses to VGA will be handled based on VGA Enable of the PCI to PCI bridge control. Device 2 is disabled and hidden.						
10	Reserved						
9	Reserved						
8	SPARE8						
	Default Value:	0b					
	Access:	R/W Firmware Only					
7:4	Compatibility Rev ID						
	Default Value:	0000b					
	Access:	R/W Firmware Only					
	This is an 8-bit value that indicates	the revision identification number for the Host Device 0.					
3	DDR Overclocking						
	Default Value:	0b					
	Access:	R/W Firmware Only					
2	IA Overclocking Enabled by DSKU						
	Default Value:	0b					
	Access:	R/W Firmware Only					
1	DDR Write VRef						
	Default Value:	0b					
	Access:	R/W Firmware Only					
0	DDR3L Enable						
	Default Value:	0b					
	Access:	R/W Firmware Only					
	-	-					



Capabilities B

		CAPIDO_B_0_0_0_	PCI	- Capabilities B			
Register Space: PCI: 0/0/0				-			
Source:		BSpec					
Default Value	e:	0x0000000					
Size (in bits):		32					
Address:		000E8h					
DWord	Bit			Description			
0	31	IMGU Disable					
		Default Value:	0b				
		Access:	R/\	N Key Firmware Only			
	30	SPARE30					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	29	IA Overclocking Enable					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	28	SMT Capability					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	27:25	Cache Size Capability					
		Default Value:		000Ь			
		Access:		R/W Firmware Only			
	24	SPARE24					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	23:21	DDR3 Maximum Frequency Capability with 100 Memory					
		Default Value:		000b			
		Access:		R/W Firmware Only			
	20	Gen3 Disable Fuse for PCIe PEG Controllers					
		Default Value:		0b			
		Access:		R/W Firmware Only			
	19	Package Type					
		Default Value:		0b			
		Access:		R/W Firmware Only			



		CAPIDO_B_O_O_P	CI - Capabilities B		
	18	Additive Graphics Enabled	-		
		Default Value:	0b		
		Access:	R/W Firmware Only		
		0 - Additive Graphics Disabled 1- Additive Graphics Enabled			
	17	Additive Graphics Capable			
		Default Value:	0b		
		Access:	R/W Firmware Only		
		0 - Capable of Additive Graphics			
		1 - Not capable of Additive Graph	nics		
	16	Primary PEG Port x16 Disable			
		Default Value:	0b		
		Access:	R/W Firmware Only		
	15	DMIG3 Disable			
		Default Value:	0b		
		Access:	R/W Firmware Only		
	14:12	SPARE14_12			
		Default Value:	000b		
		Access:	R/W Firmware Only		
	11	Reserved			
	10:9	SPARE10_9	_		
		Default Value:	00b		
		Access:	R/W Firmware Only		
	8	GMM Disable			
		Default Value:	0b		
		Access:	R/W Key Firmware Only		
7 Reserved		Reserved			
	6:4	DDR3 Maximum Frequency Cap	ability		
	Default Value:		000b		
Access:		Access:	R/W Firmware Only		
	3	SPARE3			
		Default Value:	0b		
		Access:	R/W Firmware Only		



CAPIDO_B_0_0_PCI - Capabilities B							
2	2 D E	DDR4 DSKU Enable					
	D	efault Value:	0b				
	A	ccess:	R/W Firmware Only				
1	1 D ı	Dual PEG Force x1 when VGA Enabled					
	D	efault Value:	0b				
	A	ccess:	R/W Firmware Only				
C	Sir	Single PEG Force x1 when VGA Enabled					
	D	efault Value:	0b				
	A	.ccess:	R/W Firmware Only				



Capabilities Control

		CAPCTRL0_0_2_0	PCI - Capabilities Control			
Register	Register Space: PCI: 0/2/0					
Source:		BSpec				
Default \	/alue:	0x0000010C				
Size (in b	oits):	16				
Address:		00042h				
DWord	Bit		Description			
0	11:8	1:8 CAPID Version				
		Default Value:	0001b			
		Access:	RO			
		This field is hardwired to the value	ue 1h to identify the first revision of the CAPID register definition.			
	7:0	CAPID Length				
		Default Value: 00001100b				
Access:		Access:	RO			
	This field is hardwired to the value 0Ch to indicate the structure length (12 bytes).					



Capabilities Pointer

	CAPPOINT_0_2_0_PCI - Capabilities Pointer					
Register	Spa	ce: PCI: 0/2/0				
Source:		BSpec				
Default \	√alue	e: 0x00000040				
Size (in b	oits):	8				
Address		00034h				
This reg	ister	points to a linked list of capabilities implemented by	this device.			
DWord	Bit	Descript	on			
0	7:0	Capabilities Pointer Value				
		Default Value: 01000000b				
		Access: RO				
		This field contains an offset into the function's PCI Configuration Space for the first item in the New Capabilities Linked List, the CAPID0 register at offset 40h.				



Capability Identifier

		CAPIDO_0_2_0_PC	l - Capabilit	ty Identifier			
Register	Register Space: PCI: 0/2/0						
Source:		BSpec					
Default \	/alue:	0x00007009					
Size (in b	oits):	16					
Address:		00040h					
DWord	Bit		Description				
0	15:8	Next Capability Pointer					
		Default Value:	0.	1110000b			
		Access:	R	0			
	This field is hardwired to point to the next PCI Capability structure, the PCIe Capabilities structure at 70h.						
	7:0	Capability Identifier					
		Default Value: 00001001b		0001001b			
	Access: RO		0				
		This field is hardwired to the value 09h to identify the CAP_ID assigned by the PCI SIG for vendor dependent capability pointers.					



CDCLK CTL

CDCLK CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x080002A1 [KBL]

Access: R/W Size (in bits): 32

Address: 46000h-46003h

Name: CD Clock Control

ShortName: CDCLK_CTL

Power: PG0 Reset: global

This register is not reset by the device 2 FLR.

Restriction

Restriction: These fields should only be changed as part of the Display Sequences for Changing CD Clock Frequency.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	

27:26 CD Frequency Select

This field, together with the DPLL0 VCO setting, selects the frequency for CD clock. The DPLL0 VCO setting is programmed through DPLL_CTRL1.

Value	Name	Description
00b	450 or 432 MHz	If DPLL0 VCO 8100 (450 MHz CD, 900 MHz CD2X); If DPLL0 VCO 8640 (432 MHz CD, 864 MHz CD2X);
01b	540 MHz	540 MHz CD, 1080 MHz CD2X
10b	337.5 or 308.57 MHz [Default]	If DPLL0 VCO 8100 (337.5 MHz CD, 675 MHz CD2X); If DPLL0 VCO 8640 (308.57 MHz CD, 617.14 MHz CD2X);
11b	675 or 617.14 MHz	If DPLL0 VCO 8100 (675 MHz CD, 1350 MHz CD2X); If DPLL0 VCO 8640 (617.14 MHz CD, 1234.28 MHz CD2X);

Restriction

Restriction: The Display CD Clock Frequency Limit fuse indicates the maximum allowed CD clock frequency. Software must not select any frequency higher than the maximum that is allowed. If software incorrectly selects a higher frequency, hardware will override to the lowest frequency.

25:20 Reserved

Format: MBZ



	CD	CLK_CTL				
19	Reserved					
18	Reserved					
17	Reserved					
16	SSA Precharge Enable This field is unused.					
	Value	Name				
	0b	Disable				
15:11	Reserved					
	Format:	MBZ				
10:0	CD Frequency Decimal					
	Format:	U10.1				
	divided down clocks for some display engine timers. This value is represented in a 10.1 format with 10 integer bits and 1 fractional bit. Program this field to match the CD frequency chosen by the CD Frequency Select (considering the DPLL0 VCO that is being used), minus one.					
	Value	Name				
	01 0011 0011 1b	308.57 MHz CD				
	01 0101 0000 1b	337.5 MHz CD [Default]				
	01 1010 1111 0b	432 MHz CD				
	01 1100 0001 0b	450 MHz CD				
	10 0001 1011 0b	540 MHz CD				
	10 0110 1000 0b	617.14 MHz CD				
	10 1010 0010 0b	675 MHz CD				



CGE_CTRL

		CGE	_CTRL				
Register Space	e:	MMIO: 0/2/0	1MIO: 0/2/0				
Source:		BSpec					
Default Value		0x0000000					
Access:		Double Buffered					
Size (in bits):		32					
Double Buffer Update Point:		Start of vertical blank					
Address:		49080h-49083h					
Name:		Pipe Color Gamut Enhancement C	Control				
ShortName:		CGE_CTRL_A					
Power:		PG1					
Reset:		soft					
Address:		49180h-49183h					
Name:		Pipe Color Gamut Enhancement C	Control				
ShortName:		CGE_CTRL_B					
Power:		PG2					
Reset:		soft					
Address:		49280h-49283h					
Name:		Pipe Color Gamut Enhancement C	Control				
ShortName:		CGE_CTRL_C					
Power:		PG2					
Reset:		soft					
DWord	Bit		De	scription			
0	31	CGE Enable					
		This bit enables the Color Gam	ut Enhanc	ement logic.			
		Value			Name		
		0b		Disable			
		1b		Enable			
	30:0	Reserved					
		Format:			MBZ		



CGE_WEIGHT

Reset:

CGE_WEIGHT				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
Access:	R/W			
Size (in bits):	160			
Address:	49090h-490A3h			
Name:	Pipe Color Gamut Enhancement Weights			
ShortName:	CGE_WEIGHT_A			
Power:	PG1			
Reset:	soft			
Address:	49190h-491A3h			
Name:	Pipe Color Gamut Enhancement Weights			
ShortName:	CGE_WEIGHT_B			
Power:	PG2			
Reset:	soft			
Address:	49290h-492A3h			
Name:	Pipe Color Gamut Enhancement Weights			
ShortName:	CGE_WEIGHT_C			
Power:	PG2			

These are the weights contained in the lookup up table (LUT) used in pipe color gamut enhancement. LUT index 0 contains the weight for the least saturated colors, and LUT index 16 contains the weight for the most saturated colors.

Weight values can range from 00000b (100% of the enhanced output color is from the pipe gamma and CSC output corrected color) to 100000b (100% of the enhanced output color is from the pipe gamma and CSC input color).

Restriction

Restriction: The weight values should only be changed while color gamut enhancement is disabled, otherwise screen artifacts may show temporarily.

DWord	Bit	Description			
0	31:30	Reserved			
		Format:	MBZ		
	29:24	CGE Weight Index 3 This is the weight value for this color gamut enhancement LUT index.			

soft



CGE_WEIGHT			
	23:22	Reserved	
		Format:	MBZ
	21:16	CGE Weight Index 2 This is the weight value for this color gamut enhancement LUT index.	
	15:14	Reserved	
		Format:	MBZ
	13:8	CGE Weight Index 1 This is the weight value for this color gamut enhancement LUT index.	
	7:6	Reserved Format:	MBZ
	5:0	CGE Weight Index 0 This is the weight value for this color gamut enhancement LUT index.	
1	31:30	Reserved Format:	MBZ
	29:24	CGE Weight Index 7 This is the weight value for this color gamut enhancement LUT index.	
	23:22	Reserved	
		Format:	MBZ
	21:16	CGE Weight Index 6 This is the weight value for this color gamut enhancement LUT index.	
	15:14	Reserved	
		Format:	MBZ
	13:8	CGE Weight Index 5 This is the weight value for this color gamut enhancement LUT index.	
	7:6	Reserved Format:	MBZ
	5:0	CGE Weight Index 4 This is the weight value for this color gamut enhancement LUT index.	
2	31:30	Reserved	
		Format:	MBZ
	29:24	CGE Weight Index 11 This is the weight value for this color gamut enhancement LUT index.	
	23:22	Reserved	
		Format:	MBZ
	21:16	CGE Weight Index 10 This is the weight value for this color gamut enhance.	ancement LUT index.



		CGE_WEIG	GHT	
	15:14	Reserved		
		Format:	MBZ	
	13:8	CGE Weight Index 9 This is the weight value for this co	lor gamut enhancement LUT index.	
	7:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 8 This is the weight value for this co	lor gamut enhancement LUT index.	
3	31:30	Reserved		
		Format:	MBZ	
	29:24	CGE Weight Index 15 This is the weight value for this color gamut enhancement LUT index.		
	23:22	Reserved		
		Format:	MBZ	
	21:16	CGE Weight Index 14 This is the weight value for this color gamut enhancement LUT index.		
	15:14	Reserved		
		Format:	MBZ	
	13:8	CGE Weight Index 13 This is the weight value for this co	lor gamut enhancement LUT index.	
	7:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 12 This is the weight value for this color gamut enhancement LUT index.		
4	31:6	Reserved		
		Format:	MBZ	
	5:0	CGE Weight Index 16 This is the weight value for this co	lor gamut enhancement LUT index.	



Class Code

CC_0_2_0_PCI - Class Code

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00030000

Size (in bits): 24

Address: 00009h

This register contains the device programming interface information related to the Sub-Class Code and Base Class Code definition for the IGD. This register also contains the Base Class Code and the function sub-class in relation to the Base Class Code.

DWord	Bit	Description	on	
0	23:16	Base Class Code		
		Default Value:	00000011b	
		Access:	RO Variant	
		This is an 8-bit value that indicates the base class code. When MGGC0[VAMEN] is 0 this code has the value 03h, indicating a Display Controller. When MGGC0[VAMEN] is 1 this code has the value 04h, indicating a Multimedia Device.		
	15:8	Sub-Class Code		
		Default Value:	00000000Ь	
		Access:	RO Variant	
		When MGGC0[VAMEN] is 0 this value will be determined based on Device 0 GGC register, GMS and IVD fields. 00h: VGA compatible 80h: Non VGA (GMS = "00h" or IVD = "1b") When MGGC0[VAMEN] is 1, this value is 80h, indicating other multimedia device.		
	7:0	Programming Interface		
		Default Value:	0000000b	
		Access:	RO	
		When MGGC0[VAMEN] is 0 this value is 00h, indic When MGGC0[VAMEN] is 1 this value is 00h, indic	. ,	



Clipper Invocation Counter

CL_INVOCATION_COUNT - Clipper Invocation Counter

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02338h

This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	CL Invocation Count Report UDW Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)
	31:0	CL Invocation Count Report LDW Number of objects entering the clipper stage. Updated only when Statistics Enable is set in CLIP_STATE (see the Clipper Chapter in the 3D Volume.)



Clipper Primitives Counter

CL_PRIMITIVES_COUNT - Clipper Primitives Counter

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02340h

This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	Clipped Primitives Output Count UDW Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)
	31:0	Clipped Primitives Output Count LDW Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)



Clock Gating Messages

		CGMSG - Clock Gating I	Messag	jes	
Register S	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default V	alue:	0x00000000			
Size (in bi	its):	32			
Address:		08104h			
Clock Ga	ting Me	essages Register			
DWord	Bit	Description	ion		
0	31:16	Message Mask			
		Access:		RO	
		Message Mask			Ī
		In order to write to bits 15:0, the corresponding me For example, for bit 14 to be set, bit 30 needs to be	_		
	15:10	Reserved			
		Access:		RO	1
		Reserved]
	9	Media sampler Clock gating control message			_
		Access:	R/W		
		Gate Media sampler Clock Message :			
		'0' : Clock Un-gate Request (un-gates the scmsclk c	clock)		
		'1' : Clock Gate Request (gates the scmsclk clock)			
	8	SFC 1 Clock gating control message			_
		Access:	R/W		
		Gate SFC 1 (2nd Vbox) Clock gate Message :			
		'0' : SFC 1 Clock Un-gate Request (un-gates the cmo			
		'1' : SFC 1 Clock Gate Request (gates the cmclk cloc	ckin the 2nd	Media block)	
	7	SFC 0 Clock gating control message	_		
		Access:	R/W		
		Gate SFC 0 (1st Vbox) Clock gate Message :			
		'0' : SFC 0 Clock Un-gate Request (un-gates the cm			
		'1' : SFC 0 Clock Gate Request (gates the cmclk cloc	ckin the 1st	iviedia biock)	



6	Media 1 Clock gating control message		
	Access:	R/W	
	Gate Media 1 (2nd Vbox) Clock Message :		
	'0' : Media 1 Clock Un-gate Request (un-gates t		
	'1' : Media 1 Clock Gate Request (gates the cmc	k clockin the 2nd Media block)	
5	Reserved		
4	Reserved		
3	Fix Function Clock gating Control Message		
	Access:	R/W	
	Gate Fix Clock Message :		
	'0' : Fix Clock Un-gate Request (un-gates the cfo		
	'1' : Fix Clock Gate Request (gates the cfclk/cf2x	clk clock)	
2	VEbox Clock gating Control message	_	
	Access:	R/W	
	Gate VE-box Clock Message :		
	'0' : VEbox Clock Un-gate Request (un-gates the		
	'1' : VEbox Clock Gate Request (gates the cvclk of	clock)	
1	Media 0 Clock Gating Control Message		
	Access:	R/W	
	Gate Media Clock Message :		
	'0' : Media 0 Clock Un-gate Request (un-gates the cmclk clock)		
	'1' : Media 0 Clock Gate Request (gates the cmc	lk clock)	
0	Row Clock Gating Control Message		
	Access:	R/W	
	Gate Row Clocks Message :		
	'0' : Row Clock Un-gate Request (un-gates the c		
	'1': Row Clock Gate Request (gates the crclk and	d cr2xclk clocks)	



Color/Depth Write FIFO Watermarks

		CZWMRK - Color/Depth	Write FIFO Watermarks	
Register	Space: MMIO: 0/2/0			
Source: RenderCS		RenderCS		
Default \	√alue:	0x0000000		
Access:		R/W		
Size (in b	oits):	32		
Trusted	Туре:	1		
Address		04060h		
This reg	ister is	directly mapped to the current Virtual Add	resses in the MTTLB (Texture and constant cache TLB).	
DWord	Bit		Description	
0	31:24	Reserved		
		Format:	MBZ	
	23:18	Color Wr Burst Size This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.		
	17:16	Reserved		
		Format:	MBZ	
	15:12	Color Wr FIFO High Watermark This is the number of accumulated Color	vrites that will trigger a Burst of Z Writes.	
11:6		Z Wr Burst Size This is the maximum size of the requests reevaluating the High Watermark again.	ourst, from the last High Watermark trip, before	
	5:4	Reserved		
		Format:	MBZ	
	3:0 Z Wr FIFO High Watermark This is the number of accumulated Depth writes that will trigger a Burst of Z Writes.		writes that will trigger a Burst of Z Writes.	



Config to MCI HI

	CFGTOM	CIDFTHI - Config	to MCI HI	
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x0000000			
Size (in bits):	32			
Address: (098A0h			
Config to MCI and DF	T Ring			
DWord	Bit		Description	
0	31	CFG to MCI HI dispatch		
		Access:	R/WC	
	30	CFG to MCI HI error clear		
		Access:	R/WC	
29:20		RSVD_29_20		
		Access:	R/WC	
19:0		MCI DFT Ring Write data		
		Access:	R/WC	



Config to MCI LO

	CFGTON	MCIDFTLO - Config to M	ICI LO
Register Space:	MMIO: 0/2/0		
Source:	3Spec		
Default Value:	0x00000000		
Size (in bits):	32		
Address:)989Ch		
Config to MCI and DF	T Ring		
DWord	Bit	Descrip	tion
0	31	CFG to MCI LO dispatch	
		Access:	R/WC
	30:0	MCI DFT Ring Write data	
		Access:	R/WC



Config to MCI STATUS1

CFGTOMCIDFTSTATUS1 - Config to MCI STATUS1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 098A4h

Config to MCI and DFT Ring

Config to MCI and DFT Ring					
DWord	Bit	Description			
0	31:5	RSVD_31_5			
		Access:	RO		
	4	Report fifo empty			
		Access:	RO		
	3				
	2	Reserved			
	1	mci fifo overflow			
		Access:	RO		
	0	Report fifo overflow			
		Access:	RO		



Configuration Register0 for RPMunit

		CONFIG0 - Configuration Register0 for RPMunit			
Register	Space	e: MMIO: 0/2/0			
Default Value: 0x00000000					
Size (in bits): 32		32			
Address:		00D00h			
Lock bit	LOCI	K applies to all RW/L fields in this register. Lock is overridden during context restore.			
DWord	Bit	Description			
0	31	Lock for RW/L Fields in this Register			
		Access: R/W Lock			
		0 = Bits of CONFIGO register are R/W. 1 = All bits of CONFIGO register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). Lock is reset on a restore after context is captured.			
3	30	Engineering Sample/Pre-Production part Indicator			
		Access: R/W Lock			
		Bit30 will be written by BIOS to indicate production/ES sample indication - polarity matches the CPU MSR SR 0xce[27] 1'b0 - production part. 1'b1 - engineering sample/pre-production part.			
-	29:5	Placeholder Bits Config0			
		Access: R/W Lock			
		Placeholder bits for implementation or ECO loops.			
-	4	Prevent PowerGate Disable Config Bit			
		Access: R/W Lock			
		Prevents Powergate License disabling config programming 0xD30[1] 'b0 - PowerGate License handshake enabled /disabled as per 0xD30[1] (default) 'b1 - PowerGate License disable config programming with bit 0xD30[0] is disabled. PowerGate license handshake is always enabled.			
	3	Reserved			
	2	Reserved			
	1	Reserved			
	0	Disable TSC Synchronization			
		Access: R/W Lock			
		'b0 - TSC synchronization enabled in GT (default) 'b1 - TSC synchronization DISABLED in GT			



Configuration Register1 for RPMunit

	CONFIG1 - Configuration Register1 for RPMunit				
Register	Register Space: MMIO: 0/2/0				
Default V	alue:	0x00000000			
Size (in b	its):	32			
Address:		00D04h			
Lock bit	LOCK	applies to all RW/L fields in this register. Lo	ock is overridden during context restore.		
DWord	Bit		Description		
0	31	Lock for RW/L Fields in this Register			
		Access:	R/W Lock		
		0 = Bits of CONFIGO register are R/W.			
		1 = All bits of CONFIG0 register are RO (inc	cluding this lock bit).		
		Once written to 1, the lock is set and cannot	ot be cleared (i.e., writing a 0 will not clear the lock).		
		Lock is reset on a restore after context is ca	aptured.		
	30:9	Placeholder Bits BitField			
		Access:	R/W Lock		
		Placeholder bits for implementation or EC	O loops.		
	8:0	Placeholder Bits L3FREQTHRESH			
		Access:	R/W Lock		
		Placeholder bits for implementation or EC	O loops.		



Configuration Register for RCPunit

		RCPCONFIG - Configurati	ion Register for F	RCPunit
Register	Space	e: MMIO: 0/2/0		
Default Value:		0x000000F		
Size (in bits):		32		
Address: 001		00D08h		
Unit Level Clock Ga		ock Gating Control Registers		
DWord	Bit		Description	
0	31:5	Placeholder Bits Config0 ECO Loops		
		Access:	R/W Lock	
		Placeholder bits for implementation or ECC	O loops.	
	4	Reserved		
	3	RPMunit Clock Gating Disable in Uncore	Well	
		Default Value:		1b
		Access:		R/W
		Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality). '1': Clock Gating Disabled. (i.e., clocks are to	-	quired to toggle for
	2	MGSRunit Clock Gating Disable in Uncore Well		
		Default Value:		1b
		Access:		R/W
		Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality). '1': Clock Gating Disabled. (i.e., clocks are to		quired to toggle for
	1	MDRBunit Clock Gating Disable in Uncor	re Well	
		Default Value:		1b
		Access:		R/W
		Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality). '1': Clock Gating Disabled. (i.e., clocks are to		quired to toggle for



RCPCONFIG - Configuration Register for RCPunit				
0	MCRunit Clock Gating Disable in Uncore Well			
	Default Value:	1b		
	Access:	R/W		
	Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not refunctionality). '1': Clock Gating Disabled. (i.e., clocks are toggling, always) (DEFAULT).	equired to toggle for		



Context Load Protocol Register BLT

	BLT_	CTX_LD_PRTCL - Context Load Protoco	l R	egister BLT
Register	Space:	MMIO: 0/2/0		
Default Value:		0x00000000 [KBL]		
Size (in bits):		32		
Address:		04014h		
DWord	Bit	Description		
0	31:16	Mask Bits		
		Default Value:	0000	h
		Access:	RO	
	15	Context Load Protocol Register - BCS 15		
		Default Value:		0b
		Access:		R/W
		For Future Use. This bit is self clear.		
	14	Context Load Protocol Register - BCS 14		
		Default Value:		0b
		Access:		R/W
		For Future Use. This bit is self clear.		
	13	Context Load Protocol Register - BCS 13		
		Default Value:		0b
		Access:		R/W
		For Future Use. This bit is self clear.		
	12	Context Load Protocol Register - BCS 12		
		Default Value:		0b
		Access:		R/W
		For Future Use. This bit is self clear.		
	11	Context Load Protocol Register - BCS 11		
		Default Value:		0b
		Access:		R/W
		For Future Use. This bit is self clear.		



10	Context Load Protocol Register - BCS 10	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	·
9	Context Load Protocol Register - BCS 9	
J	Default Value:	0b
	Access:	R/W
	For Future Use.	1.4
	This bit is self clear.	
8	Context Load Protocol Register - BCS 8	
	Default Value:	0b
	Access:	R/W
	For Future Use.	•
	This bit is self clear.	
7	Context Load Protocol Register - BCS 7	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
6	Context Load Protocol Register - BCS 6	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
5	Context Load Protocol Register - BCS 5	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
4	Context Load Protocol Register - BCS 4	
	Default Value:	0b
	Access:	R/W
	For Future Use.	



3	Context Load Protocol Register - BCS 3	
	Default Value:	0b
	Access:	R/W
	Bit 3 = Context Complete. Only valid with Bit 2 switching out as complete vs. incomplete. This bit is self clear.	asserted and indicates whether the conte
2	Context Load Protocol Register - BCS 2	
	Default Value:	0b
	Access:	R/W
	(Written by BCS) Bit 2 = Request from BCS to GAM for context s appropriated steps taken. This bit is self clear.	ave readiness. GAM will acknowledge
1	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear.	0b R/W
0	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - BCS 0	R/W
	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - BCS 0 Default Value:	R/W
	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - BCS 0 Default Value: Access:	R/W
	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - BCS 0 Default Value: Access: Context Load Protocol Register	R/W
	Context Load Protocol Register - BCS 1 Default Value: Access: Context Load Protocol Register (Written by BCS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - BCS 0 Default Value: Access:	R/W



Context Load Protocol Register CS

Register	Space:	MMIO: 0/2/0	
Default Value: 0x00000000 [KBL]			
Size (in b	oits):	32	
Address:		04004h	
DWord	Bit		Description
0	31:16	Mask Bits	
		Default Value:	0000h
		Access:	RO
	15	Context Load Protocol Register - CS 1	5
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	
	14	Context Load Protocol Register - CS 1	4
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	
	13	Context Load Protocol Register - CS 1	3
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	
	12	Context Load Protocol Register - CS 1	2
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	
	11	Context Load Protocol Register - CS 1	1
		Default Value:	0b
		Access:	R/W
		For Future Use. This bit is self clear.	



GF	X_CTX_LD_PRTCL - Context Lo	oad Protocol Register CS		
10	Context Load Protocol Register - CS 10			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.	·		
	This bit is self clear.			
9	Context Load Protocol Register - CS 9			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.			
	This bit is self clear.			
8	Context Load Protocol Register - CS 8			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.			
	This bit is self clear.			
7	Context Load Protocol Register - CS 7			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.			
	This bit is self clear.			
6	Context Load Protocol Register - CS 6	1		
	Default Value:	0b		
	Access:	R/W		
	For Future Use.			
	This bit is self clear.			
5	Context Load Protocol Register - CS 5	lai		
	Default Value:	0b		
	Access:	R/W		
	For Future Use. This bit is self clear.			
4				
4	Context Load Protocol Register - CS 4 Default Value:	0b		
	Access:	R/W		
	For Future Use.	1.4		
	This bit is self clear.			



3	Context Load Protocol Register - CS 3	
	Default Value:	0b
	Access:	R/W
	Bit 3 = Context Complete. Only valid with Bit 2 assesswitching out as complete vs. incomplete. This bit is self clear.	erted and indicates whether the cont
2	Context Load Protocol Register - CS 2	
	Default Value:	0b
	Access:	R/W
	Bit 2 = Request from CS to GAM for context save re	
1	Context Load Protocol Register - CS 1 Default Value: Access: Context Load Protocol Register (Written by CS)	0b R/W
1	This bit is self clear. Context Load Protocol Register - CS 1 Default Value: Access: Context Load Protocol Register (Written by CS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - CS 0	R/W
1	This bit is self clear. Context Load Protocol Register - CS 1 Default Value: Access: Context Load Protocol Register (Written by CS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - CS 0 Default Value:	R/W Ob
0	This bit is self clear. Context Load Protocol Register - CS 1 Default Value: Access: Context Load Protocol Register (Written by CS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - CS 0	R/W
0	Context Load Protocol Register - CS 1 Default Value: Access: Context Load Protocol Register (Written by CS) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - CS 0 Default Value: Access:	R/W



Context Load Protocol Register VCS0

M	FXO _.	CTX_LD_PRTCL - Conte	ext Load Protocol	Register VCS0
Register	Space:	MMIO: 0/2/0		
Default Value:		0x00000000 [KBL]		
Size (in bits):		32		
Address:		04008h		
DWord	Bit		Description	
0	31:16	Mask Bits		
		Default Value:	0	000h
		Access:	R	0
	15	Context Load Protocol Register - VC	CSO 15	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	14	Context Load Protocol Register - VC	CSO 14	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	13	Context Load Protocol Register - VC	CSO 13	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	12	Context Load Protocol Register - VC	CSO 12	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	11	Context Load Protocol Register - VC	CSO 11	
		Default Value:		0b
		Access:		R/W
		For Future Use.		



	This bit is self clear.	
10	Context Load Protocol Register - VCS0 10	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
9	Context Load Protocol Register - VCS0 9	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	•
8	Context Load Protocol Register - VCS0 8	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
7	Context Load Protocol Register - VCS0 7	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
6	Context Load Protocol Register - VCS0 6	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
5	Context Load Protocol Register - VCS0 5	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
4	Context Load Protocol Register - VCS0 4	



	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	Context Load Protocol Register - VCS0 3	
	Default Value:	0b
	Access:	R/W
	Bit 3 = Context Complete. Only valid with Bit 2 as switching out as complete vs. incomplete. This bit is self clear.	serted and indicates whether the conte
2	Context Load Protocol Register - VCS0 2	
	Default Value:	0b
	Access:	R/W
	Bit 2 = Request from VCS0 to GAM for context sa appropriated steps taken. This bit is self clear.	
1	Context Load Protocol Register - VCS0 1	
	Default Value:	0b
	Access:	R/W
	Context Load Protocol Register (Written by VCS0)	
	Bit 1 = Context Launched.	
	This bit is self clear.	
0	Context Load Protocol Register - VCS0 0	
0	Context Load Protocol Register - VCS0 0 Default Value:	0b
0		0b R/W
0	Default Value: Access: Context Load Protocol Register	
0	Default Value: Access:	



Context Load Protocol Register VCS1

M	FX1	CTX_LD_PRTCL - Context Load	d Protocol R	egister VCS1
Register	Space:	MMIO: 0/2/0		
Default \	/alue:	0x00000000 [KBL]		
Size (in b	oits):			
Address: 0400Ch				
DWord	Bit	Description		
0	31:16	Mask Bits		
		Default Value:	0000	h
		Access:	RO	
	15	Context Load Protocol Register - VCS1 15		
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
-	14	Context Load Protocol Register - VCS1 14		
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	13	Context Load Protocol Register - VCS1 13		
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	12	Context Load Protocol Register - VCS1 12		
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	11	Context Load Protocol Register - VCS1 11		
		Default Value:		0b
		Access:		R/W
		For Future Use.		



	_CTX_LD_PRTCL - Context Load This bit is self clear.	
10	Context Load Protocol Register - VCS1 10	
10	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	177
9	Context Load Protocol Register - VCS1 9	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	·
8	Context Load Protocol Register - VCS1 8	,
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
7	Context Load Protocol Register - VCS1 7	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
6	Context Load Protocol Register - VCS1 6	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
5	Context Load Protocol Register - VCS1 5	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	
4	Context Load Protocol Register - VCS1 4	



	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	Context Load Protocol Register - VCS1 3	,
	Default Value:	0b
	Access:	R/W
	Bit 3 = Context Complete. Only valid with Bit switching out as complete vs. incomplete. This bit is self clear.	2 asserted and indicates whether the cont
2	Context Load Protocol Register - VCS1 2	
	Default Value:	0b
	Access:	R/W
	Context Load Protocol Register (Written by VCS1)	
		kt save readiness. GAM will acknowledge
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for contexappropriated steps taken.	kt save readiness. GAM will acknowledge
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear.	xt save readiness. GAM will acknowledge
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1	
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register	0b
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1)	0b
1	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register	0b
	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched	0b
	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched This bit is self clear.	0b
0	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched This bit is self clear. Context Load Protocol Register - VCS1 0	0b R/W
	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched This bit is self clear. Context Load Protocol Register - VCS1 0 Default Value: Access: Context Load Protocol Register	0b R/W
	(Written by VCS1) Bit 2 = Request from VCS1 to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VCS1 1 Default Value: Access: Context Load Protocol Register (Written by VCS1) Bit 1 = Context Launched This bit is self clear. Context Load Protocol Register - VCS1 0 Default Value: Access:	0b R/W



Context Load Protocol Register VEBX

VI	EBX_	CTX_LD_PRTCL - Co	ontext Load Protoco	l Register VEBX
Register	Space:	MMIO: 0/2/0		
Default \	/alue:	0x00000000 [KBL]		
Size (in b	oits):	32		
Address:		04010h		
DWord	Bit		Description	
0	31:16	Mask Bits		
		Default Value:		0000h
		Access:		RO
	15	Context Load Protocol Registe	er - VEBX 15	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	14	Context Load Protocol Registe	er - VEBX 14	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	13	Context Load Protocol Registe	er - VEBX 13	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	12	Context Load Protocol Registe	er - VEBX 12	
		Default Value:		0b
		Access:		R/W
		For Future Use.		
		This bit is self clear.		
	11	Context Load Protocol Registe	er - VEBX 11	
		Default Value:		0b
		Access:		R/W
		For Future Use.		



	This bit is self clear.	
10	Context Load Protocol Register - VEBX 10	
	Default Value:	0b
	Access:	R/W
	For Future Use. This bit is self clear.	<u>'</u>
	THIS DIT IS SEIF Clear.	
9	Context Load Protocol Register - VEBX 9	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
8	Context Load Protocol Register - VEBX 8	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
7	Context Load Protocol Register - VEBX 7	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
6	Context Load Protocol Register - VEBX 6	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
5	Context Load Protocol Register - VEBX 5	
	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
4	Context Load Protocol Register - VEBX 4	



	Default Value:	0b
	Access:	R/W
	For Future Use.	
	This bit is self clear.	
3	Context Load Protocol Register - VEBX 3	
	Default Value:	0b
	Access:	R/W
	Bit 3 = Context Complete. Only valid with Bit switching out as complete vs. incomplete. This bit is self clear.	2 asserted and indicates whether the conf
2	Context Load Protocol Register - VEBX 2	
	Default Value:	0b
	Access:	R/W
	Context Load Protocol Register (Written by VEBX)	
	5	xt save readiness. GAM will acknowledge
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for contexappropriated steps taken.	kt save readiness. GAM will acknowledge
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for contexappropriated steps taken. This bit is self clear.	xt save readiness. GAM will acknowledge
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1	
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register	0b
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX)	0b
1	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register	0b
	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched.	0b
	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched. This bit is self clear.	0b
0	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - VEBX 0	0b R/W
	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - VEBX 0 Default Value: Access: Context Load Protocol Register	0b R/W
	(Written by VEBX) Bit 2 = Request from VEBX to GAM for context appropriated steps taken. This bit is self clear. Context Load Protocol Register - VEBX 1 Default Value: Access: Context Load Protocol Register (Written by VEBX) Bit 1 = Context Launched. This bit is self clear. Context Load Protocol Register - VEBX 0 Default Value: Access:	0b R/W



Context Restore Request To TDL

Value

Name

TDL_CONTEXT_RESTORE - Context Restore Request To TDL Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x00000000 Access: WO Size (in bits): 32 0E440h Address: **DWord** Bit **Description** 0 31:17 Reserved Format: MBZ 16 **Context Restore Mask** Value Name **Description** Bit 0 and bit 16 both need to be 1 for Context restore request Reserved 15:1 Format: MBZ 0 **Context Restore**

Description

Bit 0 and bit 16 both need to be 1 for Context restore request



Context Save Request To TDL

	TDL	_CON	TEXT	SAVE - Context Save F	Request To TDL	
Register S	pace:	MMIO: 0/2/0				
Source:		BSpec				
Default Va	lue:	0x000	00000			
Access:		WO				
Size (in bit	s):	32				
Address:		0E4FC	h			
DWord	Bit			Description		
0	31:17	Reserved	t			
		Format:			MBZ	
	16	Context	Save Ma	sk		
		Value	Name	Descri	iption	
		1		Bit 0 and Bit 16 both need to be '1' for Context Save Request		
	15:1	Reserved	t			
		Format:			MBZ	
	0	Context	Save			
		Value	Name	Descri	iption	
		1		Bit 0 and Bit 16 both need to be '1' fo	or Context Save Request	



Context Sizes

CXT SIZE - Context Sizes

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 021A8h

The actual size of a logical rendering context is the amount of data stored/restored during a context switch and is measured in 64B cache lines.

This register will be power context save/restored. Note that this register will default to the correct value, so software should not have to modify it.

DWord	Bit	Description		
0	31:28	Reserved		
		Format:	MBZ	
	7:0	Reserved		
		Format:	MBZ	



Context Status1 for RCS-BE

	CS	S_CONTEXT_STATUS1 - Context S	tatus1 for RCS-BE
Register	Space:	MMIO: 0/2/0	
Source:		RenderCS	
Default Value:		0x00000000	
Access:		r/w	
Size (in b	oits):	32	
Trusted ⁻	Туре:	1	
Address:		02184h	
_		for maintaining HW internal state of RCS-BE per context gister should not be written by SW.	. This register is context save/restore per
DWord	Bit	Description	
0	31:16	Mask Bits	
		Access:	wo
		Format:	Mask
		Must be set to modify corresponding bit in Bits 15:0. (A	Il implemented bits)
	15:14	Reserved	
		Format:	PBC
	13:8	Reserved	
		Format:	PBC
	7	Preempted Batch Buffer RS Control Stop Flag	
		Format:	Flag
		This field specifies RS Control Stop Flag when a batch be internal use and should not be written by SW. This bit g RS_PREEMPT_STATUS is written Zero. This bit is set by: Ctx restore of this bit MI_RS_CONTROL_STOP (except for the ctx restore)	ets reset when RS_PREEMPTED field of
		 This bit is cleared by: MI_RS_CONTROL_START Any Batch start except resubmitted RS batch A batch end that doesn't include preemption Ctx save 	
		Writing 0 to bit[0] of the RS STATUS register	



CS_CONTEXT_STATUS1 - Context Status1 for RCS-BE						
	6	Pending Indirect State Dirty Bit				
		Format:	U1			
	This field keeps track of whether or not an indirect state pointer command he the current context. Clears either on a context save or explicitly through a flus					
	5:0	Pending Indirect State Counter				
		Access:	RO			
		Format:	U6			
	This field keeps track of the maximum number of indirect state pointers pen When the register is saved/restored, it saves either a value of 1 or 0.		. ,			



Context Status Buffer Contents

CTXT S	ST BUF -	Context S	Status B	Buffer C	Contents
--------	----------	-----------	----------	----------	----------

Register Space: MMIO: 0/2/0

Source: BSpec

Access: R/W Size (in bits): 384

Trusted Type:

Address: 02370h-0239Fh

Name: Context Status Buffer Contents

ShortName: CTXT_ST_BUF_RCSUNIT

1

Address: 12370h-1239Fh

Name: Context Status Buffer Contents

ShortName: CTXT_ST_BUF_VCSUNIT0

Address: 1A370h-1A39Fh

Name: Context Status Buffer Contents

ShortName: CTXT_ST_BUF_VECSUNIT

Address: 1C370h-1C39Fh

Name: Context Status Buffer Contents

ShortName: CTXT_ST_BUF_VCSUNIT1

Address: 22370h-2239Fh

Name: Context Status Buffer Contents

ShortName: CTXT_ST_BUF_BCSUNIT

Contents of the Execlist 0 in HW.

Programming Notes

This structure contains the Context Switch status locations Context Status 0 to Context Status 5.

DWord	Bit	Description		
0	63:32	Context Status 0 UDW		
		Format: Context Status		
	31:0	Context Status 0 LDW		
		Format:	Context Status	
1	63:32	Context Status 1 UDW		
		Format:	Context Status	



СТХ	CTXT_ST_BUF - Context Status Buffer Contents					
	31:0	Context Status 1 LDW				
		Format:	Context Status			
2	63:32	Context Status 2 UDW				
		Format:	Context Status			
	31:0	Context Status 2 LDW				
		Format:	Context Status			
3	63:32	Context Status 3 UDW				
		Format:	Context Status			
	31:0	Context Status 3 LDW				
		Format:	Context Status			
4	63:32	Context Status 4 UDW				
		Format:	Context Status			
	31:0	Context Status 4 LDW				
		Format:	Context Status			
5	63:32	Context Status 5 UDW				
		Format:	Context Status			
	31:0	Context Status 5 LDW				
		Format:	Context Status			



Context Timestamp Count

C	TX_TIMESTAMP - Context Timestamp Count
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	023A8h-023ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_RCSUNIT
Address:	123A8h-123ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT0
Address:	1A3A8h-1A3ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VECSUNIT
Address:	1C3A8h-1C3ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_VCSUNIT1
Address:	223A8h-223ABh
Name:	Context Timestamp Count
ShortName:	CTX_TIMESTAMP_BCSUNIT

This register provides a mechanism to obtain cumulative run time of a GPU context on HW. This register gets context save/restored on a context switch. SW must reset this register on very first submission of a context to HW, then afterwards gets context save/restored maintaining the cumulative run time of the corresponding context.

This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register gets reset on an engine reset.

This register is context save restore on a context switch.

DWord	Bit	Description					
0	31:0	Timestamp Value					
		Format: U32					
		The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358) The toggle will be 8 times slower that "Reported Timestamp Count". The granularity of the time stamp base unit for "Reported Timestamp Count" is defined in the "Timestamp Bases[SKL+]" subsection in Power Management chapter.					



Control Register for Fault and Halt

		FH_MODE - Control Regi	ster for Fault and Halt		
Register	Space	e: MMIO: 0/2/0			
Default Value:		: 0x00000000			
Size (in b	oits):				
Address:	•	042A4h			
This reg	ister i	is used to control the different fault and halt r	nodes.		
DWord	Bit	D	escription		
0	31	Disable Blocking Page Fault			
		Default Value:	0b		
		Access:	R/W		
		When disabled h/w would not set the "blocking fault" bit in the streaming page fault descriptor for the fault and halt generated page faults. FH_MODE: 0: Enable "blocking page fault" indicator for Fault and Halt 1: Disable "blocking page fault" indicator for Fault and Halt			
	30	Enable Forward Progress under F and H b	sed page faults - Render engine only		
		Default Value:	0b		
		Access:	R/W		
		cases, and marking accesses as "invalid" make frame or may require TDR if surface is CRITIC GFX Driver can set this bit in the middle of an active context completes. Usage model will be as driver hits a fault and it needs forward progress. The behavior show FWDPROG: 0: Forwards progress under fault and halt is of	Usage model will be as driver hits a fault and halt and interrupts the driver, driver will set this bit is t needs forward progress. The behavior should only be applicable to the running context.		
	29	Enable Interrupt Generation			
		Default Value:	0b		
		Access:	R/W		
		page when resume mode is enabled: An interrupt t and halt mode when hardware is programmed to n of interrupt needs to be explicitly enabled via this			
		0: No interrupt is generated on fault and hal	page radio		



	FH_MODE - Control Register for Fault and Halt				
	neration for fault and halt based page faults when h/w is programmed to				
28	Reserved FH_MODE	Reserved FH_MODE Bits 28			
	Default Value:	0000000000000000000000000000000			
	Access:	R/W			
	Future Use.	<u> </u>			



Count Active Channels Dispatched

TS_GPGPU_THREADS_DISPATCHED - Count Active Channels Dispatched

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02290h

This register is used to count the number of active channels that TS sends for dispatch. For each dispatch the active bits in the execution mask are summed and added to this register. This register is reset when a write occurs to 2290h

DWord	Bit	Description			
0	63:32	GPGPU_THREADS_DISPATCHED UDW			
		Format: U32			
		This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.			
	31:0	GPGPU_THREADS_DISPATCHED LDW			
		Format:	U32		
		This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.			



CSC_COEFF

CSC_COEFF

Register Space: MMIO: 0/2/0

Source: BSpec

Access: Double Buffered

Size (in bits): 192

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49010h-49027h

Name: Pipe CSC Coefficients

ShortName: CSC_COEFF_A

Power: PG1 Reset: soft

Address: 49110h-49127h

Name: Pipe CSC Coefficients

ShortName: CSC_COEFF_B

Power: PG2 Reset: soft

Address: 49210h-49227h

Name: Pipe CSC Coefficients

ShortName: CSC_COEFF_C

Power: PG2 Reset: soft

DWord	Bit	Description			
0	31:16	RY			
		Format: CSC COEFFICIENT FORMAT			
	15:0	GY			
		Format: CSC COEFFICIENT FORMAT			
1	31:16	ВУ			
		Format: CSC COEFFICIENT FORMAT			
	15:0	Reserved			
		Format:			MBZ
2	31:16	RU			



			CSC_COEFF	
		Format:	Γ	
	15:0	GU		
		Format:	CSC COEFFICIENT FORMAT	[
3	31:16	BU		
		Format:	CSC COEFFICIENT FORMAT	Ī
	15:0	Reserved		
		Format:		MBZ
4	31:16	RV		
		Format:	Format: CSC COEFFICIENT FORMAT	
	15:0	GV		
		Format:	CSC COEFFICIENT FORMAT	
5	31:16	BV		
		Format:	CSC COEFFICIENT FORMAT	[
	15:0	Reserved		
		Format:		MBZ



CSC_MODE

			CSC_N	1ODE			
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default Value: 0x0000000							
Access:		Double B	uffered				
Size (in b	oits):	32					
Double I Update I		Start of ve	ertical blank				
Address:		49028h-4	902Bh				
Name:		Pipe CSC	Mode				
ShortNa	me:	CSC_MOI	DE_A				
Power:		PG1					
Reset:		soft					
Address:		49128h-4	912Bh				
Name:		Pipe CSC	Mode				
ShortNa	me:	CSC_MOI	DE_B				
Power:		PG2					
Reset:		soft					
Address:		49228h-4	922Bh				
Name:		Pipe CSC	Mode				
ShortNa	me:	CSC_MOI	DE_C				
Power:		PG2					
Reset:		soft					
			Descri	ption			
Writes	to thi	s register arm C	C registers for this pipe				
DWord	Bit			Description			
0	31:2	Reserved					
		Format:	Format: MBZ				
	1	CSC Position Selects the CSC pipe config regis	ects the CSC position in the pipe. This is ignored when split gamma mode is selected in the				
		Value	Name	Description			
		0b	CSC After	CSC is after gamma			
		1b	CSC Before	CSC is before gamma			



CSC_MODE					
	0	Reserved			
		Format:	MBZ		



CSC_POSTOFF

CSC POSTOFF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000, 0x00000000

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49040h-4904Bh

Name: Pipe CSC Post-Offsets

ShortName: CSC_POSTOFF_A

Power: PG1 Reset: soft

Address: 49140h-4914Bh

Name: Pipe CSC Post-Offsets

ShortName: CSC_POSTOFF_B

Power: PG2 Reset: soft

Address: 49240h-4924Bh

Name: Pipe CSC Post-Offsets

ShortName: CSC_POSTOFF_C

Power: PG2 Reset: soft

The post-offset is intended to add an offset from 0 on the Y or RGB channels and to convert UV channels from 2's complement to excess 0.5 as they exit pipe color space conversion (CSC).

DWord	Bit	Description		
0	31:13	Reserved		
		Format: MBZ		
	12:0	PostCSC High Offset This value is used to give an offset to the high color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).		
1	31:13	Reserved Format: MBZ		



	CSC_POSTOFF					
	12:0	PostCSC Medium Offset This value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).				
2	31:13	Reserved Format: MBZ				
	12:0 PostCSC Low Offset This value is used to give an offset to the low color channel as it exits CSC log The value is a 2's complement fraction allowing offsets between -1 and +1 (ex					

378



CSC_PREOFF

CSC PREOFF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000, 0x00000000, 0x00000000

Access: Double Buffered

Size (in bits): 96

Double Buffer Start of vertical blank after armed

Update Point:

Double Buffer Armed Write to CSC_MODE

By:

Address: 49030h-4903Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC_PREOFF_A

Power: PG1 Reset: soft

Address: 49130h-4913Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC_PREOFF_B

Power: PG2 Reset: soft

Address: 49230h-4923Bh

Name: Pipe CSC Pre-Offsets

ShortName: CSC_PREOFF_C

Power: PG2 Reset: soft

The pre-offset is intended to remove an offset from 0 on the Y or RGB channels and to convert UV channels from excess 0.5 to 2's complement as they enter pipe color space conversion (CSC).

DWord	Bit	Description		
0	31:13	Reserved		
		Format: MBZ		
	12:0	PreCSC High Offset This value is used to give an offset to the high color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).		
1	31:13	Reserved Format: MBZ		



	CSC_PREOFF				
	12:0	PreCSC Medium Offset This value is used to give an offset to the medium color channel as it enters CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
2	31:13	Reserved Format:	MBZ		
12:0 PreCSC Low Offset This value is used to give an offset to the low color chanse. The value is a 2's complement fraction allowing offsets be		9			



CSPREEMPT

		CSPREEMPT - CSPREEMPT				
Register	Space	: MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x0000000				
Access:		R/W				
Size (in bits):		32				
Trusted Type:		1				
Address:		024B0h				
Name:		CSPREEMPT				
ShortNa	me:	CSPREEMPT				
Address	•	224B0h				
Name:		BCSPREEMPT				
ShortNa	me:	BCSPREEMPT				
Address	•	124B0h				
Name:		VCSPREEMPT				
ShortNa	me:	VCSPREEMPT				
Address	•	1A4B0h				
Name:		VECSPREEMPT				
ShortNa	me:	VECSPREEMPT				
		Programming Notes				
This is f	or HW	internal usage and must not be written by SW.				
DWord	Bit	Description				
0	31:16	-				
		Format: Mask[15:0]				
		Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)				
	15:1	Reserved				
		Format: MBZ				
	0	Unnamed				
		Format: Disable				
		This is a message bit written by the cross CS in case of GT4-CBR/SFR mode of operation. To set				
		this bit both bit[0] and bit[16] (mask) needs to be set. This bit set indicates CS in other GT has				
		reached a preemption point. This bit gets reset by CS when preemption takes place.				



CTX REG 1

CTXREG1 - CTX REG 1				
Register Space: N		MIO: 0/2/0		
Source:	BSpec			
Size (in bits): 32				
Address: 00FF4h-00FF7h				
DWord	Bit	Descriptio	n	
	31:0	CTXSIZE		
		Default Value:	0000026Fh	
		Access:	RO	
		Register to store value for number of CTX DWORD.		



CTX reg 2

CTXREG2 - CTX reg 2				
Register Space:		MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x00000000		
Size (in bits	s):	32		
Address: 00FFCh-00FFFh				
DWord	Bit		Description	
0	31:1	CTX Register 2		
		Access:	R/W	
	RSVD			
	0	CTXRESTOREDONE		
		Access:	R/W	
		CTX restore done bi	t. Will be written to 1 during the last CTX restore cycle.	



CUR_BASE

		CUR_BASE	
Register Space:	MMIO: 0/2/0		
Source:	BSpec		

Default Value: 0x00000000 Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70084h-70087h
Name: Cursor Base Address

ShortName: CUR_BASE_A

Power: PG1 Reset: soft

Address: 71084h-71087h
Name: Cursor Base Address

ShortName: CUR_BASE_B

Power: PG2 Reset: soft

Address: 72084h-72087h
Name: Cursor Base Address

ShortName: CUR_BASE_C

Power: PG2 Reset: soft

Writes to this register arm cursor registers for this pipe.

DWord	Bit	Description		
0	31:12	Cursor Base 31 12		
		Format:	GraphicsAddress[31:12]	
	This field specifies bits 31:12 of the graphics address of the base of the cursor for h When performing 180 degree rotation, this address does not need to change, hard internally offset to start from the last pixel of the last line of the cursor. Workaround		gree rotation, this address does not need to change, hardware will	
Workaround: To prevent false VT-d type 6 errors, use 64KB address alignment extra 2 Page Table Entries (PTEs) beyond the end of the displayed surface. Only the PTEs will be used, not the pages themselves.		s (PTEs) beyond the end of the displayed surface.		
	Restriction		Restriction	

Command Reference: Registers



		CUR_BASE
	Restriction: The cursor surface address must be 4K byte aligned. The cursor must be in linear memory, it cannot be tiled.	
11:7 Reserved		Reserved
6	6:4	Reserved
3 Reserved		Reserved
	2	Reserved
,	1:0	Reserved



CUR_CTL

CUR CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR_BASE or cursor not enabled

By:

Address: 70080h-70083h
Name: Cursor Control
ShortName: CUR_CTL_A

Power: PG1 Reset: soft

Address: 71080h-71083h
Name: Cursor Control
ShortName: CUR_CTL_B

Power: PG2 Reset: soft

Address: 72080h-72083h
Name: Cursor Control
ShortName: CUR_CTL_C

Power: PG2 Reset: soft

The cursor is enabled by programming a valid cursor mode in the cursor mode select fields.

The cursor is disabled by programming all 0s in the cursor mode select fields.

DWord	Bit	De	Description		
0	31:28	Reserved			
	27	Reserved	Reserved		
	26	Gamma Enable This bit enables pipe gamma correction for the cursor pixel data. In VGA pop-up operation, the cursor data will always bypass gamma.			
		Value Name			
		0b Disable			



	1b		CUR_C	Enable		
25	Reserved			LIIdbic		
25						
24	Pipe CSC Enable This bit enables pipe of	color space	conversion	for the cursor	nixel data	
	Val		2011/210101		Name	
	0b		Disable			
	1b			Enable		
23	Allow Double Buffer	Update Di	sable	L		
	Access:	<u> </u>			R/W	
		_CTL registe	er can be co	onfigured to glo	red to be disabled for this control bally disable double buffer	
	Value				Name	
	0b		Not Allow	red		
	1b		Allowed			
22:16	Reserved					
	Format: MBZ					
15	180 Rotation	sursar ima	ao to bo ro			
15	180 Rotation This mode causes the In addition to setting orientation of the disp	this bit, the lay.	cursor pos	tated 180 degr iition must be a		cal
15	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b	this bit, the lay. No rota	cursor pos	tated 180 degr iition must be a	ees. Idjusted to match the physic	cal
15	180 Rotation This mode causes the In addition to setting orientation of the disp	this bit, the lay. No rota	cursor pos	tated 180 degr iition must be a	ees. Idjusted to match the physic	cal
15	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b	this bit, the lay. No rota	cursor pos	tated 180 degr iition must be a	ees. Idjusted to match the physic	cal
15	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b	this bit, the lay. No rota 180 dec	e cursor pos ution gree rotatio	tated 180 degr sition must be a N n estriction	ees. Idjusted to match the physic	
15	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits	his bit, the lay. No rota 180 dec	e cursor pos ution gree rotatio	tated 180 degr sition must be a N n estriction	ees. Idjusted to match the physical Iame	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits	his bit, the lay. No rota 180 dec	e cursor pos ution gree rotatio	tated 180 degresition must be a None nestriction	ees. Idjusted to match the physical Iame	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits Trickle Feed Enable Value 0b	his bit, the lay. No rota 180 dec	e cursor pos ution gree rotatio	tated 180 degrication must be a North Man be rotated. The Enable	ees. Idjusted to match the physical lame This field must be zero where	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits Trickle Feed Enable Value	his bit, the lay. No rota 180 dec	e cursor pos ution gree rotatio	tated 180 degresition must be a None nestriction	ees. Idjusted to match the physical lame This field must be zero where	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits Trickle Feed Enable Value 0b	his bit, the lay. No rota 180 dec	e cursor pos etion gree rotatio Rel cursors ca	tated 180 degrication must be a North Man be rotated. The Enable	ees. Idjusted to match the physical lame This field must be zero where	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits Trickle Feed Enable Value 0b	No rota 180 deg oits per pixel per pixel	e cursor pos etion gree rotatio Rel cursors ca	tated 180 degration must be a North	ees. Idjusted to match the physical lame This field must be zero where	
	180 Rotation This mode causes the In addition to setting orientation of the disp Value 0b 1b Restriction: Only 32 b cursor format is 2 bits Trickle Feed Enable Val 0b 1b	No rota 180 deg oits per pixel per pixel	e cursor pos etion gree rotatio Rel cursors ca	tated 180 degration must be a North	ees. Idjusted to match the physical lame This field must be zero where	



CUR_CTL

the Force Alpha Value field.

Value	Name	Description				
00b	Disable	Disable alpha forcing				
01b	Pipe CSC Enabled	Enable alpha forcing where cursor overlaps a plane that has enabled pipe CSC				
10b	Pipe CSC Disabled	Enable alpha forcing where cursor overlaps plane that has disabled pipe CSC				
11b	Reserved	Reserved				

9:8 Force Alpha Value

This field controls the behavior of cursor when alpha blending onto certain plane pixels.

It is used together with the Force Alpha Plane Select field.

Value	Name	Description	
00b	Disable	ursor pixels alpha blend normally over any plane.	
01b	50	Cursor pixels with alpha >= 50% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 50% are made fully transparent where they overlap the selected plane(s).	
10b	75	Cursor pixels with alpha >= 75% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 75% are made fully transparent where they overlap the selected plane(s).	
11b	100	Cursor pixels with alpha = 100% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 100% are made fully transparent where they overlap the selected plane(s).	

Restriction

Restriction: Force Alpha is only for use with ARGB cursor formats.

7:6 **Reserved**

5:0 **Cursor Mode Select**

This field selects the cursor mode.

Cursor is disabled when the selection is 000000b and enabled when the selection is any other value.

The cursor vertical size can be overriden by the size reduction mode.

Value	Name	Description
000000b	Disable	Cursor is disabled
000010b	128x128 32bpp AND/INV	128x128 32bpp AND/INVERT
000011b	256x256 32bpp AND/INV	256x256 32bpp AND/INVERT
000100b	64x64 2bpp 3-color	64x64 2bpp Indexed 3-color and transparency
000101b	64x64 2bpp 2-color	64x64 2bpp Indexed AND/XOR 2-color



CUI	R_ (CT	L

000110b	64x64 2bpp 4-color	64x64 2bpp Indexed 4-color
000111b	64x64 32bpp AND/INV	64x64 32bpp AND/INVERT
100010b	128x128 32bpp ARGB	128x128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100011b	256x256 32bpp ARGB	256x256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
100100b	64x64 32bpp AND/XOR	64x64 32bpp AND/XOR
100101b	128x128 32bpp AND/XOR	128x128 32bpp AND/XOR
100110b	256x256 32bpp AND/XOR	256x256 32bpp AND/XOR
100111b	64x64 32bpp ARGB	64x64 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)
Others	Reserved	Reserved

Programming Notes

INVERT, XOR, and alpha blends may not look as expected when the plane underlying the cursor is YUV or extended range RGB.

Out of range RGB values will be clamped prior to alpha blending, INVERT, or XOR with cursor. It is recommended to use Force Alpha when cursor is alpha blending onto an plane of a different color space or extended gamut.

The AND/INVERT format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: Cursor inverts the color of the surface underneath.

The AND/XOR format uses the most significant byte (MSB) to control the color. If MSB is 0xFF: Cursor is opaque. Show cursor color from three least significant bytes. If MSB is 0x00: Cursor is transparent. Three least significant bytes must be zero. If MSB is not 0x00 or 0xFF: The three least significant bytes are XOR'd with the color of the surface underneath.



CUR_FBC_CTL

CUR FBC CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled; after armed

Update Point:

Double Buffer Armed Write to CUR_BASE or cursor not enabled

By:

Address: 700A0h-700A3h

Name: Cursor FBC Control

ShortName: CUR_FBC_CTL_A

Power: PG1 Reset: soft

Address: 710A0h-710A3h

Name: Cursor FBC Control

ShortName: CUR_FBC_CTL_B

Power: PG2 Reset: soft

Address: 720A0h-720A3h

Name: Cursor FBC Control

ShortName: CUR_FBC_CTL_C

Power: PG2 Reset: soft

DWord	Bit	D	Description					
0	31	ze Reduction Enable his enables cursor size reduction logic. The cursor engine will fetch and display the programmed duced number of lines, then go transparent for the rest of the frame.						
		Value	Value Name					
		0b	Disable					
		Enable						
		·						
		Restriction						



	CUR_FBC_CTL				
	Restriction: Cursor size reduction is not allowed with 2bpp cursor formats or cursor 180 degree rotation. The reduced scan lines field must be programmed with a valid value when cursor size reduction is enabled.				
30:8	Reserved				
7:0	Reduced Scan Lines This specifies the number of scan lines of cursor data to fetch and display when cursor size reduction is enabled. The value programmed is the size minus one.				
	Restriction				
	Restriction: The minimum size is 8 lines, programmed as 07h. The maximum size can not be greater than the normal size when size reduction is not enabled.				



CUR PAL

CUR PAL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70090h-7009Fh
Name: Cursor A Palette
ShortName: CUR_PAL_A_*

Power: PG1 Reset: soft

Address: 71090h-7109Fh
Name: Cursor B Palette
ShortName: CUR_PAL_B_*

Power: PG2 Reset: soft

Address: 72090h-7209Fh
Name: Cursor C Palette
ShortName: CUR_PAL_C_*

Power: PG2 Reset: soft

The cursor palette provides color information when using the indexed cursor modes.

There are 4 instances of this register format per cursor.

The table below describes how the cursor mode and index value will select between the cursor palette colors,

AND/XOR, transparency, and destination invert.

Index Value	2 color mode	3 color mode	4 color mode	
00	CUR_PAL 0	CUR_PAL 0	CUR_PAL 0	
01	CUR_PAL 1	CUR_PAL 1	CUR_PAL 1	
10	Transparent	Transparent	CUR_PAL 2	
11	Invert Destination	CUR_PAL 3	CUR_PAL 3	

DWord	Bit	Description
0	31:24	Reserved

Command Reference: Registers



CUR_PAL					
	23:16	Palette Red This field is the cursor palette red value			
	15:8	Palette Green This field is the cursor palette green value.			
	7:0	Palette Blue This field is the cursor palette blue value.			



CUR_POS

Source:

Register Space: MMIO: 0/2/0

Default Value: 0x00000000
Access: Double Buffered

BSpec

Size (in bits): 32

Double Buffer Start of vertical blank or pipe not enabled

Update Point:

Address: 70088h-7008Bh
Name: Cursor Position
ShortName: CUR_POS_A

Power: PG1 Reset: soft

Address: 71088h-7108Bh
Name: Cursor Position
ShortName: CUR_POS_B

Power: PG2 Reset: soft

Address: 72088h-7208Bh
Name: Cursor Position
ShortName: CUR_POS_C

Power: PG2 Reset: soft

This register specifies the screen position of the cursor.

The origin of the cursor position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the cursor image is rotated by hardware, but the position is not, so it should be adjusted if it is desired to maintain the same apparent position on a physically rotated display.

		Restriction						

Restriction: The cursor must have at least a single pixel positioned over the pipe source area.

DWord	Bit	Description				
0	31	Y Position Sign				
		This specifies the sign of the vertical position of the cursor upper left corner.				
	30:28	Reserved				
		Format:	MBZ			



	CUR_P	OS				
27:	3	This specifies the magnitude of the vertical position of the cursor upper left corner in				
15	X Position Sign This specifies the sign of the horizontal position of the cursor upper left corner.					
14:	13 Reserved	Reserved				
	Format:	MBZ				
12	3	orizontal position of the cursor upper left co	rner in			



CUR_SURFLIVE

CUR SURFLIVE Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x00000000 Access: RO Size (in bits): 32 700ACh-700AFh Address: Name: **Cursor Live Base Address** ShortName: CUR SURFLIVE A Power: PG1 Reset: soft Address: 710ACh-710AFh Name: **Cursor Live Base Address** ShortName: CUR_SURFLIVE_B Power: PG2 Reset: soft Address: 720ACh-720AFh Name: **Cursor Live Base Address** ShortName: CUR_SURFLIVE_C Power: PG2 Reset: soft There is one instance of this register for each pipe. **DWord** Bit **Description** 0 31:12 | Live Surface Base Address This gives the live value of the surface base address as being currently used for the cursor. 11:0 Reserved Format: MBZ



Current Context Register

	CCID - Current Context Regist	ter		
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x00000000			
Access:	R/W			
Size (in bits):	32			
Address:	02180h-02183h			
Name:	Current Context Register			
ShortName:	CCID_RCSUNIT			
Address:	12180h-12183h			
Name:	Current Context Register			
ShortName:	CCID_VCSUNIT0			
Address:	1A180h-1A183h			
Name:	Current Context Register			
ShortName:	CCID_VECSUNIT			
Address:	1C180h-1C183h			
Name:	Current Context Register			
ShortName:	CCID_VCSUNIT1			
Address:	22180h-22183h			
Name:	Current Context Register			
ShortName:	CCID_BCSUNIT			
	Description		Source	
the engine must	ains the 4 KB-aligned Graphics Memory Address to which save/restore its state during IDLE sequencing. This register immed only in ringbuffer mode of scheduling.			
	erivatives context address programmed should support a of size 4KB and with memory surface initialized to zeros (0x0).		terCS, VideoCS, VideoCS2, eoEnhancementCS	
	Programming Notes		Source	
The CCID register must be written directly (via MMIO) or MI_LOAD_REGISTER_IMMEDIATE command as part of the initialization sequence of the command streamer in ring buffer mode of scheduling. BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS				
The CCID register must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the Ring Buffer is empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be updated from the command stream using the MI_SET_CONTEXT command.				
DWord Bit	Description			



			CCI	D - C	urrent Cor	ntext Register			
0	31:12	Contex	t Addres	s					
		Format:			GraphicsAddress[31:12]				
					KB-aligned Graphing IDLE sequenc	nics Memory Address to which the engine must ing.			
	11:10	Reserve	ed						
		Source	: Ren	derCS, Bl	itterCS, VideoCS,	VideoCS2, VideoEnhancementCS			
		Forma	t: MB2	7					
	9	HD DV	D Conte	ĸt					
		Source):			RenderCS			
		Value	Na	me		Description			
		0h	Regular	Context					
		1h	HD DVD Context	1	Special consider frequency.	ations for TDP allow for higher voltage and			
	9	Reserve	ed						
		Source	e: BI	itterCS, \	, VideoCS, VideoCS2, VideoEnhancementCS				
		Forma		BZ					
	8	Reserve	ed8						
		Source	: Ren	nderCS, BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS					
		Forma	t: U1						
	7	Reserve	ed						
	6:4	Reserve	ed						
		Defaul	t Value:	0					
		Source	2:	Rende	erCS, BlitterCS, Vio	deoCS, VideoCS2, VideoEnhancementCS			
	3	Extend	ed State	Save En	able				
		Source	: :			RenderCS			
		Forma	t:			Enable			
		If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, is saved as part of switching away from this logical context.							
	3	Reserve	ed						
		Source		itterCS, \	/ideoCS, VideoCS	2, VideoEnhancementCS			
		Forma	t: M	BZ					
				IVIDE					



	CCID - Current Context Register							
2	Extended							
	Source:		RenderCS					
	Format:		Enable					
	If set, the extended state identified in the Logical Context Data section of the Memory Data Formats chapter, was loaded (or restored) as part of switching to this logical context.							
2	Reserved							
	Source:	BlitterCS, VideoCS, V	ideoCS2, VideoEnhancementCS					
	Format:	MBZ	MBZ					
1	Reserved							
	Source:	RenderCS, BlitterCS, Vi	deoCS, VideoCS2, VideoEnhancementCS					
	Format:	MBZ						
0	Valid							
	Format: U1							
	Value	Name	Description					
	Oh Invalid [Default] The other fields of this register are invalid.							
	1h Valid The other fields of this register are valid.							



Customizable Event Creation 0-0

		C	EC0-0	- Customizable	Event Cre	eation 0-0			
Register Space: MMIO: 0/2/0									
Source: BSpec									
Default Value: 0x00000000									
Access:									
Size (in bits): 32									
Address:		0	2770h						
This reg	ister is	used to	define cust	om counter event 0, bit	definitions in this	register refer to the CEC block			
diagram	in the	Custom	Event Cour	nters section.		_			
DWord	Bit			1	Description				
0	31:21	Negate	•						
		Forma	t:			U11			
		order to	o facilitate r		n event creation (0:0] to be individually negated in e.g. A & (!B !C)). Note that LSB of			
		Value	Name	Description	P	Programming Notes			
Ob		0b	Pass- through	Input bit is passed through to comparator as is					
			Input bit is negated before passing to comparator	bit in this field, tl	the input bit is negated using any hen the corresponding it in the CEC0-1 register must also				
	20:19	Source	Select						
		Forma	t:			U2			
		Selects the input signals to the Boolean event definition logic (see block diagram in the Custom Event Counters section).							
		Value	Name	Description					
		01b	Prev Event	Selects the conditioned/flopped input from the last CEC block as the input bus to CEC0 block					
		11b	Reserved						
	18:3	3 Compare Value							
		Format: U16							
		compar that is o	rator (see bl done is cont	ock diagram in the Custo trolled by the Compare F	om Event Counter Function. When th	out bus that are fed into the section). The type of comparison e compare function is true, then the n be counted by the B0 performance			
		_		other CEC blocks.					



CEC0-0 - Customizable Event Creation 0-0

2:0 **Compare Function**

Format: U3

This field selects the function used by the CEC0 comparator when comparing the compare value to the value active on the CEC0 conditioned input bus (see block diagram in the Custom Event Counters section).

Value	Name	Description			
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)			
001b	Greater Than	Compare and assert output if greater than			
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)			
011b	Greater Than or Equal	Compare and assert output if greater than or equal			
100b	Less Than	Compare and assert output if less than			
101b	Not Equal	Compare and assert output if not equal			
110b	Less Than or Equal	Compare and assert output if less than or equal			
111b	Reserved				



Customizable Event Creation 1-0

		C	EC1-0	- Customizable	Event Crea	atio	on 1-0		
Register	Space:	N	иміо: 0/2/0)					
Source:	ource: BSpec								
Default \	Default Value: 0x00000000								
Access:									
Size (in b	Size (in bits): 32								
Address:	Address: 02778h								
_				om counter event 1, bit nters section.	definitions in this re	egiste	er refer to the CEC block		
DWord	Bit				Description				
0	31:21	Negate)						
		Forma	t:		l	U11			
		order to	o facilitate r		n event creation (e.		be individually negated in & (!B !C)). Note that LSB of		
		Value	Name	Description	Pro	ogra	mming Notes		
through				Input bit is passed through to comparator as is					
		1b	Negated	Input bit is negated before passing to comparator	bit in this field, the	en th	out bit is negated using any e corresponding se CEC1-1 register must also		
	20:19	Source	Select						
		Format: U2							
		Selects the input signals to the Boolean event definition logic (see block diagram in the Custon Event Counters section).							
		Value	Name	Description					
	01b Prev Selects the conditioned/flopped input from the previous CEC block						e previous CEC block as the		
		11b Reserved							
	18:3	Compare Value							
		Format: U16							
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of comparison that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.							



CEC1-0 - Customizable Event Creation 1-0

2:0 **Compare Function**

Format: U3

This field selects the function used by the CEC comparator when comparing the compare value to the value active on the CEC conditioned input bus (see block diagram in the Custom Event Counters section).

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



Customizable Event Creation 1-1

1b

Masked

CEC1-1 - Customizable Event Creation 1-1							
Register	Space:	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	e: 0x00000000					
Access:	s: R/W						
Size (in b	oits):	32					
Address:		027	7Ch				
_		_	ie input con EC block dia	_	g portion of CEC (custom event creation) block 1, bit definitions in		
DWord	Bit	Description					
0	31:16	Considerations This 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed by 1 clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Counters section). See CECO-1 register definition for an example use case.					
		Value	Name		Description		
		0b	Live	e Input bit is not delayed by 1 clock before event calculation			
		1b	Delayed	ed Input bit is delayed by 1 clock before event calculation			
	15:0	Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used. Value Name Description Ob Unmasked Input bit is considered in event calculation					

Input bit is ignored in event calculation



Customizable Event Creation 2-0

	CEC2-0 - Customizable Event Creation 2-0										
Register	Space:	. N	иміо: 0/2/0)							
Source:	•		Spec								
Default \	/alue:		x00000000								
Access:											
Size (in bits): 32											
Address:		0	2780h								
_				com counter event 2, bit nters section.	definitions in this register refer to the CEC block						
DWord	Bit				Description						
0	31:21	Negate	•								
		Forma	t:		U11						
		order to	o facilitate r	efined in this field allows input bus bits [10:0] to be individually negated in more complicated custom event creation (e.g. A & (!B !C)). Note that LSB of t 0 of the selected input bus.							
		Value	Name	Description	Programming Notes						
		0b	Pass- through	Input bit is passed through to comparator as is							
1b Negat			Negated	Input bit is negated before passing to comparator Workaround: If the input bit is negated using a bit in this field, then the corresponding Consderations bit in the CEC2-1 register must a be set.							
	20:19	Source	Select								
		Forma	t:		U2						
		Selects the input signals to the Boolean event definition logic (see block diagram in Event Counters section).									
		Value	Name	Description							
		01b	Prev Event	Selects the conditioned input bus to this CEC bl	/flopped input from the previous CEC block as the ock						
		11b	Reserved								
	18:3	Compare Value									
		Format: U16									
					it conditioned input bus that are fed into the						
		-		_	om Event Counters section). The type of comparison						
		signal f	or the custo	om event is asserted. This	function. When the compare function is true, then the signal in turn can be counted by the B0 performance						
		counter or fed into other CEC blocks.									



CEC2-0 - Customizable Event Creation 2-0

2:0 **Compare Function**

Format: U3

Value	Name	Description				
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)				
001b	Greater Than	Compare and assert output if greater than				
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)				
011b	Greater Than or Equal	Compare and assert output if greater than or equal				
100b	Less Than	Compare and assert output if less than				
101b	Not Equal	Compare and assert output if not equal				
110b	Less Than or Equal	Compare and assert output if less than or equal				
111b	Reserved					



Customizable Event Creation 2-1

	CEC2-1 - Customizable Event Creation 2-1						
Register	Register Space: MMIO: 0/2/0						
Source:		BSp	ec				
Default \	/alue:	0x0	0000000				
Access:		R/V	/				
Size (in b	oits):	32					
Address:		027	84h				
_		_	ie input con EC block dia	_	g portion of CEC (custom event creation) block 2, bit definitions in		
DWord	Bit				Description		
0	31:16	by 1 clock	t field allow relative to	the non-	ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case.		
		Value	Name		Description		
		0b	Live	Input bi	t is not delayed by 1 clock before event calculation		
		1b	Delayed	Input bi	t is delayed by 1 clock before event calculation		
	15:0	Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See bloc diagram in the Custom Event Counters section for more details on where this field is used.					
		Value	Nar	ne	Description		
		0b	Unmaske	d	Input bit is considered in event calculation		
		1b	Masked		Input bit is ignored in event calculation		



Customizable Event Creation 3-0

	CEC3-0 - Customizable Event Creation 3-0									
Register	Space:		лміо: 0/2/0							
Source:	opace.		Spec							
	Default Value: 0x00000000									
Access: R/W										
Size (in bits): 32										
Address:										
This reg	ister is	used to	define cust	om counter event 3, bit	definitions in this	register refer to the CEC block				
diagram	in the	Custom	Event Cour	nters section.						
DWord	Bit			1	Description					
0	31:21	Negate	•							
		Forma	t:			U11				
		order to	The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B !C)). Note that LSB of this field affects bit 0 of the selected input bus.							
		Value	Name	Description	Programming Notes					
		0b	Pass- through	Input bit is passed through to comparator as is						
		1b	Negated	Input bit is negated before passing to comparator	Workaround: If the input bit is negated using any bit in this field, then the corresponding Consderations bit in the CEC3-1 register must also be set.					
	20:19	Source	Select							
		Format: U2								
			the input s	ic (see block diagram in the Custom						
					Value	Name		Descript	tion	
		01b	Prev Event	Selects the conditioned input bus to this CEC bl		om the previous CEC block as the				
		11b	Reserved							
	18:3	Compare Value								
		Format: U16								
		compar that is o	rator (see bl done is con	ock diagram in the Custo trolled by the Compare F	om Event Counter Function. When th	out bus that are fed into the rs section). The type of comparison he compare function is true, then the n be counted by the B0 performance				
		_		other CEC blocks.						



CEC3-0 - Customizable Event Creation 3-0

2:0 **Compare Function**

Format: U3

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



Customizable Event Creation 3-1

	CEC3-1 - Customizable Event Creation 3-1							
Register	Space:	pace: MMIO: 0/2/0						
Source:		BSp	ec					
Default \	√alue:	0x0	0000000					
Access:		R/V	V					
Size (in b	oits):	32						
Address:		027	8Ch					
_		•	•		g portion of CEC (custom event creation) block 3, bit definitions in the Custom Event Counters section.			
DWord	Bit				Description			
0	31:16	by 1 clock	t field allow relative to	the non-	ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case.			
		Value	Name		Description			
		0b	Live	Input bi	t is not delayed by 1 clock before event calculation			
		16	Delayed	Input bi	t is delayed by 1 clock before event calculation			
	15:0	Mask This 16-bi	t field allow	s individ	ual input bits to be ignored in custom event calculation. See block			
	15:0	Mask This 16-bi	t field allow	s individ m Event				
	15:0	Mask This 16-bi	t field allow n the Custo	rs individ m Event me	ual input bits to be ignored in custom event calculation. See block Counters section for more details on where this field is used.			



Customizable Event Creation 4-0

	CEC4-0 - Customizable Event Creation 4-0										
Register	Space:	. N	иміо: 0/2/0)							
Source:	•		Spec								
Default \	/alue:		x00000000								
Access:											
Size (in bits): 32											
Address:											
_				com counter event 4, bit nters section.	definitions in this register refer to the CEC block						
DWord	Bit			1	Description						
0	31:21	Negate)		-						
		Forma			U11						
		order to	o facilitate r	efined in this field allows input bus bits [10:0] to be individually negated in more complicated custom event creation (e.g. A & (!B !C)). Note that LSB of to of the selected input bus.							
		Value	Name	Description	Programming Notes						
		0b	Pass- through	Input bit is passed through to comparator as is							
1b Ne			Negated	Input bit is negated before passing to comparator Workaround: If the input bit is negated using bit in this field, then the corresponding Consderations bit in the CEC4-1 register must be set.							
	20:19	Source	Select								
		Format: U2									
		Selects the input signals to the Boolean event definition logic (see block diagram in Event Counters section).									
		Value	Name	Description							
		01b	Prev Event	Selects the conditioned bus to CEC0 block	/flopped input from the last CEC block as the input						
		11b	Reserved								
	18:3	Compare Value									
		Format: U16									
		The val	ue in this fie	eld is compared the 16-b	oit conditioned input bus that are fed into the						
		-		_	om Event Counters section). The type of comparison Function. When the compare function is true, then the						
		_	that is done is controlled by the Compare Function. When the compare function is true, then the signal for the custom event is asserted. This signal in turn can be counted by the B0 performance counter or fed into other CEC blocks.								



CEC4-0 - Customizable Event Creation 4-0

2:0 **Compare Function**

Format: U3

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



Customizable Event Creation 5-0

	CEC5-0 - Customizable Event Creation 5-0										
Register	Space:	N	иміо: 0/2/0)							
Source:	•		Spec								
Default \	/alue:		x00000000								
Access:											
Size (in bits): 32											
Address:											
_				om counter event 5, bit aters section.	definitions in this register refer to the CEC block						
DWord	Bit			1	Description						
0	31:21	Negate	•								
		Forma	t:		U11						
		order to	o facilitate r		input bus bits [10:0] to be individually negated in event creation (e.g. A & (!B !C)). Note that LSB of bus.						
		Value	Name	Description	Programming Notes						
		0b	Pass- through	Input bit is passed through to comparator as is							
1b Negat			Negated	Input bit is negated before passing to comparator Workaround: If the input bit is negated using a bit in this field, then the corresponding Consderations bit in the CEC5-1 register must a be set.							
	20:19	Source	Select								
		Format: U2									
		Selects the input signals to the Boolean event definition logic (see block diagram in t Event Counters section).									
		Value	Name	Description							
		01b	Prev Event	Selects the conditioned input bus to this CEC bl	/flopped input from the previous CEC block as the ock						
		11b	Reserved								
	18:3	Compare Value									
		Format: U16									
		The val	ue in this fie	eld is compared the 16-b	oit conditioned input bus that are fed into the						
		•		_	om Event Counters section). The type of comparison						
		signal f	or the custo		Function. When the compare function is true, then the s signal in turn can be counted by the B0 performance						



CEC5-0 - Customizable Event Creation 5-0

2:0 **Compare Function**

Format: U3

Value	Name	Description					
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)					
001b	Greater Than	Compare and assert output if greater than					
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)					
011b	Greater Than or Equal	Compare and assert output if greater than or equal					
100b	Less Than	Compare and assert output if less than					
101b	Not Equal	Compare and assert output if not equal					
110b	Less Than or Equal	Compare and assert output if less than or equal					
111b	Reserved						



Customizable Event Creation 5-1

	CEC5-1 - Customizable Event Creation 5-1						
Register	Space:	pace: MMIO: 0/2/0					
Source:		BSp	ec				
Default \	/alue:	0x0	0000000				
Access:		R/V	V				
Size (in b	oits):	32					
Address:		027	9Ch				
_		•	•		g portion of CEC (custom event creation) block 5, bit definitions in the Custom Event Counters section.		
DWord	Bit				Description		
0	31:16	by 1 clock	t field allow relative to	the non-	ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case.		
		Value	Name		Description		
		0b	Live	Input bi	t is not delayed by 1 clock before event calculation		
		1b	Delayed	Input bi	t is delayed by 1 clock before event calculation		
	15:0	Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.					
		Value	Nar	Name Description			
		0b	Unmaske	d	Input bit is considered in event calculation		
		1b	Masked	-	Input bit is ignored in event calculation		



Customizable Event Creation 6-0

	CEC6-0 - Customizable Event Creation 6-0									
Register	Space:		лміо: 0/2/0							
Source:	орисс.		Spec							
	Default Value: 0x00000000									
Access: R/W										
Size (in bits): 32										
Address:										
This rea	ister is	used to	define cust	om counter event 6, bit	definitions in this	register refer to the CEC block				
_				nters section.						
DWord	Bit			I	Description					
0	31:21	Negate	,							
		Forma	t:			U11				
		order to	The 11-bit array defined in this field allows input bus bits [10:0] to be individually negated in order to facilitate more complicated custom event creation (e.g. A & (!B !C)). Note that LSB of this field affects bit 0 of the selected input bus.							
		Value	Name	Description	Programming Notes					
		0b	Pass- through	Input bit is passed through to comparator as is						
	1b			Input bit is negated before passing to comparator	Workaround: If the input bit is negated using arbit in this field, then the corresponding Consderations bit in the CEC6-1 register must albe set.					
	20:19	Source	Select							
		Format: U2								
		Selects the input signals to the Boolean event definition logic (see block diagram in the Cur Event Counters section).								
		Value	Name		Descript	tion				
		01b	Prev Event	Selects the conditioned input bus to this CEC bl		om the previous CEC block as the				
		11b	Reserved							
	18:3	Compare Value								
		Format: U16								
		The value in this field is compared the 16-bit conditioned input bus that are fed into the comparator (see block diagram in the Custom Event Counters section). The type of compar that is done is controlled by the Compare Function. When the compare function is true, the signal for the custom event is asserted. This signal in turn can be counted by the B0 perform								
		counter	counter or fed into other CEC blocks.							



CEC6-0 - Customizable Event Creation 6-0

2:0 **Compare Function**

Format: U3

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



Customizable Event Creation 6-1

		CE	C6-1 - (Custo	omizable Event Creation 6-1		
Register	Register Space: MMIO: 0/2/0						
Source:		BSp	ec				
Default \	/alue:	0x0	0000000				
Access:		R/W	1				
Size (in b	oits):	32					
Address:		027	A4h				
_		•	•		g portion of CEC (custom event creation) block 6, bit definitions in the Custom Event Counters section.		
DWord	Bit				Description		
0	31:16	This 16-bi	isiderations 16-bit field allows individual bits of the bus selected as the input to CEC block to be delayed I clock relative to the non-delayed bits in the bus (see block diagram in the Custom Event Inters section). See CECO-1 register definition for an example use case.				
		Value	Name		Description		
		0b	Live	Input bi	t is not delayed by 1 clock before event calculation		
		1b	Delayed	Input bi	t is delayed by 1 clock before event calculation		
	15:0		lask his 16-bit field allows individual input bits to be ignored in custom event calculation. See block agram in the Custom Event Counters section for more details on where this field is used.				
		Value	Nar	Name Description			
		0b	Unmaske	d	Input bit is considered in event calculation		
		1b	Masked		Input bit is ignored in event calculation		



Customizable Event Creation 7-0

		C	EC7-0	- Customizable	Event Creation 7-0		
Register	Space:	N	/MIO: 0/2/0)			
Source: BSpec							
Default \	Default Value: 0x00000000						
Access:		R	z/W				
Size (in b	oits):	3	2				
Address:		0	27A8h				
_				com counter event 7, bit nters section.	definitions in this register refer to the CEC block		
DWord	Bit			1	Description		
0	31:21	Negate	<u> </u>				
		Forma			U11		
		order to	•	s input bus bits [10:0] to be individually negated in mevent creation (e.g. A & (!B !C)). Note that LSB of bus.			
		Value	Name	Description	Programming Notes		
		0b	Pass- through	Input bit is passed through to comparator as is			
1b		1b	Negated	Input bit is negated before passing to comparator	Workaround: If the input bit is negated using any bit in this field, then the corresponding Consderations bit in the CEC7-1 register must also be set.		
	20:19	Source	Select				
		Forma	t:		U2		
		Selects the input signals to the Boolean event definition logic (see block diagram in the Event Counters section).					
		Value	Name		Description		
			01b	Prev Event	Selects the conditioned input bus to this CEC bl	/flopped input from the previous CEC block as the ock	
		11b	Reserved				
	18:3	Compa	re Value				
	Format: U16						
		The val	ue in this fie	eld is compared the 16-b	oit conditioned input bus that are fed into the		
		that is o	done is con	trolled by the Compare F	om Event Counters section). The type of comparison Function. When the compare function is true, then the		
signal for the custom event is asserted. This signal in turn can be counted by the BC counter or fed into other CEC blocks.				s signal in turn can be counted by the B0 performance			



CEC7-0 - Customizable Event Creation 7-0

2:0 **Compare Function**

Format: U3

Value	Name	Description
000b	Any Are Equal	Compare and assert output if any are equal (Can be used as OR function)
001b	Greater Than	Compare and assert output if greater than
010b	Equal	Compare and assert output if equal to (Can also be used as AND function)
011b	Greater Than or Equal	Compare and assert output if greater than or equal
100b	Less Than	Compare and assert output if less than
101b	Not Equal	Compare and assert output if not equal
110b	Less Than or Equal	Compare and assert output if less than or equal
111b	Reserved	



Customizable Event Creation 7-1

		CE	C7-1 - (Custo	mizable Event Creation 7-1	
Register Space: MMIO: 0/2/0						
Source:		BSp	ec			
Default \	/alue:	0x0	0000000			
Access:		R/W	I			
Size (in b	oits):	32				
Address:		027	ACh			
•		•	•		g portion of CEC (custom event creation) block 3, bit definitions in the Custom Event Counters section.	
DWord	Bit				Description	
0	31:16	by 1 clock	t field allow relative to	the non-	ual bits of the bus selected as the input to CEC block to be delayed delayed bits in the bus (see block diagram in the Custom Event register definition for an example use case.	
		Value	Name		Description	
		0b	Live	Input bi	t is not delayed by 1 clock before event calculation	
		1b	Delayed	Input bi	t is delayed by 1 clock before event calculation	
	15:0	Mask This 16-bit field allows individual input bits to be ignored in custom event calculation. See block diagram in the Custom Event Counters section for more details on where this field is used.				
		Value	Name Description			
		0b	Unmaske	d	Input bit is considered in event calculation	
		1b	Masked		Input bit is ignored in event calculation	



CVS TLB LRA 0

		CVS_TLB_LRA_0 - CVS TLB	LRA 0			
Register Space:	MMIO:	MMIO: 0/2/0				
Source:	BSpec					
Default Value:	0x3F20	1F00 [KBL]				
Size (in bits):	32					
Address:	04A20ł	1				
DWord	Bit	Descrip	otion			
0	31	Reserved				
		Default Value:		0b		
		Access:		RO		
	30:24	CVS LRA1 Max				
		Default Value:	0111111b			
		Access:	R/W			
		Maximum value of programmable LRA1.				
	23	Reserved				
		Default Value:		0b		
		Access:		RO		
	22:16	CVS LRA1 Min				
		Default Value: 0100000b				
		Access:	R/W			
		Minimum value of programmable LRA1.				
	15	Reserved				
		Default Value:		0b		
		Access:		RO		
	14:8	CVS LRA0 Max				
		Default Value: 0011111b				
		Access:	R/W			
		Maximum value of programmable LRA0.				
	7	Reserved				
		Default Value:		0b		
		Access:		RO		



CVS_TLB_LRA_0 - CVS TLB LRA 0						
	6:0	CVS LRA0 Min				
		Default Value:	0000000ь			
		Access:	R/W			
Minimum value of programmable LRA0.						



CVS TLB LRA 1

Register Space: MMIO: 0/2/0							
Source: BSpec							
Default Value: 0x7F717040							
Size (in bits): 32							
Address: 04A24h							
DWord Bit Description							
0 31 Reserved	Reserved						
Default Value:	0b						
Access:	RO						
30:24 CVS LRA3 Max							
Default Value: 1111111b							
Access: R/W							
If CVSLRA3Min == CVSLRA3Max , GATR LRA is disabled, GATR cycles If CVSLRA3Min == CVSLRA3Max , GATR LRA is disabled, CVSLRA2Ma CVSLRA3Max to reuse GATR entries	• •						
23 Reserved							
Default Value:	0b						
Access:	RO						
22:16 CVS LRA3 Min							
Default Value: 1110001b							
Access: R/W							
15 Reserved							
Default Value:	0b						
Access:	RO						
14:8 CVS LRA2 Max							
Default Value: 1110000b							
Access: R/W							
Maximum value of programmable LRA2.							
7 Reserved							
Default Value:	0b						
Access:	RO						



CVS_TLB_LRA_1 - CVS TLB LRA 1							
6:0							
	Default Value:	1000000Ь					
	Access:	R/W					
	Minimum value of programmable LRA2.						



CVS TLB LRA 2

		CVS_TLB_LRA_2	- CVS TLB LRA 2		
Register Space:	MMI	O: 0/2/0			
Source:	BSpe	С			
Default Value:	0x00	00031A			
Size (in bits):	32				
Address:	04A2	8h			
DWord	Bit		Description		
0	31:10	Reserved			
		Default Value:	000000000000000000000000000000000000000)	
		Access:	RO		
Ī	9:8	GATR LRA			
		Default Value:		11b	
		Access:		R/W	
		Which LRA should RS use			
	7:6	RS LRA			
		Default Value:		00b	
		Access:		R/W	
		Which LRA should RS use			
<u> </u>	5:4	CS LRA			
		Default Value:		01b	
		Access:		R/W	
		Which LRA should CS use.			
	3:2	SOL LRA			
		Default Value:		10b	
		Access:		R/W	
		Which LRA should SOL use.			
	1:0	VF LRA			
		Default Value:		10b	
		Access:		R/W	
		Which LRA should VF use.			



DATAM

	DATAM				
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	60030h-60033h				
Name:	Transcoder A Data M Value 1				
ShortName:	TRANS_DATAM1_A				
Power:	PG2				
Reset:	soft				
Address:	61030h-61033h				
Name:	Transcoder B Data M Value 1				
ShortName:	TRANS_DATAM1_B				
Power:	PG2				
Reset:	soft				
Address:	62030h-62033h				
Name:	Transcoder C Data M Value 1				
ShortName:	TRANS_DATAM1_C				
Power:	PG2				
Reset:	soft				
Address:	6F030h-6F033h				
Name:	Transcoder EDP Data M Value 1				
ShortName:	TRANS_DATAM1_EDP				
Power:	PG1				
Reset:	soft				
	Description				

Description

There is one instance of this register for each transcoder A/B/C/EDP. This register is double buffered to update on the next MSA after LINKN is written.

DWord	Bit	Description				
0	31	Reserved				
		Format: MBZ				
	30:25	TU or VCpayload Size In DisplayPort SST mode this field is the size of the transfer unit, minus one. Typically it is programmed with a value of 63 for TU size of 64.				



		DATAM	
		In DisplayPort MST mode this field is the Virtual Channel	payload size, minus one.
Restriction			
Restriction: In DisplayPort MST mode the Virtual Channel payload size must no programmed greater than 62 (resulting payload size of 63). In DisplayPort MST mode the Virtual Channel payload size must not be chang Virtual Channel is enabled, even after a transcoder has been disabled.		e must not be changed while the	
	24	Reserved	
		Format:	MBZ
2	23:0	Data M value This field is the data M value for internal use.	



DATAN

	DATAN
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	60034h-60037h
Name:	Transcoder A Data N Value 1
ShortName:	TRANS_DATAN1_A
Power:	PG2
Reset:	soft
Address:	61034h-61037h
Name:	Transcoder B Data N Value 1
ShortName:	TRANS_DATAN1_B
Power:	PG2
Reset:	soft
Address:	62034h-62037h
Name:	Transcoder C Data N Value 1
ShortName:	TRANS_DATAN1_C
Power:	PG2
Reset:	soft
Address:	6F034h-6F037h
Name:	Transcoder EDP Data N Value 1
ShortName:	TRANS_DATAN1_EDP
Power:	PG1
Reset:	soft
	Description

There is one instance of this register for each transcoder A/B/C/EDP. This register is double buffered to update on the next MSA after LINKN is written.

DWord	Bit	Description	
0	31:24	Reserved	
		Format:	MBZ
	23:0	Data N value	
		This field is the data N value for internal use.	



DBUF_CTL

		DBUF	_CTL			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x00000000				
Access:		R/W				
Size (in b	oits):	32				
Address:	•	45008h-4500Bh				
Name:		DBUF Control				
ShortNa	me:	DBUF_CTL				
Power:		PG0				
Reset:		soft				
DWord	Bit		Description			
0	31	DBUF Power Request		1		
		Access:		R/W		
		This field requests DBUF power to enable	e or disable.			
		Value			Name	
		0b	Disable			
		1b	Enable			
		Due				
			gramming Note			
		DBUF power must be enabled prior to using internal display engine features. Enable power by programming the power request to 1, then wait for the power state to				
		indicate it is enabled.				
	30	DBUF Power State				
		Access:			RO	
		This field indicates the status of DBUF po	wer.			
		Value			Name	
		0b	Disabled			
		1b	Enabled			
	29:28	Reserved				
		Format:		MBZ		
	27	Reserved				
	26	Reserved				
		Format:		MBZ		
	25:24	Reserved				

Command Reference: Registers



DBUF_CTL				
23:5	Reserved			
	Format:	MBZ		
4:0	Reserved			



DBUF_ECC_STAT

DBUF_ECC_STAT

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/WC Size (in bits): 32

Address: 45010h-45013h

Name: DBUF ECC Status

ShortName: DBUF_ECC_STAT

Power: PG0 Reset: soft

Each of these fields is a sticky bit that gives the ECC error status for a particular memory bank.

A '1' in a bit indicates that ECC detected an error. A write of '1' to a bit will clear the bit.

Single errors are corrected by ECC. Double errors are not correctable.

DWord	Bit	Description
0	31	Double Error Bank 15
	30	Double Error Bank 14
	29	Double Error Bank 13
	28	Double Error Bank 12
	27	Double Error Bank 11
	26	Double Error Bank 10
	25	Double Error Bank 9
	24	Double Error Bank 8
	23	Double Error Bank 7
	22	Double Error Bank 6
	21	Double Error Bank 5
	20	Double Error Bank 4
	19	Double Error Bank 3
	18	Double Error Bank 2
	17	Double Error Bank 1
	16	Double Error Bank 0
	15	Single Error Bank 15
	14	Single Error Bank 14
	13	Single Error Bank 13
	12	Single Error Bank 12

Command Reference: Registers



	DBUF_ECC_STAT
11	Single Error Bank 11
10	Single Error Bank 10
9	Single Error Bank 9
8	Single Error Bank 8
7	Single Error Bank 7
6	Single Error Bank 6
5	Single Error Bank 5
4	Single Error Bank 4
3	Single Error Bank 3
2	Single Error Bank 2
1	Single Error Bank 1
0	Single Error Bank 0



DC_STATE_EN

Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x000000000 Access: R/W Size (in bits): 32 Address: 45504h-45507h Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description	
Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 45504h-45507h Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description 0 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Default Value: 0x00000000 Access: R/W Size (in bits): 32 Address: 45504h-45507h Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description 0 31:10 Reserved 9 In CSR Flow	
Size (in bits): 32 Address: 45504h-45507h Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description 0 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Address: 45504h-45507h Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Name: Display C State Enable ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit	
ShortName: DC_STATE_EN Power: PG0 Reset: global DWord Bit Description	
Power: PG0 Reset: global DWord Bit	
Reset: global DWord Bit	
DWord Bit Description 0 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
0 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
0 31:10 Reserved 9 In CSR Flow Value Name 0b Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
9 Value Name Ob Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Name Name	
0b Not In CSR 1b In CSR Restriction Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
In CSR Restriction Restriction : This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Restriction Restriction: This field is used for hardware communication. Software must not change this field. Block Outbound Traffic	
Restriction: This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
This field is used for hardware communication. Software must not change this field. 8 Block Outbound Traffic	
Access is read/write, but hardware can also clear the value based on the rivi request.	
Value Name	
0b Do Not Block	
1b Block	
Restriction	
Restriction:	
This field is used for hardware communication. Software must not change this field.	
7:5 Reserved	
4 Mask Poke This field masks the poke signal that would otherwise be generated by a write to the DC_STATE_SEL register.	
Value Name	



		DC_STATE_EN	
	0b	Unmask	
	1b	Mask	
		Restriction	
	Restriction : This field is used for hardw	vare communication. Software must not change this field.	
3	Reserved		
2	2 Reserved		
1:0	1:0 Dynamic DC State Enable This field enables hardware to dynamically enter and exit Display C states.		
	Value	Name	
	00b	Disable	
	01b	Enable up to DC5	
	10b	Enable up to DC6	
		Restriction	
	Restriction: The Display CSR code must be loaded before this field is enabled.		



DDI_AUX_CTL

		DDI_AUX_CTL
Register Space: MMIO: 0/2/0		
Source: BSpec		
Default Value: 0x0000023F [KBL]		
Access: R/W		
Size (in bits): 32		32
Address: 64010h-64013h		64010h-64013h
Name:		DDI A AUX Channel Control
ShortNar	ne:	DDI_AUX_CTL_A
Power:		PG1
Reset:		soft
Address:		64110h-64113h
Name:		DDI B AUX Channel Control
ShortNar	ne:	DDI_AUX_CTL_B
Power:		PG2
Reset: soft		
Address:		64210h-64213h
Name:		DDI C AUX Channel Control
ShortNar	ne:	DDI_AUX_CTL_C
Power:		PG2
Reset:		soft
Address: 64310h-		64310h-64313h
Name:		DDI D AUX Channel Control
ShortName:		DDI_AUX_CTL_D
Power:		PG2
Reset:		soft
DWord	Bit	Description
0	31	Send Busy
		Access: R/W Set
		Writing this bit with 1b initiates the transaction, when read this bit will be a 1b until the transmission completes. The transaction is completed when the response is received or when a timeout occurs. This is a sticky bit. Write a 1b to this bit to set it and initiate the transaction. Hardware will clear it when the transaction completes.
		Restriction
		Restriction : Do not change any fields while Send Busy is asserted.



	DDI_A	UX_CTL		
	Do not write a 1b again until transaction	on completes.		
	Restriction: Mutex must be acquired the channel transaction.	rough DDI_AUX_MUTEX before initiating an AUX		
30	Done			
	Access:	R/WC		
	A sticky bit that indicates the transaction Write a 1 to this bit to clear the event	n has completed.		
	Value	Name		
	0b	Not done		
	1b	Done		
29	Interrupt on Done			
	Access:	R/W		
	Enable an interrupt when the transaction	on completes or times out.		
	Value	Name		
	0b	Enable		
	1b Disable			
28	Time out error			
	Access:	R/WC		
	A sticky bit that indicates the transaction Write a 1 to this bit to clear the event.	n has timed out.		
	Value	Name		
	0b	Not error		
	1b	Error		
27:26	Time out timer value			
	Access:	R/W		
	Used to determine how long to wait for	r receiver response before timing out.		
	Value	Name		
	01b	600us		
	10b	800us		
	11b	1600us		
25	Receive error			
	Access:	R/WC		
	A sticky bit that indicates that the data received was corrupted, not in multiples of a full byte, more than 20 bytes. Write a 1 to this bit to clear the event.			
	Value	Name		
	0b	Not Error		



	DDI	_AUX_CTL	
	1b	Error	
24:20	Message Size		
	Access: Write,	/Read Status	
	header).	ites the total number bytes to transmit (including the	
	the last transaction transaction.	ates the number of bytes received, including the header, in	
	Sync/Stop are not part of the messa		
	Reads of this field will give the resp The read value will not be valid whil	•	
	The read value will het be valid will	Restriction	
	Restriction: Message sizes of 0 or >		
		en the done bit is set and timeout or receive error has not	
19:16	Reserved		
15	Reserved		
14	Reserved		
13	Reserved		
12	Reserved		
11	Reserved		
10	Reserved		
9:5	Fast Wake Sync Pulse Count		
	Default Value:	1 0001b 18 pulses	
	Access:	R/W	
	This field determines the total number of SYNC pulses sent during the SYNC phase of a fast wake transaction.		
	The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux		
	controller will send "n+1" SYNC pulses before transmitting the STOP pattern.		
4:0	Sync Pulse Count		
	Default Value:	1 1111b 32 pulses	
	Access:	R/W	
	This field determines the total number of SYNC pulses sent during the SYNC phase of a standard transaction. The value programmed is the number of pulses minus 1. When this is field is set to "n" the aux		
		ses before transmitting the STOP pattern.	
	Restriction		



DDI_AUX_DATA

DDI_AUX_DATA							
Register Space:		: MMIO: 0/2/0					
Source:		BSpec					
Default Value:		0x00000000					
Access:		Write/Read Status					
Size (in bits):		32					
Address:		64014h-64027h					
Name:		DDI A AUX Channel Data					
ShortName:		DDI_AUX_DATA_A_*					
Power:		PG1					
Reset:		soft					
Address:		64114h-64127h					
Name:		DDI B AUX Channel Data					
ShortNa	ne:	DDI_AUX_DATA_B_*					
Power:		PG2					
Reset:		soft					
Address:		64214h-64227h					
Name:		DDI C AUX Channel Data					
ShortNa	ne:	DDI_AUX_DATA_C_*					
Power:		PG2					
Reset:		soft					
Address:		64314h-64327h					
Name:		DDI D AUX Channel Data					
ShortNa	ne:	DDI_AUX_DATA_D_*					
Power:		PG2					
Reset:		soft					
There are 5 DWords of this register format per instance.							
DWord	Bit	Description					
0	31:0	AUX CH DATA This field contains a DWord of the AUX message. Writes to this register give the data to transmit during the transaction. The MSbyte is transmitted first. Reads to this register will give the response data after transaction complete. The read value will not be valid while the Aux Channel Control Register Send/Busy bit is asserted					



DDI_AUX_MUTEX

DDI_AUX_MUTEX							
Register Spa	ice:	MMIO: 0/2/0					
Source:		BSpec					
Default Value	e:	0x0000000					
Access:		R/W					
Size (in bits):		32					
Address:		6402Ch-6402Fh					
Name:		DDI A AUX Channel MUTEX					
ShortName:		DDI_AUX_MUTEX_A					
Power:		PG1					
Reset:		soft					
Address:		6412Ch-6412Fh					
Name:		DDI B AUX Channel MUTEX					
ShortName:		DDI_AUX_MUTEX_B					
Power:		PG2					
Reset:		soft					
Address:		6422Ch-6422Fh					
Name:		DDI C AUX Channel MUTEX					
ShortName:		DDI_AUX_MUTEX_C					
Power:		PG2					
Reset:		soft					
Address:		6432Ch-6432Fh					
Name:		DDI D AUX Channel MUTEX					
ShortName:		DDI_AUX_MUTEX_D					
Power:		PG2					
Reset:		soft					
Programming Notes							
Follow programming sequence from DDI Aux Channel page							
DWord Bit	t	Description					
0 31	Mutex	Mutex Enable					
	Access	5:		R/W			
	This field enables the Mutex.						
	When	enabled, mutex allows only one source	to use the A	ux controller at a time.			
		Value		Name			



		D	DI_AUX_I	MUTEX	
	1b			Enable	
	0b			Disable	
30	Mutex Status				
	Access:		Write/Read Sta	atus	
	This field indicates the Mutex status. Software must acquire mutex before initiating an Aux transaction. Sticky bit set to 1 after a read to this register when Mutex is enabled. Clear by writing with a 1.				
	Value			Name	
	0b Mutex not yet acquired				
	1b Mutex already acquired			ed	
	Restriction				
	After completing an Aux channel transaction with mutex enabled, write this bit with a 1 to clear it so hardware can use Aux for other purposes.				
29:0	Reserved				



DDI_BUF_CTL

	DDI_BUF_CTL				
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	64000h-64003h				
Name:	DDI A Buffer Control				
ShortName:	DDI_BUF_CTL_A				
Power:	PG1				
Reset:	soft				
Address:	64100h-64103h				
Name:	DDI B Buffer Control				
ShortName:	DDI_BUF_CTL_B				
Power:	PG1				
Reset:	soft				
Address:	64200h-64203h				
Name:	DDI C Buffer Control				
ShortName:	DDI_BUF_CTL_C				
Power:	PG1				
Reset:	soft				
Address:	64300h-64303h				
Name:	DDI D Buffer Control				
ShortName:	DDI_BUF_CTL_D				
Power:	PG1				
Reset:	soft				
Address:	64400h-64403h				
Name:	DDI E Buffer Control				
ShortName:	DDI_BUF_CTL_E				
Power:	PG1				
Reset:	soft				
There is one DI	DI Buffer Control per each DDI A/B/C/D/E/F.				
Do not read or	write the register when the associated power well is disabled.				
DWord Bit	Description				



			DI	DI_BUF	CTL				
0	31		DDI Buffer Enable This bit enables the DDI buffer.						
		Value				Name			
		0b			Disable				
		1b			Enable				
	30	Reserved							
		Format:				MBZ			
	29:28	Reserved							
	27:24	DP Vswing Er	np Sel	D	escription				
		These bits are	used to select the	voltage swi	ng and emph	asis for DisplayPort.			
		This field is ignored for HDMI and DVI. The values programmed in DDI_BUF_TRANS determine the voltage swing and emphasis for each selection.							
		Value	Name			Description			
		0000b- 1000b	Select 0 - Select	Select from buffer translations 0 through 8. Valid with all DDIs.		-			
		1001b	Select 9	Select buf	fer translation	9. Valid only with DDIA and DDIE.			
	23:17	Reserved	Reserved						
		Format:				MBZ			
	16	Port Reversal This field enables lane reversal within the port. Lane reversal swaps the data on the lanes as t are output from the port.							
			/alue	Name					
		0b		Not reversed					
		1b		Reversed					
		Programming Notes							
		DDI B, C, D, and F reversal always swaps the four lanes, so lane 0 is swapped with lane 3, and lane 1 is swapped with lane 2. If DDIA Lane Capability Control selects DDIA x2, then DDI A reversal swaps the two lanes, so lane 0 is swapped with lane 1. If DDIA Lane Capability Control selects DDIA x4, then DDI A reversal swaps the four lanes, so lane 0 is swapped with lane 3, and lane 1 is swapped with lane 2.							
				R	estriction				
			his field must not b ot support reversal	e changed		is enabled.			



				DDI_BUF_CTL		
15:8	Reserved					
	Format:			MBZ		
7	DDI Idle S	Status				
	Access: RO					
	This bit indicates when the DDI buffer is idle.					
	Value			Name		
	0b	0b Buffer Not Idle				
	1b			Buffer Idle		
6:5	Reserved					
	Format:			MBZ		
	This bit selects how lanes are shared between DDI A and DDI E. This field is only used in the DDI A instance of this register. See the DDI A and DDI E lane mapping table in the Introduction section.					
	Value	Name		Description		
	0b	DDIA x2		DDI A supports 2 lanes and DDI E supports 2 lanes		
	1b	1b DDIA x4 DDI A supports 4 lanes and DDI E is not used				
	Restriction					
	Restriction: This field must be programmed at system boot based on board configuration and may not be changed afterwards.					
3:1	DP Port V	Vidth Selection	on			
				Description		
	This bit se	elects the nun	nber of	lanes to be enabled on the DDI link for DisplayPort.		
	Value	Name		Description		
	000b	x1	x1 M	lode		
	001b	x2	x2 M	lode		
	011b	x4	x4 M Not a	lode allowed with DDI E, some restrictions with DDI A		
	Others	Reserved	Rese	rved		
				Programming Notes		
				when DDI_BUF_CTL_A DDIA Lane Capability Control is set to ot supported. DDI A (EDP) supports x1, x2, and x4 when		



	DDI_BUF_CTL						
				Restriction			
		Restriction: When in DisplayPort mode the value selected here must match the value selected in TRANS_DDI_FUNC_CTL attached to this DDI.					
		Restrictio	n : This field must no	ot be changed while the DDI is ena	abled.		
0 Init Display Detected							
		Access:			RO		
		Strap indicating whether a display was detected on this port during initialization. It signifies level of the port detect pin at boot. This bit is only informative. It does not prevent this port to being enabled in hardware. This field only indicates the DDIA detection. Detection for other pis read from SFUSE_STRAP.					
	Value Name Description						
	0b Not Detected Digital display not detected during initialization						
		1b	Detected	Digital display detected during ir	nitialization		



DDI BUF TRANS

DDI BUF TRANS

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000018, 0x00000000

Access: R/W Size (in bits): 64

Address: 64E00h-64E4Fh

Name: DDI A Buffer Translation ShortName: DDI_BUF_TRANS_A_*

Power: PG1 Reset: global

Address: 64E60h-64EAFh

Name: DDI B Buffer Translation ShortName: DDI_BUF_TRANS_B_*

Power: PG1 Reset: global

Address: 64EC0h-64F0Fh

Name: DDI C Buffer Translation ShortName: DDI_BUF_TRANS_C_*

Power: PG1 Reset: global

Address: 64F20h-64F6Fh

Name: DDI D Buffer Translation ShortName: DDI_BUF_TRANS_D_*

Power: PG1 Reset: global

Address: 64F80h-64FCFh

Name: DDI E Buffer Translation ShortName: DDI_BUF_TRANS_E_*

Power: PG1 Reset: global

Description

These registers define the DDI buffer settings required for different voltage swing and emphasis selections. In HDMI or DVI mode the HDMI/DVI translation registers are automatically selected.

In DisplayPort mode the DDI Buffer Control register programming will select which of these registers is used to



DDI BUF TRANS

drive the buffer.

For each DDI A/B/C/D/E there are 10 instances of this 2 DWord register format.

For DDI B/C/D, the first 9 instances (18 Dwords) are entries 0-8 which are used for DisplayPort, and the last instance (2 Dwords) is entry 9 which is used for HDMI and DVI.

For DDI A and DDI E, the 10 instances (20 DWords) are entries 0-9 which are used for DisplayPort.

Programming Notes

The recommended values are listed below this table.

Restriction

Restriction: These registers must be programmed with valid values prior to enabling DDI BUF CTL.

Word	Bit	D	escription		
0	31	Balance Leg Enable			
		This field controls the Balance Leg enab	ole for the DDI buffer.		
		Value	Name		
		0b	Disable		
		1b	Enable		
	30:18	Reserved			
		Format:	MBZ		
	17:0	DeEmp Level			
		Default Value: 00018h			
		This field controls the De-emphasis lev	el for the DDI buffer.		
1	31:21	Reserved			
		Format:	MBZ		
	20:16	VRef Sel			
		This field controls the voltage reference	and and fourth a DDI bootform		
		This field controls the voltage reference	e select for the DDI buffer.		
		Value	Name		
	15:11	Value	Name		
	15:11	Value 00000b	Name		
	15:11	Value 00000b Reserved	Name [Default]		



DE_PIPE_INTERRUPT

DE_PIPE_INTERRUPT				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x0000000			
Size (in bits):	32			
Address:	44400h-4440Fh			
Name:	Display Engine Pipe A Interrupts			
ShortName:	DE_PIPE_INTERRUPT_A			
Power:	PG1			
Reset:	soft			
Address:	44410h-4441Fh			
Name:	Display Engine Pipe B Interrupts			
ShortName:	DE_PIPE_INTERRUPT_B			
Power:	PG2			
Reset:	soft			
Address:	44420h-4442Fh			
Name:	Display Engine Pipe C Interrupts			
ShortName:	DE_PIPE_INTERRUPT_C			
Power:	PG2			
Reset:	soft			

Description

This table indicates which events are mapped to each bit of the Display Engine Pipe Interrupt registers. The IER enabled Display Engine Pipe Interrupt IIR (sticky) bits are ORed together to generate the DE_Pipe Interrupts Pending bit in the Master Interrupt Control register.

There is one full set of Display Engine Pipe interrupts per display pipes A/B/C.

The STEREO3D_EVENT_MASK selects between left eye and right eye reporting of vertical blank, vertical sync, and scanline events in stereo 3D modes.

0x44400 = ISR A, 0x44410 = ISR B, 0x44420 = ISR C 0x44404 = IMR A, 0x44414 = IMR B, 0x44424 = IMR C 0x44408 = IIR A, 0x44418 = IIR B, 0x44428 = IIR C 0x4440C = IER A, 0x4441C = IER B, 0x4442C = IER C

DWord	Bit	Description
0	31	Underrun
		The ISR is an active high pulse when there is an underrun on the transcoder attached to this
		pipe.
	30	Unused_Int_30
		These interrupts are currently unused.



29	Reserved
28	Reserved
27:20	Unused_Int_27_20 These interrupts are currently unused.
19	Reserved
18	Reserved
17	Reserved
16	Reserved
15:13	Unused_Int_15_13 These interrupts are currently unused.
12	DPST_Histogram_event The ISR is an active high pulse on the DPST Histogram event on this pipe.
11	Cursor_GTT_Fault_Status The ISR is an active high pulse when a GTT fault is detected for the cursor on this pipe.
10	Plane4_GTT_Fault_Status
	Description
	The ISR is an active high pulse when a GTT fault is detected for plane 4 on this pipe. Not a pipes a have plane 4.
9	Plane3_GTT_Fault_Status
	Description
	The ISR is an active high pulse when a GTT fault is detected for plane 3 on this pipe. Not a pipes a have plane 3.
8	Plane2_GTT_Fault_Status The ISR is an active high pulse when a GTT fault is detected for plane 2 on this pipe.
7	Plane1_GTT_Fault_Status The ISR is an active high pulse when a GTT fault is detected for plane 1 on this pipe.
6	Plane4_Flip_Done
	Description
	The ISR is an active high pulse when the flip is done for plane 4 on this pipe. Not all pipes have a plane 4.
5	Plane3_Flip_Done
	Description
	The ISR is an active high pulse when the flip is done for plane 3 on this pipe. Not all pipes have a plane 3.
4	Plane2_Flip_Done The ISR is an active high pulse when the flip is done for plane 2 on this pipe.
3	Plane1_Flip_Done



	DE_PIPE_INTERRUPT					
	Scan_Line_Event The ISR is an active high pulse on the scan line event of the transcoder attached to this pipe.					
1	Vsync The ISR is an active high level for the duration of the vertical sync of the transcoder attached to this pipe.					
	Vblank The ISR is an active high level for the duration of the vertical blank of the transcoder attached to this pipe.					



DE_RR_DEST

		DE	_RR_DEST		
Register S _l	oace:	MMIO: 0/2/0			
Source:		BSpec			
Default Va	lue:	0x00000000			
Access:		R/W			
Size (in bit	s):	32			
Address:		44058h-4405Bh			
Name:		Render Response Destination	n		
ShortNam	e:	DE_RR_DEST			
Power:		PG0			
Reset:		soft			
In order fo unmasked	or a resp , and th	cts the destination of certain reno ponse to be sent to a particular d lat destination must be selected.	lestination, the event mo		
DWord	Bit	Description			
0	31:6	Reserved		1407	
		Format:		MBZ	
	5:4	Pipe C Vertical Blank Destinat This field selects the destination		e sent on pipe C start of vertical blank.	
		Value		Name	
		00b	CS		
		01b	BCS		
		10b,11b	Both CS and BCS		
	3:2	Pipe B Vertical Blank Destinati	ion		
		l -		e sent on pipe B start of vertical blank.	
		Value		Name	
		00b	CS		
		01b	BCS		
		10b,11b	Both CS and BCS		
	1:0	Pipe A Vertical Blank Destinat This field selects the destination		e sent on pipe A start of vertical blank.	
		Value		Name	
		00b	CS		
		01b	BCS		
		10b,11b	Both CS and BCS		



DE RRMR

DE RRMR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x2077EFEF

Access: R/W Size (in bits): 32

Address: 44050h-44053h

Name: Render Response Mask

ShortName: DE_RRMR

Power: PG0 Reset: soft

This register contains a bit mask which selects which events cause and are reported in the render response message.

See the render response message definition table to find the source event for each bit.

The render response message is sent from the display engine to the render command streamer (CS) or blitter command streamer (BCS). The message is used to inform CS and BCS of certain display events.

This register is used to control which render response message bits are masked or unmasked.

Unmasked bits will cause a render response message to be sent and will be reported in that message.

Masked bits will not be reported and will not cause a render response message to be sent.

Vertical blank events occur periodically while the associated display pipe timing generator is running and will be reported in a render response to CS or BCS (depending on DE_RR_DEST destination selection) if un-masked here. Scanline events occur after they have been initiated through MMIO writes or LRI to the Display Load Scan Lines register.

A flip event will be reported in a render response to CS if un-masked here and the Display Load Scanline source is CS.

A flip event will be reported in a render response to BCS if un-masked here and the Display Load Scanline source is BCS.

Flip done events occur after they have been initiated through MI_DISPLAY_FLIP or MMIO write to plane surface address registers.

A flip event will be reported in a render response to CS if un-masked here and the flip source is CS.

A flip event will be reported in a render response to BCS if un-masked here and the flip source is BCS.

Programming Notes

Programming this register can be done through MMIO or a command streamer LOAD_REGISTER_IMMEDIATE (LRI) command.

When using LRI care must be taken to follow all the programming rules for LRI targetting the display engine. Unmasked events will wake GT as they occur, so for improved power savings it is recommended to only unmask events that are required.

Restriction

Restriction: Events must be unmasked prior to waiting for them with a MI WAIT FOR EVENT ring command, or



		DE_RR	MR	
in the case of flips or so	canlines, prior to	starting the flip or	oading the scanline.	
DWord	Bit		Description	
0	31:30	Reserved		
		Format: MBZ		
	29	Mask 29		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	28:23	Reserved		
	22	Mask 22	_	
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	21	Mask 21	_	
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	20	Mask 20		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	19	Reserved		
	18	Mask 18		1
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	17	Mask 17	_	
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	16	Mask 16		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	



DE_RRMR				
	15	Mask 15		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	14	Mask 14		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	13	Mask 13		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	12	Reserved		
	11	Mask 11		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	10	Mask 10		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	9	Mask 9		_
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	8	Mask 8		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	
	7	Mask 7		
		Value	Name	
		0b	Not Masked	
		1b	Masked [Default]	



	DE RR	MR	
6	Mask 6		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
5	Mask 5		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
4	Reserved		
3	Mask 3		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
2	Mask 2	<u> </u>	
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
1	Mask 1		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	
0	Mask 0		
	Value	Name	
	0b	Not Masked	
	1b	Masked [Default]	



Decouple Register 0 DW0

	DECOUPR	EG0DW0 - Decouple Register 0 DW0			
Register Space:	MMIO: 0/2/0	0			
Source:	BSpec				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	00F00h-00F0	00F00h-00F03h			
DWord	Bit	Description			
0	31:0	DecoupReg0DW0Data			
		Access: R/W			
		Decouple Register 0 DW0 Data.			



Decouple Register 0 DW1

		DECOUPREGODW1 - Dec	ouple Register 0 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000000					
Size (in b	Size (in bits): 32					
Address:		00F04h-00F07h				
DWord	Bit		Description			
0	31	DecoupReg0DW1GO				
		Access:	R/W			
		Decouple Register 0 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
	29:28	DecoupReg0DW1PD				
		Access:	R/W			
		Decouple Register 0 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg0DW1OP				
		Access:	R/W			
		Decouple Register 0 DW1, 0000 = Write, 00 command and set go/status=0) Decouple	001 = Read, All others undefined (GT will ignore Register.			
	23:20	DecoupReg0DW1BE				
		Access:	R/W			
		Decouple Register 0 DW1, Decoupled byte only; GT only supports full dword accesses.	enables. Provided for legacy/workaround purposes			
	19:18	Reserved				
	17:0	DecoupReg0DW1Addr				
		Access:	R/W			
		Decouple Register 0 DW1, Decoupled Add	ress.			



Decouple Register 1 DW0

DECOUPREG1DW0 - Decouple Register 1 DW0					
Register Space:	MMIO: 0/2/0)			
Source:	BSpec				
Default Value:	0x00000000	0x0000000			
Size (in bits):	32				
Address:	00F08h-00F0	00F08h-00F0Bh			
DWord	Bit	De	scription		
0	31:0	DecoupReg1DW0Data			
		Access:		R/W	
		Decouple Register 1 DW0 Data.			



Decouple Register 1 DW1

		DECOUPREG1DW1 - De	couple Register 1 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value: 0x00000000						
Size (in b	ize (in bits): 32					
Address:		00F0Ch-00F0Fh				
DWord	Bit		Description			
0	31	DecoupReg1DW1GO				
		Access:	R/W			
		Decouple Register 1 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
	29:28	DecoupReg1DW1PD				
		Access:	R/W			
		Decouple Register 1 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media, 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg1DW1OP				
		Access:	R/W			
		Decouple Register 1 DW1, 0000 = Write, command and set go/status=0) Decouple	0001 = Read, All others undefined (GT will ignore e Register.			
	23:20	DecoupReg1DW1BE				
		Access:	R/W			
		Decouple Register 1 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18	Reserved				
	17:0	DecoupReg1DW1Addr				
		Access:	R/W			
		Decouple Register 1 DW1, Decoupled Ad	dress.			



Decouple Register 2 DW0

DECOUPREG2DW0 - Decouple Register 2 DW0					
Register Space:	MMIO: 0/2/0	MMIO: 0/2/0			
Source:	BSpec				
Default Value:	0x00000000				
Size (in bits):	32	32			
Address:	00F10h-00F	00F10h-00F13h			
DWord	Bit	Bit Description			
0	31:0	DecoupReg2DW0Data			
		Access:		R/W	
		Decouple Register 2 DW0	Data.		



Decouple Register 2 DW1

		DECOUPREG2DW1 - De	couple Register 2 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000000					
Size (in b	ze (in bits): 32					
Address:		00F14h-00F17h				
DWord	Bit		Description			
0	31	DecoupReg2DW1GO				
		Access:	R/W			
		Decouple Register 2 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
	29:28	DecoupReg2DW1PD				
		Access:	R/W			
		Decouple Register 2 DW1, $00 = GTI/Blitter$, $01 = Render$, $10 = Media$, $11 = All Domains$, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg2DW1OP				
		Access:	R/W			
		Decouple Register 2 DW1, 0000 = Write, (command and set go/status=0) Decouple	0001 = Read, All others undefined (GT will ignore Register.			
	23:20	DecoupReg2DW1BE				
		Access:	R/W			
		Decouple Register 2 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18	Reserved				
	17:0	DecoupReg2DW1Addr				
		Access:	R/W			
		Decouple Register 2 DW1, Decoupled Add	dress.			



Decouple Register 3 DW0

	DECOUPREG3DW0 - Decouple Register 3 DW0					
Register Space:	MMIO: 0/2/0	MMIO: 0/2/0				
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32	32				
Address:	00F18h-00F	00F18h-00F1Bh				
DWord	Bit	De	escription			
0	31:0	DecoupReg3DW0Data				
		Access:		R/W		
		Decouple Register 3 DW0 Data.				



Decouple Register 3 DW1

		DECOUPREG3DW1 - Dec	couple Register 3 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000000					
Size (in b	e (in bits): 32					
Address:		00F1Ch-00F1Fh				
DWord	Bit		Description			
0	31	DecoupReg3DW1GO				
		Access:	R/W			
		Decouple Register 3 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
	29:28	DecoupReg3DW1PD				
		Access:	R/W			
		Decouple Register 3 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg3DW1OP				
		Access:	R/W			
		Decouple Register 3 DW1, 0000 = Write, 0 command and set go/status=0) Decouple	001 = Read, All others undefined (GT will ignore Register.			
	23:20	DecoupReg3DW1BE				
		Access:	R/W			
		Decouple Register 3 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18	Reserved				
	17:0	DecoupReg3DW1Addr				
		Access:	R/W			
		Decouple Register 3 DW1, Decoupled Add	ress.			



Decouple Register 4 DW0

DECOUPR	EG4DW0 - Decouple Regi	ister 4 DW0	
MMIO: 0/2/0)		
BSpec			
0x00000000			
32			
00F20h-00F23h			
Bit	Descript	ion	
31:0	DecoupReg4DW0Data		
	Access:	R/W	
	Decouple Register 4 DW0 Data.	·	
	MMIO: 0/2/0 BSpec 0x00000000 32 00F20h-00F2	MMIO: 0/2/0 BSpec 0x00000000 32 00F20h-00F23h Bit Descript 31:0 DecoupReg4DW0Data Access:	MMIO: 0/2/0 BSpec 0x00000000 32 00F20h-00F23h Bit Description 31:0 DecoupReg4DW0Data Access: R/W



Decouple Register 4 DW1

		DECOUPREG4DW1 - Dec	ouple Register 4 DW1		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default Value: 0x00000000					
Size (in b	Size (in bits): 32				
Address:		00F24h-00F27h			
DWord	Bit		Description		
0	31	DecoupReg4DW1GO			
		Access:	R/W		
		Decouple Register 4 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.			
	30	Reserved			
	29:28	DecoupReg4DW1PD			
		Access:	R/W		
		Decouple Register 4 DW1, $00 = GTI/Blitter$, $01 = Render$, $10 = Media$, $11 = All Domains$, Identifies the target power domain that must be awake before proceeding with the cycle.			
	27:24	DecoupReg4DW1OP			
		Access:	R/W		
		Decouple Register 4 DW1, 0000 = Write, 00 command and set go/status=0) Decouple	001 = Read, All others undefined (GT will ignore Register.		
	23:20	DecoupReg4DW1BE			
		Access:	R/W		
		Decouple Register 4 DW1, Decoupled byte only; GT only supports full dword accesses.	enables. Provided for legacy/workaround purposes		
	19:18	Reserved			
	17:0	DecoupReg4DW1Addr			
		Access:	R/W		
		Decouple Register 4 DW1, Decoupled Add	ress.		



Decouple Register 5 DW0

DECOUPREG5DW0 - Decouple Register 5 DW0						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	00F28h-00F2	2Bh				
DWord	Bit		Description			
0	31:0	DecoupReg5DW0Data				
		Access:		R/W		
		Decouple Register 5 DW0 I	Data.			



Decouple Register 5 DW1

		DECOUPREG5DW1 - De	couple Register 5 DW1			
Register	Space:	MMIO: 0/2/0	-			
Source:		BSpec				
Default Value: 0x00000000						
Size (in b	Size (in bits): 32					
Address:		00F2Ch-00F2Fh				
DWord	Bit		Description			
0	31	DecoupReg5DW1GO				
		Access:	R/W			
		Decouple Register 5 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
2	29:28	DecoupReg5DW1PD				
		Access:	R/W			
		Decouple Register 5 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg5DW1OP				
		Access:	R/W			
		Decouple Register 5 DW1, 0000 = Write, 0001 = Read, All others undefined (GT w command and set go/status=0) Decouple Register.				
	23:20	DecoupReg5DW1BE				
		Access:	R/W			
		Decouple Register 5 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18	Reserved				
	17:0	DecoupReg5DW1Addr				
		Access:	R/W			
		Decouple Register 5 DW1, Decoupled Ad	dress.			



Decouple Register 6 DW0

	DECOUPR	EG6DW0 - Decouple Register 6 DW0
Register Space:	MMIO: 0/2/0	0
Source:	BSpec	
Default Value:	0x00000000	
Size (in bits):	32	
Address:	00F30h-00F3	33h
DWord	Bit	Description
0	31:0	DecoupReg6DW0Data
		Access: R/W
		Decouple Register 6 DW0 Data.



Decouple Register 6 DW1

		DECOUPREG6DW1 - Dec	couple Register 6 DW1			
Register	Space:	MMIO: 0/2/0	-			
Source:		BSpec				
Default Value: 0x00000000						
Size (in bits): 32						
Address:		00F34h-00F37h				
DWord	Bit		Description			
0	31	DecoupReg6DW1GO				
		Access:	R/W			
		Decouple Register 6 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
Ĩ	29:28	DecoupReg6DW1PD				
		Access:	R/W			
		Decouple Register 6 DW1, $00 = GTI/Blitter$, $01 = Render$, $10 = Media$, $11 = All Domains$, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg6DW1OP				
		Access:	R/W			
		Decouple Register 6 DW1, 0000 = Write, 0 command and set go/status=0) Decouple	0001 = Read, All others undefined (GT will ignore Register.			
	23:20	DecoupReg6DW1BE				
		Access:	R/W			
		Decouple Register 6 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
19:1		Reserved				
	17:0	DecoupReg6DW1Addr				
		Access:	R/W			
		Decouple Register 6 DW1, Decoupled Add	lress.			



Decouple Register 7 DW0

	DECOUPR	EG7DW0	- Decouple	Registe	r 7 DW	0
Register Space:	MMIO: 0/2/	0				
Source:	BSpec					
Default Value:	0x00000000)				
Size (in bits):	32					
Address:	00F38h-00F	:3Bh				
DWord	Bit			Description		
0	31:0	DecoupReg7	DW0Data			
		Access:			R/W	
		Decouple Reg	ister 7 DW0 Data.			



Decouple Register 7 DW1

		DECOUPREG7DW1 - Decouple Re	egister 7 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0000000				
Size (in b	oits):	32				
Address:		00F3Ch-00F3Fh				
DWord	Bit	Description				
0	31	DecoupReg7DW1GO				
		Access:	R/W			
		Decouple Register 7 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30	Reserved				
	29:28	DecoupReg7DW1PD				
		Access:	R/W			
		Decouple Register 7 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg7DW1OP				
		Access:	R/W			
		Decouple Register 7 DW1, 0000 = Write, 0001 = Read, All others undefined (GT will ignore command and set go/status=0) Decouple Register.				
	23:20	DecoupReg7DW1BE				
		Access:	R/W			
		Decouple Register 7 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18					
	17:0	DecoupReg7DW1Addr				
		Access:	R/W			
		Decouple Register 7 DW1, Decoupled Address.				



Decouple Register 8 DW0

DECOUPREG8DW0 - Decouple Register 8 DW0						
Register Space:	MMIO: 0/2/0)				
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	00F40h-00F4	13h				
DWord	Bit		Description			
0	31:0	DecoupReg8DW0Data				
		Access:		R/W		
		Decouple Register 8 DW) Data.			



Decouple Register 8 DW1

		DECOUPREG8DW1 - Dec	ouple Register 8 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value: 0x00000000						
Size (in bits): 32						
Address:		00F44h-00F47h				
DWord	Bit	1	Description			
0	31	DecoupReg8DW1GO				
		Access:	R/W			
		Decouple Register 8 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
30 Reserved						
Ĩ	29:28	DecoupReg8DW1PD				
		Access:	R/W			
		Decouple Register 8 DW1, $00 = GTI/Blitter$, $01 = Render$, $10 = Media$, $11 = All Domains$, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg8DW1OP				
		Access:	R/W			
		Decouple Register 8 DW1, 0000 = Write, 00 command and set go/status=0) Decouple F	001 = Read, All others undefined (GT will ignore Register.			
	23:20	DecoupReg8DW1BE				
		Access:	R/W			
		Decouple Register 8 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
	19:18	Reserved				
	17:0	DecoupReg8DW1Addr				
		Access:	R/W			
		Decouple Register 8 DW1, Decoupled Addr	ess.			



Decouple Register 9 DW0

DECOUPREG9DW0 - Decouple Register 9 DW0						
Register Space:	MMIO: 0/2/0)				
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	00F48h-00F4	lBh				
DWord	Bit		Description			
0	31:0	DecoupReg9DW0Data				
		Access:		R/W		
		Decouple Register 9 DW) Data.			



Decouple Register 9 DW1

		DECOUPREG9DW1 - Dec	ouple Register 9 DW1			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value: 0x00000000						
Size (in b	Size (in bits): 32					
Address:		00F4Ch-00F4Fh				
DWord	Bit	1	Description			
0	31	DecoupReg9DW1GO				
		Access:	R/W			
		Decouple Register 9 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.				
	30 Reserved					
ĺ 2	29:28	DecoupReg9DW1PD				
		Access:	R/W			
		Decouple Register 9 DW1, $00 = GTI/Blitter$, $01 = Render$, $10 = Media$, $11 = All Domains$, Identifies the target power domain that must be awake before proceeding with the cycle.				
	27:24	DecoupReg9DW1OP				
		Access:	R/W			
		Decouple Register 9 DW1, 0000 = Write, 0001 = Read, All others undefined (GT will ignore command and set go/status=0) Decouple Register.				
	23:20	DecoupReg9DW1BE				
		Access:	R/W			
		Decouple Register 9 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.				
19:1		Reserved				
	17:0	DecoupReg9DW1Addr				
		Access:	R/W			
		Decouple Register 9 DW1, Decoupled Address.				



Decouple Register 10 DW0

DECOUPREG10DW0 - Decouple Register 10 DW0						
Register Space:	MMIO: 0/2/	0				
Source:	BSpec					
Default Value:	0x0000000)				
Size (in bits):	32					
Address:	00F50h-00F	53h				
DWord	Bit	De	scription			
0	31:0	DecoupReg10DW0Data				
		Access:		R/W		
		Decouple Register 10 DW0 Data.				



Decouple Register 10 DW1

		DECOUPREG10DW1 - De	couple Register 10 DW1		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000000			
Size (in b	oits):	32			
Address:		00F54h-00F57h			
DWord	Bit		Description		
0	31	DecoupReg10DW1GO			
		Access:	R/W		
		Decouple Register 10 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.			
	30	Reserved			
i	29:28	DecoupReg10DW1PD			
		Access:	R/W		
		Decouple Register 10 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.			
	27:24	DecoupReg10DW10P			
		Access:	R/W		
		Decouple Register 10 DW1, 0000 = Write command and set go/status=0) Decouple	, 0001 = Read, All others undefined (GT will ignore e Register.		
	23:20	DecoupReg10DW1BE			
		Access:	R/W		
		Decouple Register 10 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.			
	19:18	Reserved			
	17:0	DecoupReg10DW1Addr			
		Access:	R/W		
		Decouple Register 10 DW1, Decoupled A	ddress.		



Decouple Register 11 DW0

DECOUPREG11DW0 - Decouple Register 11 DW0					
Register Space:	MMIO: 0/2	MMIO: 0/2/0			
Source:	BSpec				
Default Value:	0x0000000)			
Size (in bits):	32	32			
Address:	00F58h-00	-5Bh			
DWord	Bit	Descr	iption		
0	31:0	DecoupReg11DW0Data			
		Access:	R/W		
		Decouple Register 11 DW0 Data.	·		



Decouple Register 11 DW1

		DECOUPREG11DW1 - Decouple Re	gister 11 DW1		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000000			
Size (in b	oits):	32			
Address:		00F5Ch-00F5Fh			
DWord	Bit	Description			
0	31	DecoupReg11DW1GO			
		Access:	R/W		
		Decouple Register 11 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.			
	30	Reserved			
	29:28	DecoupReg11DW1PD			
		Access:	R/W		
		Decouple Register 11 DW1, 00 = GTI/Blitter, 01 = Render, Identifies the target power domain that must be awake be			
	27:24	DecoupReg11DW1OP			
		Access:	R/W		
		Decouple Register 11 DW1, 0000 = Write, 0001 = Read, All others undefined (GT will ignore command and set go/status=0) Decouple Register.			
	23:20	DecoupReg11DW1BE			
		Access:	R/W		
		Decouple Register 11 DW1, Decoupled byte enables. Provonly; GT only supports full dword accesses.	ided for legacy/workaround purposes		
	19:18	Reserved			
	17:0	DecoupReg11DW1Addr			
		Access:	R/W		
		Decouple Register 11 DW1, Decoupled Address.			



Decouple Register 12 DW0

DECOUPREG12DW0 - Decouple Register 12 DW0					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000)			
Size (in bits):	32				
Address:	00F60h-00I	-63h			
DWord	Bit		Description		
0	31:0	DecoupReg12DW0Data			
		Access:		R/W	
		Decouple Register 12 DW0 D	oata.		



Decouple Register 12 DW1

		DECOUPREG12DW1 - De	ecouple Register 12 DW1		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000000			
Size (in b	oits):	32			
Address:		00F64h-00F67h			
DWord	Bit		Description		
0	31	DecoupReg12DW1GO			
		Access:	R/W		
		Decouple Register 12 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.			
	30	Reserved			
i	29:28	DecoupReg12DW1PD			
		Access:	R/W		
		Decouple Register 12 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.			
	27:24	DecoupReg12DW1OP			
		Access:	R/W		
		Decouple Register 12 DW1, 0000 = Writ command and set go/status=0) Decoup	e, 0001 = Read, All others undefined (GT will ignore le Register.		
	23:20	DecoupReg12DW1BE			
		Access:	R/W		
		Decouple Register 12 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.			
	19:18	Reserved			
	17:0	DecoupReg12DW1Addr			
		Access:	R/W		
		Decouple Register 12 DW1, Decoupled A	Address.		



Decouple Register 13 DW0

DI	ECOUPR	EG13DW0 - Decouple	e Register 13 DW0		
Register Space:	MMIO: 0/2	MMIO: 0/2/0			
Source:	BSpec				
Default Value:	0x0000000	00			
Size (in bits):	32				
Address:	00F68h-00	F6Bh			
DWord	Bit		Description		
0	31:0	DecoupReg13DW0Data			
		Access:	R/W		
		Decouple Register 13 DW0 Data.			



Decouple Register 13 DW1

		DECOUPREG13DW1 - D	ecouple Register 13 DW1				
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x0000000					
Size (in b	oits):	32					
Address:		00F6Ch-00F6Fh					
DWord	Bit		Description				
0	31	DecoupReg13DW1GO					
		Access:	R/W				
		Decouple Register 13 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.					
	30	Reserved					
i	29:28	DecoupReg13DW1PD					
		Access:	R/W				
		Decouple Register 13 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.					
	27:24	DecoupReg13DW10P					
		Access:	R/W				
		Decouple Register 13 DW1, 0000 = Wr command and set go/status=0) Decou	te, 0001 = Read, All others undefined (GT will ignore ble Register.				
	23:20	DecoupReg13DW1BE					
		Access:	R/W				
		Decouple Register 13 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.					
	19:18	Reserved					
	17:0	DecoupReg13DW1Addr					
		Access:	R/W				
		Decouple Register 13 DW1, Decoupled	Address.				



Decouple Register 14 DW0

DECOUPREG14DW0 - Decouple Register 14 DW0					
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000)			
Size (in bits):	32				
Address:	00F70h-00I	-73h			
DWord	Bit		Description		
0	31:0	DecoupReg14DW0Data			
		Access:		R/W	
		Decouple Register 14 DW0 [Data.		



Decouple Register 14 DW1

		DECOUPREG14DW1 - De	ecouple Register 14 DW1				
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	/alue:	0x0000000					
Size (in b	oits):	32					
Address:		00F74h-00F77h					
DWord	Bit		Description				
0	31	DecoupReg14DW1GO					
		Access:	R/W				
		Decouple Register 14 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.					
	30	Reserved					
i	29:28	DecoupReg14DW1PD					
		Access:	R/W				
		Decouple Register 14 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.					
	27:24	DecoupReg14DW1OP					
		Access:	R/W				
		Decouple Register 14 DW1, 0000 = Write command and set go/status=0) Decouple	e, 0001 = Read, All others undefined (GT will ignore e Register.				
	23:20	DecoupReg14DW1BE					
		Access:	R/W				
		Decouple Register 14 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.					
	19:18	Reserved					
	17:0	DecoupReg14DW1Addr					
		Access:	R/W				
		Decouple Register 14 DW1, Decoupled A	address.				



Decouple Register 15 DW0

DI	DECOUPREG15DW0 - Decouple Register 15 DW0					
Register Space:	MMIO: 0/2/	0				
Source:	BSpec					
Default Value:	0x00000000)				
Size (in bits):	32					
Address:	00F78h-00F	7Bh				
DWord	Bit	Description				



Decouple Register 15 DW1

		DECOUPREG15DW1 - De	couple Register 15 DW1		
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000000			
Size (in b	oits):	32			
Address:		00F7Ch-00F7Fh			
DWord	Bit		Description		
0	31	DecoupReg15DW1GO			
		Access:	R/W		
		Decouple Register 15 DW1 Go_Status Bit, Software writes this bit to 1 when it is ready for the command to be processed, Hardware clears this bit to 0 when the command is complete, Software must not read data or write the next command when this bit is 1.			
	30	Reserved			
i	29:28	DecoupReg15DW1PD			
		Access:	R/W		
		Decouple Register 15 DW1, 00 = GTI/Blitter, 01 = Render, 10= Media , 11= All Domains, Identifies the target power domain that must be awake before proceeding with the cycle.			
	27:24	DecoupReg15DW10P			
		Access:	R/W		
		Decouple Register 15 DW1, 0000 = Write command and set go/status=0) Decouple	, 0001 = Read, All others undefined (GT will ignore e Register.		
	23:20	DecoupReg15DW1BE			
		Access:	R/W		
			Decouple Register 15 DW1, Decoupled byte enables. Provided for legacy/workaround purposes only; GT only supports full dword accesses.		
	19:18	Reserved			
	17:0	DecoupReg15DW1Addr			
		Access:	R/W		
		Decouple Register 15 DW1, Decoupled A	ddress.		



DE Misc Interrupt Definition

DE Misc Interrupt Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 44460h-4446Fh

Name: Display Engine Miscellaneous Interrupts

ShortName: DE_MISC_INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the Display Engine Miscellaneous Interrupt registers.

0x44460 = ISR 0x44464 = IMR0x44468 = IIR

0x4446C = IER

0x44460	_ = IEF	{
DWord	Bit	Description
0	31	Poison The ISR is an active high pulse on receiving the poison response to a memory transaction.
	30	ECC_Double_Error The ISR is an active high level while any of the ECC Double Error status bits are set.
	29	Invalid_GTT_page_table_entry The ISR is an active high pulse on receiving the iMPH invalid GTT page table entry indication.
	28	Invalid_page_table_entry_data The ISR is an active high pulse on receiving the iMPH invalid page table entry data indication.
	27	GSE The ISR is an active high pulse on the GSE system level event.
	26	Camera Interrupt Event This interrupt is not supported.
	25	Reserved
	24	Reserved
	23	WD0_Interrupts_Combined The ISR is an active high level while any of the WD0_IIR bits are set.
	22	SVM Device Mode PRQ Event The ISR is an active high pulse on receiving the iMPH SVM Device Mode PRQ event indication. This event indicates that a GT advanced context encountered a recoverable page fault.
	21	SVM Device Mode VTD Fault The ISR is an active high pulse on receiving the iMPH SVM Device Mode VT-d fault indication. This event indicates GT encountered a non-recoverable translation fault.



	DE Misc Interrup	ot Definition				
20	SVM Device Mode Wait Descriptor Completion The ISR is an active high pulse on receiving the iMPH SVM Device Mode Wait Descriptor Completion indication. This event indicates that IMPH completed Invalidation Wait Descriptor.					
19	SRD_Interrupts_Combined The ISR is an active high level while any of the	ne SRD_IIR bits are set.				
18	Reserved					
	Format:	MBZ				
17:16	Reserved					
	Format:	MBZ				
15	GTC_Interrupts_Combined The ISR is an active high level while any of the GTC_IIR bits are set.					
14:9	Reserved					
	Format:	MBZ				
8	Reserved					
	Format:	MBZ				
7:4	Reserved					
	Format:	MBZ				
3:1	Reserved					
	Format:	MBZ				
0	Reserved					
	Format:	MBZ				



DE Port Interrupt Definition

		DE Port Interrupt Definition						
Register	Space:	-						
Source:	-	BSpec						
	Default Value: 0x00000000							
Size (in b								
Address:								
Name:		Display Engine Port Interrupts						
ShortNa	me:	DE_PORT_INTERRUPT						
Power:		PG0						
Reset:		soft						
0x44440 0x44444 0x44448	table indicates which events are mapped to each bit of the Display Engine Port Interrupt registers. 4440 = ISR 4444 = IMR 4448 = IIR 444C = IER							
DWord	Bit	Description						
0	31	MIPI C The ISR is an active high level indicating an interrupt is set in MIPIC_INTR_STAT_REG or MIPIC_INTR_STAT_REG_1.						
	30	MIPI A The ISR is an active high level indicating an interrupt is set in MIPIA_INTR_STAT_REG or MIPIA_INTR_STAT_REG_1.						
	29	ved						
	28	Reserved						
	27	AUX Channel D The ISR is an active high pulse on the AUX DDI D done event. This event will not occur for SRD AUX done.						
	26	AUX Channel C The ISR is an active high pulse on the AUX DDI C done event. This event will not occur for SRD AUX done.						
	25	AUX Channel B The ISR is an active high pulse on the AUX DDI B done event. This event will not occur for SRD AUX done.						
	24:23	Reserved						
	22:12	Reserved						
	11:10	Reserved						
	9:8	Reserved						



	DE Port Interrupt Definition
7:6	Reserved
5	DDI C Hotplug The ISR gives the live state of the DDI HPD pin when the HPD input is enabled. The IIR is set if a short or long pulse is detected when HPD input is enabled. This field is unused in projects that have a PCH.
4	DDI B Hotplug The ISR gives the live state of the DDI HPD pin when the HPD input is enabled. The IIR is set if a short or long pulse is detected when HPD input is enabled. This field is unused in projects that have a PCH.
3	DDI A Hotplug The ISR gives the live state of the DDI HPD pin when the HPD input is enabled. The IIR is set if a short or long pulse is detected when HPD input is enabled. This field is unused in projects that have a PCH.
2	Reserved
1	Reserved
0	AUX_Channel_A The ISR is an active high pulse on the AUX DDI A done event. This event will not occur for SRD AUX done.



Device 2 Control

DEV2CTL_0_2_0_PCI - Device 2 Control

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00000000

Size (in bits): 8

Address: 00058h

DWord	Bit	Description
0	0	Reserved



Device Enable

		DEVEN_0_0_0_PCI - Device I	Enable					
Register Sp	ace:	PCI: 0/0/0						
Source: BS		BSpec						
Default Val	ue:	0x000084BF						
Size (in bits	s):	32						
Address:		00054h						
All the bits	in this r	egister are LT Lockable.						
DWord	Bit	Description						
0	15	Device 8 Enable		1				
		Default Value:	1b					
		Access:	R/W Lock					
	14	Chap Enable		1				
		Default Value:		0b				
		Access:		R/W				
	13	Device 6 Enable						
		Default Value:		0b				
		Access:		R/W				
	12:11	Reserved						
		Format:	MBZ					
	10	Device 5 Enable						
		Default Value:	1b					
		Access:	R/W Lock					
	9:8	Reserved						
		Format:	MBZ					
	7	Device 4 Enable						
		Default Value:	1b					
		Access:	R/W Lock					
	6	Reserved						
		Format:	MBZ					
	5	Device 3 enable for Display HD Audio						
		Default Value:	1b					
		Access:	R/W Lock					



	DEVEN_0_0_0_PCI - Device	Enable	
4	Internal Graphics Engine		
	Default Value:	1b	
	Access:	R/W Lock	
	0: Bus 0 Device 2 is disabled and hidden 1: Bus 0 Device 2 is enabled and visible This bit will be set to 0b and remain 0b if Device 2 ca	pability is disabled	l.
3	PEG10 Enable		
	Default Value:	1b	
	Access:	R/W Lock	
2	PEG11 Enable		
	Default Value:	1b	
	Access:	R/W Lock	
1	PEG12 Enable		
	Default Value:	1b	
	Access:	R/W Lock	
0	Host Bridge		
	Default Value:		1b
	Access:		RO



Device Identification

		DID2_0_2_0)_PCI - Device Identification			
Register Space: PCI: 0/2/0						
Source:		BSpec				
Default Val	ue:	0x00001916				
Size (in bits	5):	16				
Address:		00002h				
This regist	er com	bined with the Vendor Id	lentification register uniquely identifies any PCI device.			
DWord	Bit		Description			
0	15:8	Device Identification Number MSB				
		Default Value:	00011001b			
		Access:	R/W Firmware Only			
		This is the upper part of a 16 bit value assigned to the Graphics device.				
	7:0	Device Identification Number SKU				
		Default Value:	00010110b			
		Access:	RO Variant Firmware Only			
		These are bits 7:0 of the 16 bit value assigned to the Graphics device.				



DFSDONE

DFSDONE						
Register Space: N		MIO: 0/2/0				
Source:	I	3Spec				
Default Value:	(0x0000000				
Access:	ı	R/W				
Size (in bits):	3	32				
Address:	į	51080h-51083h				
Name:	!	Display Fuse Done				
ShortName:	!	DFSDONE				
Power:	I	PG0				
Reset:	9	global				
This register is	not res	et by FLR.				
DWord	Bit	Description				
0	31:1	Reserved				
		Format:		MBZ		
	0	Download Done This field indicates when fuse do	wnload is complete.			
		Value		Name		
		0b	Note Done			
		1b	Done			



DFSM

				DFSM				
Register	Space:	MMIO: 0/2	2/0					
Source:		BSpec						
Default V	alue:	0x0000000	0					
Access:		R/W						
Size (in b	its):	32						
Address:		51000h-51	003h					
Name:		Display Fus	se					
ShortNar	ne:	DFSM						
Power:		PG0						
Reset:		global						
		ontains fuse and s not reset by FLR.	trap settings for dis	play.				
DWord	Bit			Description				
0	31	Internal Graphic	s Disable					
			whether internal g	raphics capability is disabled.				
		Value	Name	Description				
		0b	Enable	Internal Graphics Enabled				
		1b	Disable	Internal Graphics Disabled				
	30	Internal Display This bit indicates		y pipe A (first pipe) capability is disabled.				
		Value	Name	Description				
		0b	Enable	Pipe A Capability Enabled				
		1b	Disable	Pipe A Capability Disabled				
	29	Reserved						
	28	Display PipeC D This bit indicates		y pipe C (third pipe) capability is disabled.				
		Value	Name	Description				
		0b	Enable	Pipe C Capability Enabled				
		1b		Pipe C Capability Disabled				
-	27 Display PM Disable This bit indicates whether the display power management FBC and DPST capabilities a disabled.							
		Value	Name	Description				
		0b	Enable	PM Capability Enabled				
		1b	Disable	PM Capability Disabled				



				D	FSM		
26		Display eDP Disable					
					embedded DisplayPort eDP DDIA capability is disabled.		
		Value		Name	Description		
	0b		Enab		eDP Capability Enabled		
	1b		Disak	ole	eDP Capability Disabled		
2!							
24:		CDCLK L id indicate		maximum allo	wed CD clock frequency.		
	Value	Nam			Description		
	00b	675 MH	Z	Maximum fred	quency is 675 MHz. All frequencies are allowed.		
	01b	540 MH	Z	Maximum fred	quency is 540 MHz.		
	10b	450 MH	Z	Maximum fred	quency is 450 MHz.		
	11b	337.5 M	Hz	Maximum fred	quency is 337.5 MHz.		
					Restriction		
	Restrict	ion : Disp	lav sc	ftware should	not select any frequency higher than the maximum that is		
	allowed	. If softwa	re in		s a higher frequency, display hardware will internally		
22	2 Display	Spare					
2	•						
		This bit indicates whether the display pipe B (second pipe) capability is disabled.					
		/alue			Name		
				Pipe B Capability Enabled			
	L	1b Pipe B Capability Disabled					
20		Display WD Disable This bit indicates whether the display WD capability is disabled.					
	Va	lue		Name	Description		
	0b		Enab	le	WD Capability Enabled		
	1b		Disal	able WD Capability Disabled			
19	9 Spare 19	Spare 19 Spare 18 Spare 17 Spare 16					
18	8 Spare 18						
17	7 Spare 1						
16	6 Spare 10						
1!	5 Spare 15						
14	4 Spare 14	4					
13	3 Spare 1 3	3					
12	2 Spare 1 2	Spare 12					



			D	FSM			
11	Spare 11						
10	Spare 10						
9	Spare 9						
8	Spare 8						
7	Spare 7						
6		tes whether the i		screen blanking feature is enabled in the display engine.			
	Value	Name		Description			
	0b	Disable		RSB Capability Disabled			
	1b	Enable		RSB Capability Enabled			
5	Spare 5						
4	Spare 4						
3	Spare 3						
2	Spare 2	Spare 2					
1	Reserved						
0	Display Audio Codec Disable This bit indicates whether the display audio codec capability is disabled.						
	Value	Name		Description			
	0b	Enable	Audio	Codec Capability Enabled			
	1b	Disable	Audio	Codec Capability Disabled			



DISPIO_CR_TX_BMU_CR0

DISPIO_CR_TX_BMU_CR0

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 6C00Ch-6C00Fh

Name: DISPIO_CR_TX_BMU_CR0 ShortName: DISPIO_CR_TX_BMU_CR0

Power: PG0 Reset: global

The tx_blnclegsctl values are only used when tx_blnclegdisbl==0x00 and DDI_BUF_TRANS dword 0 bit 31==0x1 for the associated DDI.

DWord	Bit	Description
0	31:29	digital_analog Display software must not change this field.
	28	tx_glb_vs_loc_vref_sel Display software must not change this field.
	27:23	tx_blnclegdisbl Disable balance leg
	22:20	tx_blnclegsctl_4 Balance leg select DDI4 (DDIE or DDIA with x4 capability)
	19:17	tx_blnclegsctl_3 Balance leg select DDI3 (DDID)
	16:14	tx_blnclegsctl_2 Balance leg select DDI2 (DDIC)
	13:11	tx_blnclegsctl_1 Balance leg select for DDI1 (DDIB)
	10:8	tx_blnclegsctl_0 Balance leg select for DDI0 (DDIA)
	7:0	tx_h_mode Display software must not change this field.



Display CSR Program

Register Space: MMIO: 0/2/0

Source: BSpec

0x00000000,



0x00000000,



0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,



0x00000000,



0x00000000,



0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,



0x00000000,



0x00000000,



0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,



0x00000000,



0x00000000, 0x00000000,



Display CSR Program 0x00000000, R/W Access: 98304 Size (in bits): Address: 80000h-82FFFh Name: Display CSR Program Power: PG₀ Reset: global This address range is used to store the display context save and restore program. **DWord Description Bit**

31:0

Program

Doc Ref # IHD-OS-KBL-Vol 2c-1.17

0..3071



Display Message Forward Status Register

DISPLAY_MESSAGE_FORWARD_STATUS - Display Message Forward Status Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 022E8h-022EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY_MESSAGE_FORWARD_STATUS_RCSUNIT

Address: 122E8h-122EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY_MESSAGE_FORWARD_STATUS_VCSUNIT0

Address: 1A2E8h-1A2EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY_MESSAGE_FORWARD_STATUS_VECSUNIT

Address: 1C2E8h-1C2EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY_MESSAGE_FORWARD_STATUS_VCSUNIT1

Address: 222E8h-222EBh

Name: Display Message Forward Status Register

ShortName: DISPLAY_MESSAGE_FORWARD_STATUS_BCSUNIT

This register stores the internal HW status flags related to display message forward logic. This register should not be accessed by SW. This register is part of power context image.

Note: Even though this register exists in VideoCS and VideoEnhancementCS, individual bit driven functionality is not supported.

DWord	Bit	Description			
0	31:30	Reserved			
		Source:	RenderCS, BlitterCS		
		Format:	MBZ		
	29:28	Reserved			
	27:26	Reserved			
	25:24	Reserved			
	23:22	Reserved			



DISPLAY_MESSAGE_FORWARD_STATUS - Display Message Forward Status Register 21:20 Reserved 19:18 Reserved 17:16 Reserved Reserved 15:14 13:12 Reserved 11:10 Reserved 9:8 Reserved Reserved 7:6 5:4 Reserved 3:2 Reserved 31:0 Reserved Source: VideoCS, VideoCS2, VideoEnhancementCS MBZ Format: 1:0 Reserved



DOUBLE_BUFFER_CTL

DO	UBLE B	UFFER	CTL
		_	_

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 44500h-44503h

Name: Double Buffer Control ShortName: DOUBLE_BUFFER_CTL

Power: PG0 Reset: soft

This register together with the Allow Double Buffer Disable fields in the plane control registers allows for the double buffer update of registers in multiple resources to be synchronized together for an atomic update.

Programming Notes

Sequence for synchronizing the double buffer updates of multiple resources:

- 1. Set the Allow Double Buffer Update Disable field for each resource to be synchronized together and write the appropriate register to arm and trigger the update. Set the Global Double Buffer Update Disable field. The order in which these fields are set does not matter.
- 2. Program the registers that need to be synchronized together.
- 3. Clear the Global Double Buffer Update Disable field. Any pending updates will take place at the next periodic udate event.
- 4. If a resource no longer needs to be synchronized, clear the Allow Double Buffer Update Disable field for that resource and write the appropriate register to arm and trigger the update. If the resource will continue to be synchronized, the field can remain set and does not need to be set again when returning to step 1 of this sequence.

DWord	Bit	Description						
0	31:1	Reserved						
		Format:	MBZ					
	0	Global Double Buffer Update Disable This field controls whether the double buffer update is disa allowed it to be disabled. This only disables the double buffer update for periodic ever does not change the behavior for constant events, like piper register updates as well as command streamer initiated flips. When the double buffer update is disabled, the values writt will not take effect at the periodic update event. After the disabled, any pending updates will take place at the next periodic update is disabled, any pending updates will take place at the next periodic update is disabled.	ents, like the start of vertical blank. It not enabled. This applies to MMIO s. en into the double buffered registers ouble buffer update is no longer eriodic update event.					



DOUBLE_BUFFER_CTL

buffering.

Synchronous flips (regular and stereo 3D) initiated by MMIO or command streamers will not complete or give the flip done indication while double buffering is disabled for a plane. They will complete and give the flip done at the next start of vertical blank (selectable right or left eye vertical blank when using stereo 3D) after the double buffering is re-enabled.

Value	Name
0b	Not Disabled
1b	Disabled



DP_TP_CTL

		DP_TP_CTL					
Register	Space	: MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x0000000					
Access:		R/W					
Size (in l	oits):	32					
Address		64040h-64043h					
Name:		DDI A DisplayPort Transport Control					
ShortNa	me:	DP_TP_CTL_A					
Power:		PG1					
Reset:		soft					
Address		64140h-64143h					
Name:		DDI B DisplayPort Transport Control					
ShortNa	me:	DP_TP_CTL_B					
Power:		PG2					
Reset:		soft					
Address		64240h-64243h					
Name:		DDI C DisplayPort Transport Control					
ShortNa	me:	DP_TP_CTL_C					
Power:		PG2					
Reset:		soft					
Address		64340h-64343h					
Name:		DDI D DisplayPort Transport Control					
ShortNa	me:	DP_TP_CTL_D					
Power:		PG2					
Reset:		soft					
Address		64440h-64443h					
Name:		DDI E DisplayPort Transport Control					
ShortNa	me:	DP_TP_CTL_E					
Power:		PG2					
Reset:		soft					
DWord	Bit	Description					
0	31	Transport Enable This bit enables the DisplayPort transport function.					



		DP_1	TP_CTL				
		Value		Name			
	0b		Disable				
	1b		Enable	Enable			
30	Reserved						
	Format:			MBZ			
29:28	Reserved						
27	Transport Mo	ode Select					
			Description				
		ts between DisplayPort SS and DDI E since they do n		es of operation. This bit is ignored by streaming.			
	Value	Name		Description			
	0b	SST mode	DisplayPort	SST mode			
	1b	MST mode	DisplayPort	MST mode			
	D	TI D' I D	Restriction				
	in the Transc		T or MST) selecte	ed here must match the mode selected e transcoders attached to this transport. is enabled.			
26	in the Transc	oder DDI Function Contro	T or MST) selecte	e transcoders attached to this transport.			
26	in the Transc This field mu	oder DDI Function Contro	T or MST) selecte	e transcoders attached to this transport.			
26 25	in the Transc This field mu	oder DDI Function Contro	T or MST) selected in the selection of t	e transcoders attached to this transport. is enabled.			
	in the Transc This field mu Reserved Format:	oder DDI Function Contro ust not be changed while	T or MST) selected registers for the the DDI function	e transcoders attached to this transport. is enabled. MBZ			
	rhis field mu Reserved Format: Force ACT This bit force ACT is sent, a	oder DDI Function Control ust not be changed while s DisplayPort MST ACT to as indicated in the ACT set his bit is ignored by DDI A	T or MST) selected registers for the the DDI function Description be sent one time that status bit, this	e transcoders attached to this transport. is enabled.			
	rhis field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The	oder DDI Function Control ust not be changed while s DisplayPort MST ACT to as indicated in the ACT set his bit is ignored by DDI A	T or MST) selected registers for the the DDI function Description be sent one time that status bit, this	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send			
	in the Transc This field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The multistreaming	oder DDI Function Control ust not be changed while s DisplayPort MST ACT to as indicated in the ACT sel his bit is ignored by DDI A	T or MST) selected registers for the the DDI function Description be sent one time that status bit, this	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send since they do not support Description			
	in the Transc This field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The multistreaming	oder DDI Function Control ust not be changed while as DisplayPort MST ACT to as indicated in the ACT see his bit is ignored by DDI A ng. Name	Description	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send a since they do not support Description T to be sent			
	in the Transc This field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The multistreaming	oder DDI Function Control ust not be changed while as DisplayPort MST ACT to as indicated in the ACT se his bit is ignored by DDI A ng. Name Do not force	Description	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send a since they do not support Description T to be sent			
25	rhis field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The multistreamin Value 0b 1b	oder DDI Function Control ust not be changed while as DisplayPort MST ACT to as indicated in the ACT se his bit is ignored by DDI A ng. Name Do not force	Description	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send a since they do not support Description T to be sent			
25	in the Transc This field mu Reserved Format: Force ACT This bit force ACT is sent, a ACT again. The multistreaming Value 0b 1b Reserved	oder DDI Function Control ust not be changed while as DisplayPort MST ACT to as indicated in the ACT se his bit is ignored by DDI A ng. Name Do not force	Description	e transcoders attached to this transport. is enabled. MBZ e at the next link frame boundary. After bit can be cleared and set again to send since they do not support Description T to be sent sent one time			



18	Enhanced F	Framing Enable					
	Description						
	This bit sele	ects enhanced fra	aming for Dis	splayPort SST.			
	Hardware i	nternally enables	enhanced fr	aming for Display	yPort MST.		
		Value			Name		
	0b			Disabled			
	1b			Enabled			
				D toi-ti			
	Postriction	· In DisplayPort I	ACT made th	Restriction	t to Disabled		
		• •		is bit must be set e DDI function is			
17:16	Reserved						
	Format:	nt: MBZ					
15	Reserved				T		
	Format:				MBZ		
14:11	Reserved						
	Format:				MBZ		
10:8	DP Link Training Enable These bits are used for DisplayPort link initialization as defined in the DisplayPort specificati DP_TP_STATUS has an indication that the required number of idle patterns has been sent.						
	Value	Name			Description		
			Training F	Pattern 1 enabled	•		
	Value	Name			•		
	Value 000b	Name Pattern 1	Training F	attern 1 enabled	•		
	Value 000b 001b	Name Pattern 1 Pattern 2	Training F	Pattern 1 enabled Pattern 2 enabled			
	Value 000b 001b 010b	Name Pattern 1 Pattern 2 Idle	Training F Idle Patte Link not in	Pattern 1 enabled Pattern 2 enabled rn enabled	normal pixels		
	Value 000b 001b 010b 011b	Name Pattern 1 Pattern 2 Idle Normal	Training F Idle Patte Link not in	Pattern 1 enabled Pattern 2 enabled rn enabled n training: Send r	normal pixels		
	Value 000b 001b 010b 011b 100b	Name Pattern 1 Pattern 2 Idle Normal Pattern 3	Training F Idle Patte Link not in	Pattern 1 enabled Pattern 2 enabled rn enabled n training: Send r	normal pixels		
	Value 000b 001b 010b 011b 100b Others	Name Pattern 1 Pattern 2 Idle Normal Pattern 3 Reserved : When enabling	Training F Idle Patte Link not in Training F Reserved the port, it r	Pattern 1 enabled Pattern 2 enabled rn enabled n training: Send r Pattern 3 enabled Restriction nust be turned or	normal pixels		



DP_TP_CTL								
6	Alternate SR Enable This bit enables the DisplayPort Alternate Scrambler Reset, intended for use only with embedded DisplayPort receivers.							
	Value		Name					
	0b Disable							
	1b Enable							
	Restriction Restriction: This field must not be changed while the DDI function is enabled.							
5:0	Reserved							
	Format:		MBZ					



DP_TP_STATUS

		DP_TP_STATUS							
Register	Space	MMIO: 0/2/0							
Source:	·	BSpec							
Default \	Value:	0x0000000							
Access:		R/W							
Size (in l	oits):	32							
Address	•	64144h-64147h							
Name:		DDI B DisplayPort Transport Status							
ShortNa	me:	DP_TP_STATUS_B							
Power:		PG2							
Reset:		soft							
Address	•	64244h-64247h							
Name:		DDI C DisplayPort Transport Status							
ShortNa	me:	DP_TP_STATUS_C							
Power:		PG2							
Reset:		soft							
Address		64344h-64347h							
Name:		DDI D DisplayPort Transport Status							
ShortNa	me:	DP_TP_STATUS_D							
Power:		PG2							
Reset:		soft							
Address	:	64444h-64447h							
Name:		DDI E DisplayPort Transport Status							
ShortNa	me:	DP_TP_STATUS_E							
Power:		PG2							
Reset:		soft							
There is register.		isplayPort Transport Status register per each DDI B/C/D/E/F. DDI A does not have a status							
DWord	Bit	Description							
0	31:29	Reserved							
		Format: MBZ							
	28	Reserved							
	27	Idle Link Frame Status							
		Access: R/WC							
		This bit indicates if a link frame boundary has been sent in idle pattern.							



		DP	_TP_	STATUS				
	This is a sticky bit	, cleared by wr	iting 1b	o to it.				
	Value			Name				
	0b	Idle link f	rame n	ot sent				
	1b Idle link frame sent							
26	Active Link Frame Status							
	Access:							
	This bit indicates This is a sticky bit			ary has been sent in active (at least one VC enabled).				
	Value			Name				
	0b	Active link	frame r	not sent				
	1b	Active link	frame s	sent				
25	Min Idles Sent							
	Access:			RO				
				uired number of idle patterns has been sent when				
		DP_TP_CTL is set to send idle patterns.						
	This bit will clear itself when DP_TP_CTL is not longer set to send idle patterns. Value Name							
		Min	dlas na	Name				
	0b		dles se	not sent				
	1b	IVIIN I	ales se	nt				
24		ACT Sent Status						
	Access: This bit indicates	if DisplayPort N	ACT AC	R/WC				
	This is a sticky bit							
	Valu	•	Name					
	0b		ACT not sent					
	1b		ACT s	ent				
23	Mode Status				=			
	Access:			RO				
	This bit indicates	what mode the	e transp	port is currently in.	_			
	Value	Name		Description				
	0b	SST		Single-stream mode				
	1b	MST		Multi-stream mode				
22:18	Reserved							
	Format:			MBZ				
17:16	Streams Enabled							
	Access:			RO				
	This field indicates the number of streams (transcoders) enabled on this port during multistream							



		D	P_TP_STATUS
	operation. This field sh	ould be ignored ir	n single stream mode.
	Value	Name	e Description
	00b	Zero	Zero streams enabled
	01b	One	One stream enabled
	10b	Two	Two streams enabled
	11b	Three	Three streams enabled
15:13	Reserved		
	Format:		MBZ
12	Reserved		
	Format:		MBZ
11:10	Reserved		
	Format:		MBZ
9:8	Payload Ma	pping VC2	<u> </u>
	Access:		RO
	operation. This field sh	ould be ignored if	the number of streams enabled is less than three
	This field sh This field sh	ould be ignored ir	the number of streams enabled is less than three. n single stream mode. Description
	This field sh		n single stream mode. Description
	This field sh This field sh Value	ould be ignored in Name	Description Transcoder A mapped to this VC
	This field sh This field sh Value 00b	ould be ignored in Name	Description Transcoder A mapped to this VC Transcoder B mapped to this VC
	This field sh This field sh Value 00b 01b	ould be ignored in Name A B	Description Transcoder A mapped to this VC
7:6	This field sh This field sh Value 00b 01b 10b	ould be ignored in Name A B C	Description Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC
7:6	This field sh This field sh Value 00b 01b 10b 11b	ould be ignored in Name A B C	Description Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC
7:6 5:4	This field sh This field sh Value 00b 01b 10b 11b Reserved Format:	ould be ignored in Name A B C Reserved	Description Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved
	This field sh This field sh Value 00b 01b 10b 11b	ould be ignored in Name A B C Reserved	Description Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field inc	ould be ignored in Name A B C Reserved	Description Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field incoperation. This field sh	ould be ignored in Name A B C Reserved pping VC1 dicates which transould be ignored if	Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ RO scoder is mapped to Virtual Channel 1 during multistream The number of streams enabled is less than two.
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field incoperation. This field sh	ould be ignored in Name A B C Reserved pping VC1 dicates which transould be ignored if	Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ RO scoder is mapped to Virtual Channel 1 during multistream
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field incoperation. This field sh	Name A B C Reserved pping VC1 dicates which transould be ignored if ould be ignored in	Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ RO scoder is mapped to Virtual Channel 1 during multistream If the number of streams enabled is less than two. In single stream mode.
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field incoperation. This field sh This field sh Value	Name A B C Reserved pping VC1 dicates which transould be ignored if ould be ignored in Name	Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ RO scoder is mapped to Virtual Channel 1 during multistream If the number of streams enabled is less than two. In single stream mode. Description
	This field sh This field sh Value 00b 01b 10b 11b Reserved Format: Payload Ma Access: This field incoperation. This field sh This field sh Value 00b	Name A B C Reserved pping VC1 dicates which transould be ignored if ould be ignored if Name A	Transcoder A mapped to this VC Transcoder B mapped to this VC Transcoder C mapped to this VC Reserved MBZ RO scoder is mapped to Virtual Channel 1 during multistream the number of streams enabled is less than two. In single stream mode. Description Transcoder A mapped to this VC



DP_TP_STATUS								
3:2	2 Reserved							
	Format:			MBZ				
1:0	Payload Map	ping VC0						
	Access:				RO			
	This field indicates which transcoder is mapped to Virtual Channel 0 during multistream operation. This field should be ignored if the number of streams enabled is less than one. This field should be ignored in single stream mode.							
	Value	Name		Desc	cription			
	00b	A	VC					
	01b	В	Transcoder B mapped to	this	VC			
	10b	С	Transcoder C mapped to	this	VC			
	11b	Reserved	Reserved					



DPLL_CFGCR1

	DPLL_CFGCR1
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	6C040h-6C043h
Name:	DPLL1_CFGCR1
ShortName:	DPLL1_CFGCR1
Power:	PG0
Reset:	global
Address:	6C048h-6C04Bh
Name:	DPLL2_CFGCR1
ShortName:	DPLL2_CFGCR1
Power:	PG0
Reset:	global
Address:	6C050h-6C053h
Name:	DPLL3_CFGCR1
ShortName:	DPLL3_CFGCR1
Power:	PG0
Reset:	global

This register, together with DPLL_CFGCR2, is used to configure the frequency for DPLL1, DPLL2, and DPLL3, when DPLL_CTRL1 override is enabled and set to HDMI mode.

This register is not reset by the device 2 FLR.

DWord	Bit	Description			
0	31	Frequency Enable			
		Programmable HDMI/DVI frequency enable Value Name			
		0b	Disable		
		1b	Enable		
	30:24	Reserved			
		Format:		MBZ	
	23:9	DCO Fraction (DCO Frequency/24 - INT(DCO Frequency/24)) * 2^15 DCO Integer INT (DCO Frequency/24)			
	8:0				



DPLL_CFGCR2

	DPLL_CFGCR2
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000000
Access:	R/W
Size (in bits):	32
Address:	6C044h-6C047h
Name:	DPLL1_CFGCR2
ShortName:	DPLL1_CFGCR2
Power:	PG0
Reset:	global
Address:	6C04Ch-6C04Fh
Name:	DPLL2_CFGCR2
ShortName:	DPLL2_CFGCR2
Power:	PG0
Reset:	global
Address:	6C054h-6C057h
Name:	DPLL3_CFGCR2
ShortName:	DPLL3_CFGCR2
Power:	PG0
Reset:	global
Reset: Address: Name: ShortName: Power: Reset: Address: Name: ShortName: Power: Reset:	global 6C04Ch-6C04Fh DPLL2_CFGCR2 DPLL2_CFGCR2 PG0 global 6C054h-6C057h DPLL3_CFGCR2 DPLL3_CFGCR2 PG0

This register, together with DPLL_CFGCR1, is used to configure the frequency for DPLL1, DPLL2, and DPLL3, when DPLL_CTRL1 override is enabled and set to HDMI mode.

This register is not reset by the device 2 FLR.

	······ ··· ······ ··· ················						
	Programming Notes						
	P0 is P, P1 is Q, P2 is K.						
The pos	st divide	er is P*Q*K (P0*P1*P2).					
DWord	Bit	Description					
0	31:16	Reserved					

0	31:16	Reserved	Reserved						
		Format:	Format: MBZ						
	15:8	Qdiv Ratio This field specifies the Q (P1) divider ratio. This field is only used when Qdiv Mode is set to Enable to get a divider value other than 1.							
	7	Qdiv ModeThis field enables the Q (P1) divider when the ratio is not 1.ValueNameDescription							



			DPLL	CFGC	CR2
	0b Disable			Q divid	der = 1
	1b	Enable		Q divid	ler = Qdiv Ratio
		•			
					triction
		If K (P2) is no	t 2, Q (P1) I	MUST be	1 to ensure 50% duty cycle.
6:5	Kdiv This field sp	ecifies the K (F	P2) divider	ratio.	
		Value)		Name
	00b				5
	01b				2
	10b				3
	11b				1
4:2	Pdiv				
	1	ecifies the P (F	20) divider	ratio.	Bur annual an Mata-
	Value	Name	Dt-i -ti -		Programming Notes
	000b	1	Restriction P (P0) can		1 if Q (P1) is also 1.
	001b	2	, ,	<u> </u>	
	010b	3			
	100b	7			
1:0	Central Fred	luency			
	This field specifies the center frequency.				
		Value		Name	
	00b			9600 MHz	
	01b			9000 MF	
	10b			Reserved	
	11b			8400 MF	



DPLL_CTRL1

				DPLL_	CTR	RL1	
Register Sp	oace:	MMIO: 0/2/0					
Source:		BSpec					
Default Va	lue:	0x0000	00000				
Access:		R/W					
Size (in bit	s):	32					
Address:		6C058	h-6C05Bh				
Name:		DPLL_0	CTRL1				
ShortName	e:	DPLL_0	CTRL1				
Power:		PG0					
Reset:		global					
			LL mode, rate, an				
DWord	Bit				De	escription	
0	31:28	Reserved	ı			-	
		Format:					MBZ
	27	Reserved					
	26	Reserved	i				
	25	Reserved	i				
	24	Reserved	i				
	23		DMI Mode				
			etween DP and H	DMI mode			
		Value	Name	-			escription
		0b	DP mode				med in this register.
		1b	HDMI mode	Frequency	is pro	grammed in	DPLL*_CFGCR* registers.
	22	DPLL3 SSC SSC enable					
			Value				Name
		0b				Disable	
		1b				Enable	
	21:19	DPLL3 Link Rate					
	21.13		for DP mode				
		Value Name Description				Description	
		000b	2700	2700 N	ЛHz (С	OP 5.4 GHz) -	VCO 8100
		001b	1350	1350 M	/Hz (С	OP 2.7 GHz) -	VCO 8100



			DPLL_CT	RL1		
	010b	810	810 MHz (I	OP 1.62 GHz) - V	/CO 8100	
	011b	1620	1620 MHz	(DP 3.24 GHz) -	DP 3.24 GHz) - VCO 8100	
	100b	1080	1080 MHz	(DP 2.16 GHz) -	VCO 8640	
	101b	2160	2160 MHz	(DP 4.32 GHz) -	VCO 8640	
	110b	Reserved	Reserved			
	111b	Reserved	Reserved			
18	DPLL3 Ov	verride ming enable				
		Value			Name	
	0b			Disable		
	1b			Enable		
17	DPLL2 HDMI Mode Select between DP and HDMI mode					
	Value	Name		Des	scription	
	0b	DP mode	Frequency and	SSC programm	ed in this register.	
	1b	HDMI mode	Frequency is p	ogrammed in D	PLL*_CFGCR* registers.	
16	DPLL2 SS SSC enab					
		Value		Name		
	0b			Disable		
	1b			Enable		
15:13	DPLL2 Link					
	Value	Link rate for DP mode Value Name		D	escription	
	000b	2700	2700 MHz	DP 5.4 GHz) - VCO 8100		
	001b	1350		DP 2.7 GHz) - VCO 8100		
	010b	810		PP 1.62 GHz) - VCO 8100		
	011b	1620	-		DP 3.24 GHz) - VCO 8100	
	100b	1080		DP 2.16 GHz) -		
	101b	2160	2160 MHz	(DP 4.32 GHz) -	VCO 8640	
	110b	Reserved	Reserved	Reserved		
	111b	Reserved	Reserved			
40	DPLL2 Override					
12	Programi	ming enable				
12	Programi	ming enable Value			Name	



			DPLL_CTF	RL1		
	1b Enable					
11	DPLL1 HDMI Mode					
	Select between DP and HDMI mode					
	Value	Name		Description		
	0b	DP mode	Frequency and S	SSC programmed in this register.		
	1b	HDMI mode	Frequency is pro	ogrammed in DPLL*_CFGCR* registers.		
10	DPLL1 SS SSC enal	_				
		Value		Name		
	0b			Disable		
	1b			Enable		
9:7	DPLL1 Li Link rate	nk Rate for DP mode				
	Value	Name		Description		
	000b	2700	2700 MHz ([DP 5.4 GHz) - VCO 8100		
	001b	1350	1350 MHz ([OP 2.7 GHz) - VCO 8100		
	010b	810	810 MHz (D	P 1.62 GHz) - VCO 8100		
	011b 1620		1620 MHz ([DP 3.24 GHz) - VCO 8100		
	100b	1080	1080 MHz ([DP 2.16 GHz) - VCO 8640		
	101b	2160	2160 MHz ([OP 4.32 GHz) - VCO 8640		
	110b	Reserved	Reserved			
	111b	Reserved	Reserved			
6	DPLL1 O					
	Program	ming enable Value		Name		
	0b	value		Disable		
	1b			Enable		
5	Reserved			Litable		
4	Reserved					
3:1	DPLL0 Li					
3.1	_	for DP mode				
	Value	Name		Description		
	000b	2700	2700 MHz ([DP 5.4 GHz) - VCO 8100		
	001b	1350	1350 MHz ([DP 2.7 GHz) - VCO 8100		
	010b	810	810 MHz (D	P 1.62 GHz) - VCO 8100		
	011b	1620	1620 MHz ([DP 3.24 GHz) - VCO 8100		

Command Reference: Registers



	DPLL_CTRL1					
		100b	1080	1080 MHz ([DP 2.16 GHz) - VCO 8640	
101b 2160 2160 MHz (DP 4.32 GHz) - VCO 8640			DP 4.32 GHz) - VCO 8640			
		110b	Reserved	Reserved		
		111b	Reserved	Reserved		
	0	DPLL0 Override Programming enable				
			Value		Name	
		0b			Disable	
		1b			Enable	



DPLL_CTRL2

		DPLL_CTRL2					
Register Space	e: MN	MMIO: 0/2/0					
Source:		BSpec					
Default Value:	0x0	0000000					
Access:	R/V	V					
Size (in bits):	32						
Address:	6C(05Ch-6C05Fh					
Name:	DPI	LL_CTRL2					
ShortName:	DPI	LL_CTRL2					
Power:	PG	0					
Reset:	glo	bal					
		mapping of DPLL to port. t by the device 2 FLR.					
DWord	Bit	Des	cription				
0	31:24	Reserved	1				
		Format:	MBZ				
	23	Reserved					
	22	Reserved					
	21	Reserved					
	20	Reserved					
	19	DDIE Clock Off DDIE (DDI4, EDP2) gate the clock going t	to the port				
		Value	Name				
		0b	On				
		1b	Off				
	18	DDID Clock Off DDID (DDI3) gate the clock going to the	port				
		Value	Name				
		ОЬ	On				
		1b	Off				
	17	DDIC Clock Off DDIC (DDI2) gate the clock going to the	port				
		Value	Name				
		0b	On				
		1b	Off				



	DPLL_CTRL2						
16	DDIB Clock Off						
	DDIB (DDI1) gate the clock going to the						
	Value	Name					
	0b 1b	On Off					
15		Oll					
15	DDIA Clock Off DDIA (DDI0, EDP) gate the clock going to	o the port					
	Value	Name					
	0b	On					
	1b	Off					
14:13	DDIE Clock Select DDIE (DDI4, EDP2) port mux select						
	Value	Name					
	00b	DPLL0					
	01b	DPLL1					
	10b	DPLL2					
	11b	DPLL3					
12	DDIE Select Override DDIE (DDI4, EDP2) programming enable						
	Value	Name					
	0b	Disable					
	1b E	Enable					
11:10	DDID Clock Select DDID (DDI3) port mux select						
	Value	Name					
	00b	DPLL0					
	01b	DPLL1					
	10b	DPLL2					
	11b	DPLL3					
9	DDID Select Override DDID (DDI3) programming enable						
	Value	Name					
	0b	Disable					
	1b E	Enable					



		DPLL_CTRL2					
	8:7	DDIC Clock Select					
		DDIC (DDI2) port mux select					
		Value	Name				
		00b	DPLL0				
		01b	DPLL1				
		10b	DPLL2				
		11b	DPLL3				
	6	DDIC Select Override					
		DDIC (DDI2) programming enable Value	Name				
		0b	Disable				
		1b	Enable				
<u>.</u>			ETIADIE				
	5:4	DDIB Clock Select DDIB (DDI1) port mux select					
		Value	Name				
		00b	DPLL0				
		01b	DPLL1				
		10b	DPLL2				
		11b	DPLL3				
<u> </u>	3	DDIB Select Override					
		DDIB (DDI1) programming enable					
		Value	Name				
		0b	Disable				
		1b	Enable				
	2:1	DDIA Clock Select					
		DDIA (DDI0, EDP) port mux select					
		Value	Name				
		00b	DPLL0				
		01b	DPLL1				
		10b	DPLL2				
<u>.</u>		11b	DPLL3				
	0	DDIA Select Override					
		DDIA (DDI0, EDP) programming enable Value	Name				
		0b	Disable				
		1b	Enable				
		ID	Eliable				



DPLL_STATUS

Default Value				DPLL_	STATUS		
Default Value	Register Space:	MMI	O: 0/2/0				
Access: R/W Size (in bits): 32 Address: 6C060h-6C063h Name: DPLL_STATUS ShortName: DPLL_STATUS Power: PG0 Reset: global DWord	Source:	BSpe	C				
Size (in bits): 32 Address: 6C060h-6C063h Name: DPLL_STATUS ShortName: DPLL_STATUS Power: PG0 Reset: global	Default Value:	0x00	000000				
Address: 6C060h-6C063h Name: DPLL_STATUS ShortName: DPLL_STATUS Power: PG0 Reset: global DWord	Access:	R/W					
Name: DPLL_STATUS	Size (in bits):	32					
DPLL_STATUS	Address:	6C06	0h-6C063h				
Proper P	Name:	DPLL	_STATUS				
DWord Bit Description	ShortName:	DPLL	_STATUS				
DWord Bit Description	Power:	PG0					
Name State State	Reset:	globa	al				
Format: MBZ	DWord		Bit			Descripti	on
DPLL3 SEM Done	0		31:29	Reserv	red .		
Access: RO				Forma	nt:		MBZ
Value Name 0b Not Done 1b Done 27:25 Reserved Format: MBZ 24 DPLL3 Lock Access: RO Value Name 0b Not Locked 1b Locked 23:21 Reserved Format: MBZ 20 DPLL2 SEM Done Access: RO Value Name			28	DPLL3	SEM Done		
Ob				Acces	s:		RO
Ob							
1b					Value		
27:25 Reserved Format: MBZ							9
Format: MBZ				1b		Done	
DPLL3 Lock			27:25				
Access: RO				Forma	nt:		MBZ
Value Name 0b Not Locked 1b Locked 23:21 Reserved Format: MBZ 20 DPLL2 SEM Done Access: RO Value Name			24	DPLL3	Lock		
0b Not Locked 1b Locked				Acces	S:		RO
0b Not Locked 1b Locked					Value		Name
1b Locked				0b		Not Locked	
Reserved						+	
Format: MBZ			22.21	<u> </u>		Locked	
20 DPLL2 SEM Done Access: RO Value Name			23,21				MR7
Access: RO Value Name			20				IVIDE
Value Name			20				PO
				Acces	.		INO
					Value		Name
11.00.20.00				0b		Not Done	



	DPLL_STATUS)		
	1b	Done		
19:17	Reserved			
	Format:		М	BZ
16	DPLL2 Lock			
	Access:			RO
	Value			Name
	0b	Not Loc		vame
	1b	Locked	Keu	
15:13	Reserved	Locked		
13.13	Format:		М	BZ
12	DPLL1 SEM Done		1.44	
	Access:			RO
	Value			Name
	0b	Not D	one	
	1b	Done		
11:9	Reserved		1	
	Format:		M	BZ
8	DPLL1 Lock			RO
	Access:			RO
	Value		1	Name
	0b	Not Loc	ked	
	1b	Locked		
7:5	Reserved			
	Format:		М	BZ
4	DPLL0 SEM Done			
	Access:			RO
	Value			Namo
		Not D		Haile
			0110	
2.1		Bone		
5.1	Format:		М	BZ
3:1	DPLL0 SEM Done Access: Value 0b 1b Reserved	Not D Done	one	RO Name



DPLL_STATUS				
	0	DPLL0 Lock		
		Access:		RO
		Value	N	lame
		0b	Not Locked	
		1b	Locked	



DPST_BIN

DPST BIN

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: Double Buffered

Size (in bits): 32

Double Buffer Start of vertical blank

Update Point:

Access to this address are steered to the correct register by programming the Bin Register Function Select and the Bin Register Index.

Updates take place at the start of vertical blank.

DWord	Bit	Description
0	31	Busy Bit If (DPST_CTL:Bin Register Function Select = Threshold Count) {This is a read only bit. If set, the engine is busy and the rest of the register is undefined. If clear, the register contains valid data.} Else (Image Enhancement) {This bit is reserved.}
	30:24	Reserved
	23:0	Data If (DPST_CTL: Bin Register Function Select = Threshold Count) {Bits 23:0 are read only bits. They indicate the total number of pixels in this bin. The bin value is updated when guardband interrupt delay is met, and is not valid until after a histogram event has occurred. The bin value will stop incrementing once the maximum has been reached.} Else (Image Enhancement) {Bits 23:10 are reserved and should be written as zeroes. Bits 9:0 are R/W double-buffered and program the correction value for this bin. Writes to this register are double buffered on the next vblank. The value written here is the 10bit corrected channel value for the lowest point of the bin.}



DPST_CTL

				DPST	. C	TL			
Register	Space:	MMIO: 0/	2/0		_				
Source:	•	BSpec	•						
Default \	Value:	•	0x0000000						
Access:		R/W							
Size (in b	oits):	32							
DWord	Bit				De	escription			
0	31	IE Histogram Enable This bit enables the Image Enhancement histogram logic to collect data. The collected data will be valid after a histogram event has occurred.							
		Value Name							
		0b				Disable			
		1b				Enable			
				Pro	grai	mming Notes			
		If histogram is count for a fran		planes a	are e	nabled on the pipe, it may get an incorrect pixel			
	30:28	Reserved							
	27		the Image Enha			dification table. next vertical blank.			
			Value			Name			
		0b				Disable			
		1b				Enable			
	26:25	Reserved							
	24	Histogram Mo	de Select						
		Value	Nam	е		Description			
		0b	YUV		YUV	Luma Mode			
	1b HSV HSV Intensity Mode								
	23:16	Reserved							
	15	IE Table Value This field indica		is used fo	or th	ne image enhancement table values.			
		Value	Name			Description			
		0b	1.9	1 integer and 9 fractional bits		d 9 fractional bits			
		1b	2.8	2 intege	r and	d 8 fractional bits			



			DPST_CT	L	
14:13	Enhanc	ement	mode		
	Va	alue	Name	Description	
	00b		Direct	Direct look up mode	
	01b		Additive	Additive mode	
	10b		Multiplicative	Multiplicative mode	
	11b		Reserved	Reserved	
12	Reserve	ed			
11	Bin Register Function Select This field indicates what data is being written to or read from the bin data register.				
	Value	Name		Description	
	0b	TC		ne bin data register returns that bin's threshold nk load event (guardband threshold trip). Valid 1.	
	1b	IE	Image Enhancement Value. Valid	d range for the Bin Index is 0 to 32	
10:7	Reserved				
6:0	This fie	lue is au	ates the bin number whose data	can be accessed through the bin data register. ad or a write to the bin data register if the busy	



DPST_GUARD

				DPS1	Γ_GUARD			
Register	Space:	М	MMIO: 0/2/0					
Source:		BS	BSpec					
Default V	/alue:	0x0000000						
Access:		Do	ouble Bu	fered				
Size (in b	its):	32	32					
Double B Update P								
Updates	take p	lace at th	ne start c	f vertical blank.				
DWord	Bit				Description			
0	31	Histogra	am Inter	rupt enable				
		Value	Name		Description			
		0b	Disable	Disabled				
		1b	Enable	This generates a h	istogram interrupt once a Histogram event occurs.			
	30	Histogra	am Even	t status				
		Access:			R/WC			
			_		ed, this will get set by the hardware. ccur, clear this bit by writing a '1'.			
		Value	e	Name	Description			
		0b	Not	Occurred	Histogram event has not occurred			
		1b	Occ	ured	Histogram event has occurred			
	29:22	Guardband Interrupt Delay An interrupt is always generated after this many consecutive frames of the guardband threshold being surpassed. This value is double buffered on start of vblank.						
		Restriction						
		Restriction : A value of 0 is invalid.						
	21:0	Threshold Guardband This value is used to determine the guardband for the threshold interrupt generation. This single value is used for all the segments. This value is double buffered on start of vblank. This value is shifted left 2 bits (multiplied by 4) for use with the 24 bit bin values.						



Driver Media Force Wake Ack

DRIVER_MEDIA_FWAKE_ACK - **Driver Media Force Wake Ack**

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00D88h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit	Description	
0	31:16	Reserved	
		Access:	RO
	15:0	GPM Driver Media ForceWake Ack	
		Access:	R/W
		1'b0 : GT Media Can be powered down (default)
		1'b1 : GT Media cannot be powered down	



Driver Render Force Wake Ack

DRIVER_RENDER_FWAKE_ACK - **Driver Render Force Wake Ack**

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00D84h

Message registers have bit-wise masking applied for writes. The register consists of 16 bits of data in [15:0], and 16 bits of corresponding masks in [31:16].

To set bit0, for example, the data would be 0x0001_0001.

To clear bit0, for example, the data would be 0x0001_0000.

Note that mask bit is the data bit offset + 16. Message registers are protected from non-GT writes via the Message Channel.

DWord	Bit		Description	
0	31:16	Reserved		
		Access:		RO
	15:0	GPM Driver ForceWake A	Ack	
		Access:	R/	W
		1'b0 : GT Render Can be po	owered down (default)	
		1'b1 : GT Render cannot be	e powered down	



DS Invocation Counter

DS INVOCATION COUNT - DS Invocation Counter

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W Size (in bits): 64
Trusted Type: 1

Address: 02308h

This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	DS Invocation Count UDW
		Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS
	31:0	DS Invocation Count LDW
		Number of domain points shaded by the DS threads. Updated only when DS Function
		Enable and Statistics Enable are set in 3DSTATE_DS



DSSM

		DSSM						
Register	Spac	ce: MMIO: 0/2/0						
Source:		BSpec						
Default V	′alue	e: 0x00000000						
Access:		R/W						
Size (in b	its):	32						
Address:		51004h-51007h						
Name:		Display Strap State						
ShortNar	ne:	DSSM						
Power:		PG0						
Reset:		global						
		contains fuse and strap settings for display. is not reset by FLR.						
DWord	Bit	Description						
0	31	Spare 31						
	30	Spare 30						
	29	Spare 29						
	28	Spare 28						
	27	Spare 27						
	26	Spare 26						
	25	Spare 25						
	24	Spare 24						
	23	Spare 23						
	22	Spare 22						
	21	Spare 21						
	20	Spare 20						
	19	Spare 19						
	18	Spare 18						
	17	Spare 17						
	16	Spare 16						
	15	Spare 15						
	14	Spare 14						
	13	Spare 13						
		Spare 12						
	11	Spare 11						



		DSSM		
10	Spare 10			
9	Spare 9			
8	Spare 8			
7	Spare 7			
6	Spare 6			
5	Spare 5			
4	Spare 4			
3	Spare 3			
2	LCPLL Unavail This bit specifies the availability of some LCPLL output frequencies.			
	Value	Name	Description	
	0b	Available	LCPLL available	
	1b	Not available	LCPLL not available	
1	Spare 1			
0	DisplayPort A Present This bit specifies whether the port was present during initalization. This strap state can also be read in the DDI_BUF_CTL_A 0x64000 register bit 0.			
	Value	Name	Description	
	0b	Not Present	Port not present	
	1b	Present	Port present	



DX9 Constants Not Consumed By RCS

DX9CONST_PRODUCE_COUNT - DX9 Constants Not Consumed By RCS

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02484h

This register keeps track of the outstanding DX9 Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description	
0	31:0	DX9 Constants Produce Count	
		This register keeps track of the outstanding DX9 Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.	



DX9 Constants Prsed By RCS

DX9CONST_PARSE_COUNT - DX9 Constants Prsed By RCS

Register Space: MMIO: 0/2/0 Source: RenderCS Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 02494h

This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should be less then equal to the DX9 produce count for Command Streamer to make progress on a 3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon parsing 3D_PRIMITIVE command. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description	
0	31:0	DX9 Constants Produce Count	
		This register keeps track of the DX9 Constant commands parsed by RCS prior to encountering the	
		Draw Call in an RS enabled Batch Buffer which has DX9 Pool Alloc Valid. DX9 parse count should	
		be less then equal to the DX9 produce count for Command Streamer to make progress on a	
		3D_PRIMITIVE command. DX9 Parse count is subtracted from the DX9 Produce Count upon	
		parsing 3D_PRIMITIVE command.	



ECO reg 1

ECOREG1 - ECO reg 1					
Register Space:	MMIO: 0/2	2/0			
Source:	BSpec				
Default Value:	0x0000000	00			
Size (in bits):	32				
Address:	00FF8h-00	FFBh			
DWord		Bit		Description	
0		31	Lock Bit		
			Access:	R/W Lock	
			Lock bit for this reg	ister	
	3	0:0	Reserved		



ECO Reserved

ECORESRV - ECO Reserved					
Register Space:	MMIC	D: 0/2/0			
Source:	BSpec	2			
Default Value:	0x000	000000 [KBL]			
Size (in bits):	32				
Address:	09898h				
ECO Reserved bits					
DWord		Bit		Descript	tion
0		31:16	ECO Reserved Bits		
			Access:		R/WC
		15:0	Ita p-value config		
			Access:		R/WC



Element Descriptor Register

		ELEM_I	DESCRIPT	OR - Element Descriptor Register			
Register	Space:	MM	MMIO: 0/2/0				
Source:	·	BSpe	BSpec				
Default \	Value:	0x00	000000, 0x0000	00000			
Access:		RO					
Size (in l	oits):	64					
Address		0450	00h				
Name:		BCS	Element Descrip	otor Register			
ShortNa	me:	BCS	_ELEM_DESCRIP	TOR			
Address		0440)0h				
Name:		RCS	Element Descrip	otor Register			
ShortNa	me:	RCS _.	_ELEM_DESCRIP	TOR			
Address	•	0444	10h				
Name:		VCS	Element Descrip	otor Register			
ShortNa	me:	VCS.	_ELEM_DESCRIP	TOR			
Address		0440	0h				
Name:		VEC	S Element Descr	riptor Register			
ShortNa	me:	VEC	S_ELEM_DESCRI	PTOR			
Elemen	t Inforn	nation: The	register is popu	lated by command streamer and consumed by GAM			
DWord	Bit			Description			
0	63:32	Context II					
				nber assigned to separate this context from others. Context IDs needs ay that there could not be two active context with the same ID.			
		,		tion number by which a context is identified and referenced			
	31:12		·	,			
		Command	l Streamer Only				
	11:9	Function I	Number				
				to be on Bus0 with device number of 2. Function number is normally			
		assigned as "0" however for gfx virtualization; there would be different function numbers which					
		needs to be attached to context. Not used in Gen8.					
	8	Privileged	Privileged Context / GGTT vs PPGTT mode				
		In Legacy	Context: Define	s the page tables to be used. This is how page walker come to know			
				or the entire context.			
		Value		ines the privilege level for the context			
			Name	Description Lieu Clabel CTT (In Legacy Context)			
		0h	[Default]	Use Global GTT (In Legacy Context)			



	ELEM	DESC	RIPTC	OR - Element Descriptor Register		
			l	Jser Mode Context (In Advanced Context)		
	1h			Use Per-Process GTT (In Legacy Context) Supervisor Mode Context (In Advanced Context)		
7:6	Fault M	lodel				
	Valu	e N	lame	ame Description		
	00h	[Defa	ult]	Fault and Hang. Same mode as gen7.5		
	01h			Fault and Halt/Wait. Same mode as gen7.5		
	10h			Fault and Stream and Switch		
	11h			Reserved.		
5	_	IA cohere		ort es the level of IA coherency		
	Value	Name		Description		
	0h	[Default]	IA cohere mode)	ency is provided at LLC level for all streams of GPU (i.e. gen7.5 like		
	1h IA coherency is provided at L3 level for EU data accesses of GPU					
4	A and D Support / 32 and 64b Address Support In Legacy Context: Defines 32b vs 64b (48b canonical) addressing format In Advanced Context: Defines A/D bit support					
	Value	Name	Description			
	0h	[Default]	32b addressing format (In Legacy Context) A/D bit management in page tables is NOT supported (In Advanced Context)			
	1h		64b (48b canonical) addressing format (In Legacy Context) A/D bit management in page tables is supported (In Advanced Context)			
3	Defines	t Type: Leg s the conte nat: Bits [8:4	xt type.	n functions when legacy vs advanced context modes are selected.		
	Value	Name		Description		
	0h	[Default]	Advanced Context: Defines the rest of the advanced capabilities (i.e. OS page table support, fault models). Note that advanced context is not bounded to GPGPU.			
	1h		_ ,	ontext: Defines the context as legacy mode which is similar to prior ons of gen8.		
2	FR					
	Command Streamer Specific					



ELEM_DESCRIPTOR - Element Descriptor Register					
	1 Scheduling Mode				
		Value	Name	Description	
		0h	[Default]	Indicates execlist mode of scheduling.	
		1h		Indicates Ring Buffer mode of scheduling.	
	0	Valid Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it wil continue but flag an error.			



EMRR Mask LSB

		EMRRMA	SK_LSB - EMRR Masl	k LSB
Register Space:	MMIC): 0/2/0		
Source:	BSpec	:		
Default Value:	0x000	00000		
Size (in bits):	32			
Address:	09208	Sh		
EMRR Mask Value				
DWord		Bit	Des	scription
0		31:12	EMRR_MASK_LSB	
			Access:	RO
			EMRR MASK VALUE.	
		11	EMRR ENABLE	
			Access:	RO
			EMRR Enable.	
		10	EMRR LOCK	
			Access:	RO
			EMRR LOCK bit.	
	_	9:0	Spares	
			Access:	RO



EMRR Mask MSB

	E	MRRMA:	SK_MSB - EMP	RR Mask MSB
Register Space:	MMI	D: 0/2/0		
Source:	BSpe	С		
Default Value:	0x000	000000		
Size (in bits):	32			
Address:	0920	Ch		
EMRR Mask Value				
DWord		Bit		Description
0		31:7	Spares	
			Access:	RO
		6:0	EMRR_MASK_MSB	
			Access:	RO
			EMRR MASK VALUE	<u>.</u>



Error Identity Register

EIR - Error Identity Register				
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x00000000			
Access:	r/w			
Size (in bits):	32			
Address:	020B0h-020B3h			
Name:	Error Identity Register			
ShortName:	eir_rcsunit			
Address:	120B0h-120B3h			
Name:	Error Identity Register			
ShortName:	EIR_VCSUNIT0			
Address:	1A0B0h-1A0B3h			
Name:	Error Identity Register			
ShortName:	EIR_VECSUNIT			
Address:	1C0B0h-1C0B3h			
Name:	Error Identity Register			
ShortName:	EIR_VCSUNIT1			
Address:	220B0h-220B3h			
Name:	Error Identity Register			
ShortName:	EIR_BCSUNIT			
The EIR register co	ontains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this			

register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)), except for the unrecoverable bits described.)

DWord	Bit	Description					
0	31:16	Mask	Mask				
		Access:		wo			
		Format:		Mask			
	15:0	Error Identity Bits					
		Format: Array of Error condition bits See the table titled Hardware-Detected Error Bits.					
		This register contains the persistent values of ESR error status bits that are unmasked via the					
		EMR register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined)					
			s register is reported in the Master Error bit of	,			
			rror condition, software must first clear the err	, , ,			
		in this fiel	d. If required, software should then proceed to	clear the Master Error bit of the IIR.			



EIR - Error Identity Register

Reserved bits are RO.

reserved sits are no.								
Value	Name							
1h	Error occurred							

Programming Notes

Writing a 1 to a set bit will cause that error condition to be cleared. However, neither the Page Table Error bit (Bit 4) nor the Instruction Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error).



Error Mask Register

	EMR - Error Mask Register					
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0xFFFFFFF					
Access:	R/W					
Size (in bits):	32					
Address:	020B4h-020B7h					
Name:	Error Mask Register					
ShortName:	EMR_RCSUNIT					
Address:	120B4h-120B7h					
Name:	Error Mask Register					
ShortName:	EMR_VCSUNIT0					
Address:	1A0B4h-1A0B7h					
Name:	Error Mask Register					
ShortName:	EMR_VECSUNIT					
Address:	1C0B4h-1C0B7h					
Name:	Error Mask Register					
ShortName:	EMR_VCSUNIT1					
Address:	220B4h-220B7h					
Name:	Error Mask Register					
ShortName:	EMR_BCSUNIT					
The EMP register is	s used by software to central which Error Status Pegister bits are masked or unmasked					

The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.

DWord	Bit	Description					
0	31:8	Reserved					
		Default Value:	FFFFFFh				
		Format:	Must Be One				
		Programming Notes					
		These bits are not implemented in HW and must be set to '1'					
	7:0	Error Mask Bits					
		Format: Array of error condition mask bits See the table titled Hardware-Detected Error					
		Bits.					



EMR - Error Mask Register						
	This register contains a bit mask that selects which error condition bits (from the ESR) are reported in the EIR.					
	Value	Name	Description			
	FFh	[Default]				
	0h	Not Masked	Will be reported in the EIR			
	1h	Masked	Will not be reported in the EIR			



Error Reporting Register

		ERR - Error Repo	rting Register				
Register	Space	e: MMIO: 0/2/0					
Source:	•	BSpec					
Default \	√alue:	·					
Size (in b	oits):	32					
Address:		0B42Ch					
DWord	Bit		Description				
0		Reserved	- Country and a second a second and a second a second and				
	31.3	Access:	RO				
		Reserved.					
	4	First Content Buffer Ready 0					
	7	Access:	R/W				
		First Content Buffer Ready 0 (FRSNTBFR0). First Content Buffer Ready: This bit gets set by the HW when the buffer is completely filled up at cleared by the driver when the contents of this buffer are copied out of memory. Is set by lpfc_lpconf_buffer0_ready (pulse). Ipconf_lpfc_buffer0_ready (static signal to lpfc).					
	3	Second Buffer ready slice 0					
		Access:	R/W				
		Second Content Buffer Ready slice 0 (SCNBF Second Content Buffer Ready: This bit gets s and cleared by the driver when the contents Is set by Ipfc_Ipconf_buffer1_ready (pulse). Ipconf_Ipfc_buffer1_ready (static signal to Ip	eet by the HW when the buffer is completely filled up of this buffer are copied out of memory.				
	2	Write Expire Error Slice 0					
		Access:	R/W				
	Write Expired Error slice 0 (WEERR0). Write Expired Error: If DMA controller could not get a chance to push the write of 64Bytes LTISEQ and data gets clobbered with the new expiration of the save timer, this error bit is indicate something went wrong. Signal -lpfc_lpconf_wrexp_error.						
	1	Buffer full Error Slice 0					
		Access:	R/W				
		Buffer full Error Slice 0 (BFFLERR0). Set by lpfc_lpconf_error_buffer_full. When all buffers are full lpfc sets this bit or i the buffer is full.	f only 1 buffer is enabled then lpfc sets this bit when				



		ERR - Error Reporting Regist	er
0	Reserved		
	Access:		RO
	Reserved.		



Error Status Register

	ESR - Error Status Register
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000000
Access:	RO
Size (in bits):	32
Address:	020B8h-020BBh
Name:	Error Status Register
ShortName:	ESR_RCSUNIT
Address:	120B8h-120BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT0
Address:	1A0B8h-1A0BBh
Name:	Error Status Register
ShortName:	ESR_VECSUNIT
Address:	1C0B8h-1C0BBh
Name:	Error Status Register
ShortName:	ESR_VCSUNIT1
Address:	220B8h-220BBh
Name:	Error Status Register
ShortName:	ESR_BCSUNIT
The FCD register s	entains the surrent values of all Hardware Detected Freez condition hits (these are all hy

The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by definition persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set bits must be cleared by software) and thereby causing a Master Error interrupt condition to be reported in the ISR.

DWord	Bit	Description					
0	31:16	Reserved	Reserved				
		Format:	Format: MBZ				
	15:0	Error Status Bits					
		Format: Array of error condition bits See the table titled Hardware-Detected Error Bits.					
		This register contains the non-persistent values of all hardware-detected error condition					
		bits.					
		Value Name					
		1h	Error Condition Detected				



EU_GRF_CLEAR

EU_GRF_CLEAR - EU_GRF_CLEAR					
Register Space:	MMIO: 0	/2/0			
Source:	BSpec				
Default Value:	0x000000	000			
Size (in bits):	32				
Address:	0E550h	0E550h			
Name:	EU_GRF_	EU_GRF_CLEAR			
ShortName:	EU_GRF_	EU_GRF_CLEAR			
This is a basic regis	This is a basic register template				
DWord	Bit	Description			
0	31:0	GRF_CLEAR			
		Default Value:	000000000000000		
		Access:	RO		



EU_STALL PER SUBSLICE

EUMETRICS EVENTO - EU STALL PER SUBSLICE

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00D8Ch

This register mirrors an accumulating count for EU Metric Event0.

It is enabled by configuration bits in GPMunit and SPMunits.

Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description	
0	31:0	EU Metric Event Count	
		Access:	RO



EU Mask Programming

TD_I	PM_I	MODE_E	UCOUNT - I	U Mask Pr	ogramming	
Register Space:	MMIC): 0/2/0				
Source:	BSpec					
Default Value:	0x0000000					
Access:	WO					
Size (in bits):	32					
Address:	0E4F8	h				
Name:	EU Ma	ask Programm	ning Slice 0			
ShortName:	TD_PN	/_MODE_EUC	COUNT_S0			
Address:	0E5F8	h				
Name:	EU Ma	ask Programm	ning Slice 1			
ShortName:	TD_PN	/_MODE_EUC	COUNT_S1			
Address:	0E6F8	h				
Name:	EU Mask Programming Slice 2					
ShortName:	TD_PM_MODE_EUCOUNT_S2					
DWord		Bit	Description			
0		31	SubSlice 3 EU 7 Enable			
			Format:		Enable	
					N.	
			Value	Name		
			0	Enabled [Default]		
			1	Disabled		
		30	SubSlice 3 EU 6 Enable			
			Format:		Enable	
			Value		Name	
			0	Enabled [Default		
			1 Disabled		-	
		29	SubSlice 3 EU 5 En			
			Format:		Enable	
				I		
			Value		Name	
			0	Enabled [Default	t]	
			1	Disabled		



TD_PM_I	MODE_E	UCOUNT -	EU Mask Programming	
	28	SubSlice 3 EU 4	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	27	SubSlice 3 EU 3	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	26	SubSlice 3 EU 2	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	25	SubSlice 3 EU 1 Enable		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	24	SubSlice 3 EU 0		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	23	SubSlice 2 EU 7		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	



TD_PM_N	MODE_E	UCOUNT -	EU Mask Programming	
	22	SubSlice 2 EU 6	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	21	SubSlice 2 EU 5	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	20	SubSlice 2 EU 4	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
-		1	Disabled	
	19	SubSlice 2 EU 3 Enable		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	18	SubSlice 2 EU 2	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
-		1	Disabled	
	17	SubSlice 2 EU 1		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	



TD_PM_	MODE_E	UCOUNT -	EU Mask Programming	
	16	SubSlice 2 EU 0	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	15	SubSlice 1 EU 7	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	14	SubSlice 1 EU 6	Enable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	13	SubSlice 1 EU 5 Enable		
		Format:	Enable	
		Value	Nama	
			Name	
		0	Enabled [Default]	
		1	Disabled	
	12	SubSlice 1 EU 4		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	11	SubSlice 1 EU 3		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
		-		



SubSlice 1 EU 2 Enable Format: Enable Value Name 0 Enabled [Default] 1 Disabled 9 SubSlice 1 EU 1 Enable Format: Enable			EU Mask Programming
Value Name 0 Enabled [Default] 1 Disabled 9 SubSlice 1 EU 1 Enable	10	SubSlice 1 EU 2	Enable
0 Enabled [Default] 1 Disabled 9 SubSlice 1 EU 1 Enable		Format:	Enable
0 Enabled [Default] 1 Disabled 9 SubSlice 1 EU 1 Enable			
1 Disabled 9 SubSlice 1 EU 1 Enable		Value	Name
9 SubSlice 1 EU 1 Enable		0	Enabled [Default]
		1	Disabled
Format: Fnable	9	SubSlice 1 EU 1	Enable
Torrida		Format:	Enable
Value Name		Value	Name
0 Enabled [Default]		0	Enabled [Default]
1 Disabled		1	Disabled
8 SubSlice 1 EU 0 Enable	8	SubSlice 1 EU 0	Enable
Format: Enable		Format:	Enable
Value Name			
0 Enabled [Default]			
1 Disabled			
7 SubSlice 0 EU 7 Enable	7		l l
Format: Enable		Format:	Enable
Value Name		Value	Name
0 Enabled [Default]		0	Enabled [Default]
1 Disabled		1	Disabled
6 SubSlice 0 EU 6 Enable	6	SubSlice 0 EU 6	Enable
Format: Enable		Format:	Enable
Value Name			
0 Enabled [Default]		-	
1 Disabled			
5 SubSlice 0 EU 5 Enable	5		
Format: Enable		Format:	Enable
Value Name		Value	Name
0 Enabled [Default]		0	Enabled [Default]
1 Disabled		1	Disabled



TD_PM_MODE_EUCOUNT - EU Mask Programming				
	4	SubSlice 0 EU 4 Er	nable	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	3	SubSlice 0 EU 3 Er		
		Format:	Enable	
		V 1		
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	2	SubSlice 0 EU 2 Enable		
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	
	1	SubSlice 0 EU 1 Er	nable	
		Format:	Enable	
		V 1		
		Value	Name	
		0	Enabled [Default]	
	_	1	Disabled	
	0	SubSlice 0 EU 0 Er	1	
		Format:	Enable	
		Value	Name	
		0	Enabled [Default]	
		1	Disabled	



EU NOT IDLE PER SUBSLICE

EUMETRICS_EVENT4 - EU NOT IDLE PER SUBSLICE

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00D9Ch

This register mirrors an accumulating count for EU Metric Event4.

It is enabled by configuration bits in GPMunit and SPMunits.

Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description	
0	31:0	EU Metric Event Count	
		Access:	RO



EU PAIR 0 PFET control register with lock

	P	FETCTL - EU PAIR 0 PFET	control re	egister with lock
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x0001000A		
Size (in b	oits):	32		
Address:		24608h		
DWord	Bit		Description	
0 3	31	PFET Control Lock		
		Access:	R/W Lock	
		0 = Bits of EU PAIR 0 PFETCTL register ar	e R/W	
		1 = All bits of EU PAIR 0 PFETCTL register		
		Once written to 1, the lock is set and can	not be cleared (i.	e., writing a 0 will not clear the lock).
		These bits are not reset on FLR.		
	30:21	Reserved		
		Access:		RO
		Reserved		
	20	Reserved		
	19	Powergood timer error		
		Access:	R/W	VC
		0 = Well is powered Down		
		1 = Well is powered up		0
		Once written to 1, the lock is set and can These bits are not reset on FLR.	not be cleared (i.	e., writing a U will not clear the lock).
		These bits are not reset on TEN.		
	18:16	Delay from enabling secondary PFETs		
		Default Value:		001b
		Access:		R/W Lock
		Delay from enabling secondary PFETs to	power good	
		3'b000: 40ns		
		3'b001: 80ns		
		3'b010: 160ns 3'b011: 320ns		
		3'b100: 640ns		
		3'b101: 1280ns		
		3'b110: 2560ns		
		3'b111: 5120ns		



	PFETCTL - EU PAIR 0	PFET control register with lock	
15:	13 Time period last primay pfet	strobe to secondary pfet strobe	
	Access:	R/W Lock	
	Time period last primay pfet str	obe to secondary pfet strobe	
	3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)		
	3'b111: 80ns (or 8 bclk)		
12:	Time period b/w two adjacen	t strobes	
	Access:	R/W Lock	
	Time period b/w two adjacent s	trobes to the primary FETs	
	3'b000: 10ns (or 1 bclk)		
	3'b010: 30ns (or 3 bclk)	3'b001: 20ns (or 2 bclk)	
	3'b111: 80ns (or 8 bclk)		
9:	FET setup margin from enable	e to strobe	
	Access:	R/W Lock	
	. 5	sampling enable event at the first pre-charge sequencer/shift	
	register flop 3'b000: 10ns (or 1 bclk)		
	3'b001: 20ns (or 2 bclk)		
	3'b010: 30ns (or 3 bclk)		
	3'b111: 80ns (or 8 bclk)		
6:	Number of flops to enable pri	0001010b	
	Access: R/W Lock Number of floors to enable primary EETs. For a setting of Nuthers will be Nu 1 total strokes.		
	Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes generated		
	7'b0000000: 10 Flops to be stro	bed	
	7'b0000001: 11 Flops to be stro	bed	
	7'b0000010: 12 Flops to be stro		
	7'b0001111: 26 Flops to be stro	bed	



EU PAIR 0 PGFET control register with lock

	PF	ETCTL - EU PAIR 0 PGFET	control register with lock	
Register	Space:	MMIO: 0/2/0	_	
Source:	•	BSpec		
Default \	Value:	0x0001000A		
Size (in b	oits):	32		
Address:		24608h		
DWord	Bit		Description	
0	31	PFET Control Lock		
		Access:	R/W Lock	
		0 = Bits of EU PAIR 0 PGFETCTL register are		
		1 = All bits of EU PAIR 0 PGFETCTL register		
		Once written to 1, the lock is set and cannot these bits are not reset on FLR.	ot be cleared (that is, writing a 0 will not clear the lock).	
		These bits are not reset on FLN.		
	30:21	Reserved		
		Access: RO		
		Reserved		
	20	Reserved		
	19	Powergood timer error		
		Access:	R/WC	
		0 = Well is powered Down		
		1 = Well is powered Up Once written to 1, the lock is set and cannot be cleared (that is, writing a 0 will not clear the lock)		
		Once written to 1, the lock is set and cannot be cleared (that is, writing a 0 will not clear the lock). These bits are not reset on FLR.		
	18:16	Delay from enabling secondary PFETs to	power good.	
		Default Value:	001b	
		Access:	R/W Lock	
		Delay from enabling secondary PFETs to power good		
		3'b000: 40ns		
		3'b001: 80ns 3'b010: 160ns		
		3'b011: 320ns		
		3'b100: 640ns		
		3'b101: 1280ns		
		3'b110: 2560ns		
		3'b111: 5120ns		



	PF	ETCTL - EU PAIR 0 PGFET	control register with lock	
15	5:13	Time period last primay pfet strobe to so	econdary pfet strobe	
		Access:	R/W Lock	
		Time period last primay pfet strobe to seco	ndary pfet strobe	
		3'b000: 10ns (or 1 bclk)		
		3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)		
		3'b111: 80ns (or 8 bclk)		
12	2:10	Time period b/w two adjacent strobes		
		Access:	R/W Lock	
		Time period b/w two adjacent strobes to the	ne primary FETs	
		3'b000: 10ns (or 1 bclk)		
		3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk)		
		3'b111: 80ns (or 8 bclk)		
9	9:7	FET setup margin from enable to strobe		
		Access: R/W Lock		
			hable event at the first pre-charge sequencer/shift	
		register flop 3'b000: 10ns (or 1 bclk)		
		3'b001: 20ns (or 2 bclk)		
		3'b010: 30ns (or 3 bclk)		
		3'b111: 80ns (or 8 bclk)		
6	5:0	Number of flops to enable primary FETs		
		Default Value:	0001010b	
		Access: R/W Lock		
		Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes		
		generated 7'b0000000: 10 Flops to be strobed		
		7'b0000001: 11 Flops to be strobed		
		7'b0000010: 12 Flops to be strobed		
		7'b0001111: 26 Flops to be strobed		



EU PAIR 0 Power Context Save request

	P	GCTXREQ - EU PA	AIR 0 Power Conte	ext Save request	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address:		24604h			
DWord	Bit		Description		
0	31:16	Message Mask			
		Access:		RO	
		Message Mask bots for low	er 16 bits		
	15:10	Reserved			
		Access:		RO	
		Reserved			
	9	Power context save request			
		Access:	R/W Set		
		Power Context Save Request			
		1'b0 : Power context save is not being requested <default></default>			
		1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.			
	8:0	Power Context Save reque	st crdit count		
		Access:		R/W	
		QWord Credits for Power Context Save Request Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)			
		Maximum Credits = 511 : Unit may send 511 QWord pairs			
		A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register			
				1-bits each (32-bit command followed	
		by 32-bit NOOP) and will consume one QWord credit. Only valid with PWRCTX_SAVE_RE			



EU PAIR 0 Power Down FSM control register with lock

POW	/ERI	ONFSMCTL - EU PAIR 0 F	Power Down FSM control register
		with	lock
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000088	
Size (in b	oits):	32	
Address:		24610h	
DWord	Bit		Description
0	31	power down control Lock	
		Access:	R/W Lock
			CTL register are R/W CTL register are RO (including this lock bit) nnot be cleared (that is, writing a 0 will not clear the lock).
30:1	30:13	Reserved	
		Access:	RO
		Reserved	
	12	Leave firewall disabled	
		Access:	R/W Lock
		pretend to complete the flow with PM. Encodings: 0 = Default mode, that is, firewall gated flows	the gated domain for a power down flow. But it will domain to ungated domain crossing during power down firewall the gated domain, but complete logical flow
	11	Leave reset de-asserted	
		Access:	R/W Lock
		the flow with PM. Encodings: 0 = Default mode, that is, assert resets of	uring power down flows s, dont assert reset, but complete logical flow



POWERDNFSMCTL - EU PAIR 0 Power Down FSM control register with lock

10	Leave	C1 1/	~~ 1
1()	I ESVE	(I K C	()N

Access: R/W Lock

When this bit is set, SPC will not gate clks for power off flow. But it will pretend to complete the flow with PM.

Encodings:

0 = Default mode, that is, gate clocks during power down flows

1 = Leave CLKS ON mode, that is, dont clock gate, but complete logical flow

9 **Leave FET On**

Access: R/W Lock

When this bit is set, SPC will not turn off the PFET eventhough it will complete the flow with PM. Encodings:

0 = Default mode, that is, power off fets during power down flows

1 = Leave ON mode, that is, dont power off pfet, but complete logical flow

Programming Notes

This bit should be programmed before the powerup sequence is initiated for SSM.

8:6 | Power Down state 3

Default Value:	010b
Access:	R/W Lock

This will be the 3rd state before power is turned OFF in the well

Encodings:

000 = Assert Reset

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default: Gate Clocks

5:3 **Power Down state 2**

Default Value:	001b
Access:	R/W Lock

This will be the 2nd state before power is turned OFF in the well

Encodings:

000 = Assert Reset

001 = Firewall ON

010 = Gate clocks

1xx = Rsvd for future

Default:Firewall ON



POWERDNFSMCTL - EU PAIR 0 Power Down FSM control register

	with lock		
2:0	Power Down state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state before power is turned C Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset	orr in the well	



EU PAIR 0 Power Gate Control Request

PGCTLREQ - EU PAIR 0 Power Gate Control Request				
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default Value:		0x00000000		
Size (in bits):		32		
Address:		24600h		
Clock G	ating N	Messages Register		
DWord	Bit Description			
0 31:16 Message Mask				
		Access:	RO	
Message Mask - To write to bits 15:0, the corresponding message mask bits must example, for bit 14 to be set, bit 30 needs to be 1 : 40004000 15:2 Reserved			2	
		Access:	RO	
		Reserved		
-	1	CLK RST FWE Request		
		Access:	R/W	
		EU PAIR 0 CLK RST FWE request:		
		'0' : Initiate power down sequence (clk/rst/fwe)		
'1': Initiate power up sequence (clk/rst/fwe) 0 Reserved				



EU PAIR 0 Power on FSM control register with lock

POW	ERU	IPFSMCTL - EU PAIF	R 0 Power on FS lock	SM control register wit	h		
Register Source:	Space	: MMIO: 0/2/0 BSpec	IOCK				
Default V	/alue:	0x00000088					
Size (in b	its):	32					
Address:		2460Ch					
DWord	Bit		Description				
0	31	power up control Lock					
		Access:	R/W Lock				
-		0 = Bits of EU PAIR 0 POWERUPFSMCTL register are R/W 1 = All bits of EU PAIR 0 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (that is, writing a 0 will not clear t These bits are not reset on FLR.					
	30:9	Reserved					
		Access:		RO			
		Reserved					
	8:6						
		Default Value:	Value: 010b	010b			
		Access:		R/W Lock			
		This will be the 3rd state after portion of the	ower is turned ON in the	well			
	5:3	Power UP state 2					
		Default Value:	ue: 001b				
		Access:		R/W Lock			
		This will be the 2nd state after p Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets	ower is turned ON in the	well			



POWERUPFSMCTL - EU PAIR 0 Power on FSM control register with lock

		Į.	ock	
		1xx = Rsvd for future Default - Firewall OFF 2:0 Power UP state 1		
	2:0			
		Default Value:	000b	
		Access:	R/W Lock	
		This will be the 1st state after power is Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate	turned ON in the well	



EU PAIR 1 PFET control register with lock

	P	FETCTL - EU PAIR 1 PFET control register with lock		
Register Space: MMIO: 0/2/0				
Source:		BSpec		
·		0x0001000A [KBL]		
Size (in b	oits):	32		
Address:		24688h		
DWord	Bit	Description		
0	31	PFET Control Lock		
		Access: R/W Lock		
		0 = Bits of EU PAIR 1 PFETCTL register are R/W 1 = All bits of EU PAIR 1 PFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.		
	30:21	Reserved		
		Access: RO		
		Reserved		
	20	Power Well Status		
		Access: R/WC		
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.		
	19	Powergood timer error		
		Access: R/WC		
		0 = Well is powered Down 1 = Well is powered up Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.		
	18:16	Delay from enabling secondary PFETs to power good.		
		Access: R/W Lock		
		Delay from enabling secondary PFETs to power good 3'b000: 40ns 3'b001: 80ns 3'b010: 160ns 3'b011: 320ns		



P	FETCTL - EU PAIR 1 PFE	T control	register with lock	
	3'b100: 640ns 3'b101: 1280ns 3'b110: 2560ns 3'b111: 5120ns			
	Value		Name	
	001b	[Default]		
15:13	Time period last primay pfet strobe to secondary pfet strobe			
	Access: R/W Lock			
	Time period last primay pfet strobe to secondary pfet strobe 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk)			
3'b010: 30ns (or 3 bclk)				
	3'b111: 80ns (or 8 bclk)			
12:10	Time period b/w two adjacent strobe	es		
	Access:	R/W Lock		
	Time period b/w two adjacent strobes t 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	o tne primary FE	:15	
9:7	FET setup margin from enable to strobe			
	Access: R/W Lock			
	Setup margin in design before sampling enable event at the first pre-charge sequencer/shift register flop 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)			
6:0	Number of flops to enable primary F	ETs		
	Default Value:		0001010b	
	Access:		R/W Lock	
	Number of flops to enable primary FETs generated 7'b0000000: 10 Flops to be strobed 7'b0000001: 11 Flops to be strobed 7'b0000010: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed	s. For a setting o	f N there will be N+1 total strobes	



EU PAIR 1 Power Context Save request

P	GCTXREQ - EU P	PAIR 1 Power Cont	ext Save request	
Space:	MMIO: 0/2/0		-	
	BSpec			
/alue:	0x00000000			
oits):	32			
	24684h			
Bit		Description		
31:16	Message Mask			
	Access:		RO	
	Message Mask bots for lo	wer 16 bits		
15:10	Reserved			
	Access:		RO	
	Reserved			
9	Power context save requ	est		
	Access:	R/W Set		
	1'b0 : Power context save is not being requested <default></default>			
0.0	Device Contout Save were			
0.0		uest craft count	R/W	
		Contact Sava Paguast	R/ VV	
	Minimum Credits = 1 : Unit may send 1 QWord pair (enough for first LRI at least)			
	A QWord pair is defined as data. Note that the LRI hea	s a 32-bit register address and ader and END commands are 6	the corresponding 32-bits of register 4-bits each (32-bit command followed	
	Space: /alue: bits): Bit 31:16	Space: MMIO: 0/2/0 BSpec /alue: 0x00000000 pits): 32 24684h Bit 31:16 Message Mask	BSpec /alue: 0x00000000 pits): 32 24684h Bit Description 31:16 Message Mask Access: Message Mask bots for lower 16 bits 15:10 Reserved Access: Reserved 9 Power context save request Access: Power Context Save Request 1'b0: Power context save is not being requested < defaul 1'b1: Power context save is being requested CPUnitself-clears this bit upon sampling. 8:0 Power Context Save request crdit count Access: QWord Credits for Power Context Save Request	



EU PAIR 1 Power Down FSM control register with lock

POW	/ERI	DNFSMCTL - EU PAIR v	1 Power Down F	SM control register
Register	Space:	: MMIO: 0/2/0		
Source:	•	BSpec		
Default \	Value:	0x00000088		
Size (in l	oits):	32		
Address		24690h		
DWord	Bit		Description	
0	31	power down control Lock		
		Access:	R/W Lock	
		0 = Bits of EU PAIR 1 POWERDNFS 1 = All bits of EU PAIR 1 POWERDI Once written to 1, the lock is set an These bits are not reset on FLR.	NFSMCTL register are RO (inc	
3	30:13	Reserved		
		Access:		RO
		Reserved		
	12	Leave firewall disabled		
		Access:	R/W Lock	
		When This bit is set SPC will not fir pretend to complete the flow with Encodings: 0 = Default mode, i.e firewall gated flows 1 = Leave firewall disabled, i.e don	PM d domain to ungated domain	crossing during power down
	11	Leave reset de-asserted		
		Access:	R/W Lock	
		When This bit is set SPC will not as the flow with PM Encodings: 0 = Default mode, i.e assert resets 1 = Leave reset de-asserted mode,	during power down flows	



POWERDNFSMCTL - EU PAIR 1 Power Down FSM control register with lock

		with lock	
10	Leave CLKs ON		
	Access:	R/W Lock	
	When This bit is set SPC w flow with PM Encodings:	vill not gate clks for power off t	flow. But it will pretend to complete the
	_	clocks during power down flo , i.e dont clock gate, but comp	
9	Leave FET On		
	Access:	R/W Lock	
	Encodings: 0 = Default mode, i.e pow 1 = Leave ON mode, i.e do	er off fets during power down ont power off pfet, but comple	
8:6	Power Down state 3		
	Default Value:		010b
	Access:		R/W Lock
	This will be the 3rd state being the Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	pefore power is turned OFF in t	the well
5:3	Power Down state 2		
	Default Value:		001b
	Access:		R/W Lock
	This will be the 2nd state Incodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default :Firewall ON	oefore power is turned OFF in	the well



POWERDNFSMCTL - EU PAIR 1 Power Down FSM control register with lock

	with lock						
2:0	Power Down state 1						
	Default Value:	000b					
	Access:	R/W Lock					
	This will be the 1st state before power is turned OFF in Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset	the well					



EU PAIR 1 Power Gate Control Request

	P	GCTLREQ - EU PAIR 1 Powe	er Gate Con	trol Request		
Register	Space:	MMIO: 0/2/0		-		
Source:		BSpec				
Default \	/alue:	0x0000000				
Size (in b	oits):	32				
Address:		24680h				
Clock Ga	ating N	1essages Register				
DWord	Bit	De	escription			
0	31:16	Message Mask				
		Access:		RO		
		Message Mask In order to write to bits 15:0, written. For example, for bit 14 to be set, bit 3		2		
	15:2	Reserved				
		Access:		RO		
		Reserved				
	1	CLK RST FWE Request				
		Access:	R/W			
		EU PAIR 1 CLK RST FWE request:				
		'0' : Initiate power down sequence (clk/rst/fwe)				
		'1': Initiate power up sequence (clk/rst/fwe)				
-	0	Power Gate Request	_			
		Access:	R/W			
		EU PAIR 1 power well request:				
		'0' : Initiate Power Down request				
		'1' : Initiate Power UP req				



EU PAIR 1 Power on FSM control register with lock

		lo	ck		
Register S	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default V	alue:	0x00000088			
Size (in b	its):	32			
Address:		2468Ch			
DWord	Bit		Description		
0	31	power up control Lock			
		Access:	R/W Lock		
3		1 = All bits of EU PAIR 1 POWERUPFSMCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.			
	30:9	Reserved			
		Access:		RO	
		Reserved			
	8:6	Power UP state 3			
		Default Value:		010b	
		Access:		R/W Lock	
		This will be the 3rd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	urned ON in the	well	
	5:3	Power UP state 2		T	
		Default Value:		001b	
		Access:		R/W Lock	
		This will be the 2nd state after power is to Encodings: 000 = Clock Ungate 001 = Firewall OFF	urned ON in the	e well	



POWERUPFSMCTL - EU PAIR 1 Power on FSM control register with lock 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF 2:0 **Power UP state 1** Default Value: 000b R/W Lock Access: This will be the 1st state after power is turned ON in the well 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



EU PAIR 2 PGFET control register with lock

	PF	ETCTL - EU PAIR 2 PGFET	control register with lock				
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x0001000A [KBL]					
Size (in b	oits):	32					
Address: 24708h							
DWord	Bit		Description				
0	31	PFET Control Lock					
		Access:	R/W Lock				
		0 = Bits of EU PAIR 2 PGFETCTL register a 1 = All bits of EU PAIR 2 PGFETCTL register Once written to 1, the lock is set and cann					
		These bits are not reset on FLR.					
	30:21	Reserved					
		Access:	RO				
		Reserved					
Ĩ	20	Power Well Status					
		Access:	R/WC				
		0 = Well is powered Down					
		1 = Well is powered Up					
		Once written to 1, the lock is set and cannot be cleared (that is, writing a 0 will not clear These bits are not reset on FLR.					
	19	Powergood timer error					
		Access:	R/WC				
		0 = Well is powered Down					
		1 = Well is powered Up					
		Once written to 1, the lock is set and canr These bits are not reset on FLR.	not be cleared (that is, writing a 0 will not clear the lock).				
	18:16	Delay from enabling secondary PFETs t	o power good				
		Access:	R/W Lock				
		Delay from enabling secondary PFETs to p	power good				
		3'b000: 40ns					
		3'b001: 80ns 3'b010: 160ns					
		3'b011: 320ns					
		1					



	3'b100: 640ns 3'b101: 1280ns 3'b110: 2560ns 3'b111: 5120ns		
	Value		Name
	001b	[Default]	
15:13	Time period last primay pfet stro	be to secondary p	fet strobe
	Access:	R/W Lock	
	Time period last primay pfet strobe 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	to secondary pfet s	strobe
12:10	Time period b/w two adjacent str	robes	
	Access:	R/W Lock	
	3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)		
9:7	FET setup margin from enable to	strobe	
	Access:	R/W Lock	
	Setup margin in design before sam register flop 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	pling enable event a	at the first pre-charge sequencer/shift
6:0	Number of flops to enable prima	ry FETs	
	Default Value:		0001010b
	Access:		R/W Lock
	Number of flops to enable primary generated. 7'b0000000: 10 Flops to be strobed 7'b0000001: 11 Flops to be strobed 7'b0000010: 12 Flops to be strobed	 	of N, there will be N+1 total strobes



EU PAIR 2 Power Context Save request

	P	GCTXREQ - EU PAIR 2	2 Powe	r Conte	xt Save request	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default '	Value:	0x0000000				
Size (in l	bits):	32				
Address	:	24704h				
DWord	Bit		Des	cription		
0 31	31:16	Message Mask				
		Access:			RO	
1		Message Mask bits for lower 16 bits				
	15:10	Reserved				
		Access:			RO	
		Reserved				
	9	Power context save request				
		Access:		R/W Set		
		Power Context Save Request				
		1'b0 : Power context save is not being requested <default></default>				
		1'b1 : Power context save is being requested				
		CPUnit self-clears this bit upon sampling.				
	8:0	Power Context Save request crdi	t count			
		Access:			R/W	
		QWord Credits for Power Context S Minimum Credits = 1: Unit may se Maximum Credits = 511: Unit may A QWord pair is defined as a 32-bi data. Note that the LRI header and by 32-bit NOOP) and will consume	end 1 QWord send 511 Q t register ad END comm	d pair (enou Word pairs dress and tl ands are 64	ne corresponding 32 bits of register- bits each (32-bit command follow	ved



EU PAIR 2 power Down FSM control register with lock

POW	/ERI	ONFSMCTL - EU PAIR 2 po	ower Down FSM control register
		with l	ock
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000088	
Size (in b	oits):	32	
Address:		24710h	
DWord	Bit		Description
0	31	power Down control Lock	
		Access:	R/W Lock
		0 = Bits of EU PAIR 2 POWERDNFSMCTL re 1 = All bits of EU PAIR 2 POWERDNFSMCT Once written to 1, the lock is set and cannot These bits are not reset on FLR.	S .
3	30:13	Reserved	
		Access:	RO
		Reserved	
	12	Leave firewall disabled	
		Access:	R/W Lock
		pretend to complete the flow with PM. Encodings: 0 = Default mode, that is, firewall gated do flows	pe gated domain for a power Down flow. But it will be gated domain crossing during power Down rewall the gated domain, but complete logical flow
	11	Leave reset de-asserted	
		Access:	R/W Lock
		the flow with PM. Encodings: 0 = Default mode, that is, assert resets dur	ring power Down flows don't assert reset, but complete logical flow



POWERDNFSMCTL - EU PAIR 2 power Down FSM control register with lock

		with lock		
10	Leave CLKs ON	,		
	Access:	R/W Loc	k	
	When this bit is set SPC will no flow with PM. Encodings:			
	0 = Default mode, that is, gate 1 = Leave CLKS ON mode, that			
9	Leave FET On			
	Access:	R/W Loc	k	
	When this bit is set SPC will no Encodings: 0 = Default mode, that is, power than the set of the s		venthough it will complete the flow with PM.	
	1 = Leave ON mode, that is, don't power off pfet, but complete logical flow			
		Programmin	g Notes	
	This bit should be programme	ed before the poweru	p sequence is initiated for EUP2.	
8:6	power Down state 3			
	Default Value:		010b	
	Access:		R/W Lock	
	This will be the 3rd state before Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default - Gate Clocks	e power is turned OF	F in the well.	
5:3	power Down state 2			
	Default Value:		001b	
	Access:		R/W Lock	
	This will be the 2nd state befor Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future	e power is turned OF	F in the well.	
	Default - Firewall ON			



POWERDNFSMCTL - EU PAIR 2 power Down FSM control register with lock

	with lo	ock	
2:0	power Down state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state before power is tur	ned OFF in the well.	
	Encodings:		
	000 = Assert Reset		
	001 = Firewall ON		
	010 = Gate clocks 1xx = Rsvd for future		
	Default - Assert Reset		



EU PAIR 2 Power Gate Control Request

	P	GCTLREQ - EU PAIR 2 Po	ower Gate Control Request			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000000					
Size (in b	oits):	32				
Address: 24700h						
Clock G	ating N	Messages Register				
DWord	Bit		Description			
0	31:16	Message Mask				
		Access:	RO			
		Message Mask - To write to bits 15:0, the example, for bit 14 to be set, bit 30 need	ne corresponding message mask bits must be written. For ds to be 1 : 40004000.			
	15:2	Reserved				
		Access:	RO			
		Reserved				
	1	CLK RST FWE Request				
		Access:	R/W			
		EU PAIR 2 CLK RST FWE request:				
		'0' : Initiate power Down sequence (clk/				
		'1': Initiate power Up sequence (clk/rst,	/twe)			
	0	Power Gate Request				
		Access:	R/W			
		EU PAIR 2 power well request:				
		'0' : Initiate power Down request				
		'1' : Initiate power Up req				



EU PAIR 2 Power on FSM control register with lock

POWI	ERU	IPFSMCTL - EU PA	AIR 2 Pov loc		SM control	register with
Register S	Space	: MMIO: 0/2/0 BSpec	100	<u>K</u>		
Default Value: 0x00000088 Size (in bits): 32						
Address:		2470Ch				
DWord	Bit			Description		
0	31	power Up control Lock				
		Access:		R/W Lock		
		0 = Bits of EU PAIR 2 POWER 1 = All bits of EU PAIR 2 POW Once written to 1, the lock is These bits are not reset on FL	VERUPFSMCTL set and canno	register are R	O (including this lo	
	30:9	Reserved				
		Access:			RO	
		Reserved				
	8:6	power Up state 3				
		Default Value:			010b	
		Access:			R/W Lock	
		This will be the 3rd state afte Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	r power is turr	ned ON in the	well	
	5:3	power Up state 2				1
		Default Value:			001b	
		Access:			R/W Lock	
		This will be the 2nd state after Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF	r power is tur	ned ON in the	well.	



POWERUPFSMCTL - EU PAIR 2 Power on FSM control register with lock

lock			
2:0	power Up state 1		
	Default Value:	000Ь	
	Access:	R/W Lock	
	This will be the 1st state after power is to	urned ON in the well.	
	Encodings:		
	000 = Clock Ungate		
	001 = Firewall OFF		
	010 = De-assert resets		
	1xx = Rsvd for future		
	Default - Clock Ungate		



EU PAIR 3 PFET control register with lock

	P	FETCTL - EU PAIR 3 PFET control	register with lock			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x0001000A				
Size (in b	Size (in bits): 32					
Address:		24788h				
DWord	Bit	t Description				
0	31	PFET Control Lock				
		Access: R/W Lock				
		0 = Bits of EU PAIR 3 PFETCTL register are R/W				
		1 = All bits of EU PAIR 3 PFETCTL register are RO (include				
		Once written to 1, the lock is set and cannot be cleared	(i.e., writing a 0 will not clear the lock).			
		These bits are not reset on FLR.				
	30:21	Reserved				
		Access:	RO			
		Reserved				
	20	Power Well Status				
		Access:	/WC			
		0 = Well is powered Down				
		1 = Well is powered up				
		Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 will not clear the lock). These bits are not reset on FLR.				
	19	Powergood timer error				
			/WC			
		0 = Well is powered Down				
		1 = Well is powered up				
		Once written to 1, the lock is set and cannot be cleared	(i.e., writing a 0 will not clear the lock).			
		These bits are not reset on FLR.				
	18:16	Delay from enabling secondary PFETs to power goo	d.			
		Default Value:	001b			
		Access:	R/W Lock			
		Delay from enabling secondary PFETs to power good				
		3'b000: 40ns				
		3'b001: 80ns				



P	FETCTL - EU PAIR 3 PFET	control	register with lock
	3'b010: 160ns 3'b011: 320ns 3'b100: 640ns 3'b101: 1280ns 3'b110: 2560ns 3'b111: 5120ns		
15:13	Time period last primay pfet strobe to s	econdary pfe	et strobe
	Access:	R/W Lock	
	Time period last primay pfet strobe to second 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	ondary pfet st	robe
12:10	Time period b/w two adjacent strobes		
	Access:	R/W Lock	
	Time period b/w two adjacent strobes to the 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	he primary FE	Ts
9:7	FET setup margin from enable to strobe		
	Access:	R/W Lock	
	Setup margin in design before sampling en register flop 3'b000: 10ns (or 1 bclk) 3'b001: 20ns (or 2 bclk) 3'b010: 30ns (or 3 bclk) 3'b111: 80ns (or 8 bclk)	nable event a	t the first pre-charge sequencer/shift
6:0	Number of flops to enable primary FETs	i	
	Default Value:		0001010b
	Access:		R/W Lock
	Number of flops to enable primary FETs. For generated 7'b0000000: 10 Flops to be strobed 7'b0000001: 11 Flops to be strobed 7'b0000010: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed	or a setting of	f N there will be N+1 total strobes



EU PAIR 3 Power Context Save request

	P	GCTXREQ - EU PAIR	3 Powe	r Conte	xt Save request	
Register	Space:	MMIO: 0/2/0			<u>-</u>	
Source:	Source: BSpec					
Default \	Value:	0x0000000				
Size (in l	bits):	32				
Address	:	24784h				
DWord	Bit		Des	scription		
0	31:16	Message Mask				
		Access:			RO	
		Message Mask bots for lower 16 bits				
	15:10	Reserved				
		Access:			RO	
		Reserved				
	9	Power context save request				
		Access:		R/W Set		
		Power Context Save Request 1'b0 : Power context save is not being requested <default> 1'b1 : Power context save is being requested CPUnit self-clears this bit upon sampling.</default>				
	8:0	Power Context Save request crd	it count			
		Access:			R/W	
		QWord Credits for Power Context Minimum Credits = 1: Unit may se Maximum Credits = 511: Unit may A QWord pair is defined as a 32-b data. Note that the LRI header and by 32-bit NOOP) and will consume	end 1 QWor y send 511 (it register ad I END comn	d pair (enoug QWord pairs ddress and th nands are 64	ne corresponding 32-bits of regist -bits each (32-bit command follow	wed



EU PAIR 3 Power Down FSM control register with lock

POV	/ERI		Power Down FSM control registe lock	r
0 = 1 =		: MMIO: 0/2/0 BSpec 0x00000088 32 24790h power down control Lock Access: 0 = Bits of EU PAIR 3 POWERDNFSMCTL 1 = All bits of EU PAIR 3 POWERDNFSMCT	Description R/W Lock	
	30:13	These bits are not reset on FLR.	RO	
	12	pretend to complete the flow with PM Encodings: 0 = Default mode, i.e firewall gated dom flows	R/W Lock the gated domain for a power down flow. But it will ain to ungated domain crossing during power down rall the gated domain, but complete logical flow	
	11	the flow with PM Encodings: 0 = Default mode, i.e assert resets during	R/W Lock eset for power off flow. But it will pretend to complete g power down flows ent assert reset, but complete logical flow	



POWERDNFSMCTL - EU PAIR 3 Power Down FSM control register

	with	lock		
10	Leave CLKs ON			
	Access:	R/W Lock		
	When This bit is set SPC will not gate clks flow with PM Encodings:	for power off f	low. But it will pretend to complete t	
	0 = Default mode, i.e gate clocks during p 1 = Leave CLKS ON mode, i.e dont clock			
9	Leave FET On			
	Access:	R/W Lock		
	When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PN Encodings: 0 = Default mode, i.e power off fets during power down flows 1 = Leave ON mode, i.e dont power off pfet, but complete logical flow			
	Pro	gramming No	tes	
	This bit should be programmed before the powerup sequence is initiated for EUP3.			
8:6	Power Down state 3			
	Default Value:		010b	
	Access:		R/W Lock	
	This will be the 3rd state before power is Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Gate Clocks	turned OFF in t	he well	
5:3	Power Down state 2		T	
	Default Value:		001b	
	Access:		R/W Lock	
	This will be the 2nd state before power is	turned OFF in	the well	
	Encodings: 000 = Assert Reset			
	000 = Assert Reset 001 = Firewall ON			
	010 = Gate clocks			
	1xx = Rsvd for future			
	Default :Firewall ON			



POWERDNFSMCTL - EU PAIR 3 Power Down FSM control register

with lock			
2:0	Power Down state 1		
	Default Value:	000b	
	Access:	R/W Lock	
	This will be the 1st state before power is turn Encodings: 000 = Assert Reset 001 = Firewall ON 010 = Gate clocks 1xx = Rsvd for future Default : Assert Reset	ed OFF in the well	



EU PAIR 3 Power Gate Control Request

P	GCTLREQ - EU PAIR 3 Pov	ver Gate Cor	ntrol Request			
Space:	MMIO: 0/2/0		-			
	BSpec					
Default Value: 0x00000000						
Size (in bits): 32						
	24780h					
ating M	1essages Register					
Bit		Description				
31:16	Message Mask					
	Access:		RO			
Message Mask - To write to bits 15:0, the corresponding message mask bits must be writted example, for bit 14 to be set, bit 30 needs to be 1 : 40004000			age mask bits must be written. For			
15:2	Reserved					
	Access:		RO			
	Reserved					
1	CLK RST FWE Request					
	Access:	R/W	,			
	EU PAIR 3 CLK RST FWE request:					
	• • • • • • • • • • • • • • • • • • • •	•				
	: Initiate power up sequence (clk/rst/fw	e)				
0	Power Gate Request					
	Access:	R/W	1			
	EU PAIR 3 power well request:					
	•					
	i : initiate Power UP req					
,	Space: falue: its): ting M Bit 31:16	Space: MMIO: 0/2/0 BSpec Space: 0x000000000 Sits): 32 24780h String Messages Register Bit 31:16 Message Mask Access: Message Mask - To write to bits 15:0, the example, for bit 14 to be set, bit 30 needs to 15:2 Reserved 1 CLK RST FWE Request Access: Reserved 1 CLK RST FWE Request O': Initiate power down sequence (clk/rst, '1': Initiate power up sequence (clk/rst/fw) 0 Power Gate Request Access:	BSpec falue: 0x00000000 fits): 32 24780h String Messages Register Bit Description 31:16 Message Mask Access: Message Mask - To write to bits 15:0, the corresponding message example, for bit 14 to be set, bit 30 needs to be 1: 40004000 15:2 Reserved Access: Reserved 1 CLK RST FWE Request Access: EU PAIR 3 CLK RST FWE request: '0': Initiate power down sequence (clk/rst/fwe) '1': Initiate power up sequence (clk/rst/fwe) 0 Power Gate Request Access: EU PAIR 3 power well request: '0': Initiate Power Down request			



EU PAIR 3 Power on FSM control register with lock

POVVI	LKO	PFSMCTL - EU PAIR	locl		SIVI COITCI	n register with
Register Space: Source:		MMIO: 0/2/0 BSpec				
Default V	alue:	0x00000088				
Size (in b	its):	32				
Address:		2478Ch				
DWord	Bit			Description		
0	31	power up control Lock				
		Access:		R/W Lock		
		0 = Bits of EU PAIR 3 POWERUPF 1 = All bits of EU PAIR 3 POWERU Once written to 1, the lock is set These bits are not reset on FLR.	UPFSMCTL	register are F	RO (including thi	
	30:9	Reserved				
		Access:			RO	
		Reserved			·	
	8:6	Power UP state 3				
		Default Value:			010b	
		Access:			R/W Lock	
		This will be the 3rd state after po Encodings: 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - De-assert resets 3'b000: 10ns (or 1 bclk)	wer is turr	ned ON in the	well	
	5:3	Power UP state 2				
		Default Value:			001b	
		Access:			R/W Lock	
		This will be the 2nd state after po Encodings: 000 = Clock Ungate 001 = Firewall OFF	ower is tur	ned ON in the	well	



POWERUPFSMCTL - EU PAIR 3 Power on FSM control register with lock 010 = De-assert resets 1xx = Rsvd for future Default - Firewall OFF 2:0 **Power UP state 1** Default Value: 000b R/W Lock Access: This will be the 1st state after power is turned ON in the well 000 = Clock Ungate 001 = Firewall OFF 010 = De-assert resets 1xx = Rsvd for future Default - Clock Ungate



Event selection and base counters

		LPFCREG2 - Event sele	ection and base counters
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x00000000	
Size (in b	oits):	32	
Address:		0B00Ch	
DWord	Bit		Description
0	31:24	Counter 7 client	
		Access:	R/W
		Incf_lpfc_cnt7_client[7:0].	
		Client Encoding (hex):	
		GAFS Rd 00	
		GAFS Wr 01	
		HDC0 Data Rd 02	
		HDC0 Const Rd 03	
		HDC0 URB Rd 04	
		HDC0 Data Wr 05	
		HDC0 URB Wr 06	
		HDC1 Data Rd 07	
		HDC1 Const Rd 08 HDC1 URB Rd 09	
		HDC1 Data Wr 0A	
		HDC1 URB Wr 0B	
		TDL0 Rd 0C	
		TDL1 Rd 0D	
		Tex0 Rd 0E	
		Tex1 Rd 0F	
		Tex2 Rd (reserved) 10	
		Tex3 Rd (reserved) 11	
		SBE Rd 12	
		IC0 Rd 13	
		IC1 Rd 14	
		SARB Rd 15	
		Aggregated Tex 16	
		SLM0 Rd 17	
		SLM1 Rd 18	
		SLM0 Wr 19 SLM1 Wr 1A	
		SLM1 Wr TA SLM0 Atomics 1B	
		SLM1 Atomics 1C	
		Reserved 1D	
		Reserved 1D	



LPFCREG2 - Event selection and base counters

Reserved 1E

Reserved 1F

FF Stalls 20

HDC Stalls 21

TDL Stalls 22

Texture Stalls 23

IC Stalls 24

SBE Stalls 25

SLM Stalls 26

Bank0 Total Hits 40

Bank0 Total Cycles 41

Bank0 Total Rds 42

Bank0 Total Wrs 43

Bank0 FF Rds 44

Bank0 FF Wrs 45

Bank0 DC Rds 46

Bank0 DC Wrs 47

Bank0 DC Hits 48

rsvd 49

Bank0 Tex Rds 4A

Bank0 Tex Hits 4B

Bank0 IC Rds 4C

Bank0 IC Hits 4D

Reserved 4E

Reserved 4F

Bank1 Events 50-5F (except 59-reserved)

Bank2 Events 60-6F(except 69-reserved)

Bank3 Events 70-7F(except 79-reserved)

MSC Rd 80

MSC Wr 81

STC Rd 82

STC Wr 83

Hiz Rd 84

Hiz Wr 85

RCZ Rd 86

RCZ Wr 87

RCC Rd 88

RCC Wr 89 LTCD0 Err Corr EE

LTCD1 Err Corr EF

LTCD2 Err Corr F0

LTCD3 Err Corr F1

LTCD0 Err UnCorr F2

LTCD1 Err UnCorr F3

LTCD2 Err UnCorr F4

LTCD3 Err UnCorr F5



	LPFCREG2 - Event selec	tion and base counters			
	Counter#7 Client Selection: This field controls which client's request stream is observed in counter#7.				
23:16	Counter 6 client				
	Access:	R/W			
	Counter#6 Client Selection: This field concounter#6.	trols which client's request stream is observed in			
15:8	Counter 5 client				
	Access:	R/W			
	Incf_lpfc_cnt5_client[7:0]. Counter#5 Client Selection: This field contounter#5.	trols which client's request stream is observed in			
7:0	Counter 4 client				
	Access:	R/W			
	Incf_lpfc_cnt4_client[7:0]. Counter#4 Client Selection: This field controls which client's request stream is observed in counter#4.				



Event Selection and Base Counters1

		LPFCREG1 - Event Selection	n and Base Counters1					
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default \	Value:	0x0000000						
Size (in b	oits):	32						
Address:		0B010h						
DWord	Bit	De	escription					
0	31:24	Counter 3 client						
		Access:	R/W					
		Incf_lpfc_cnt3_client[7:0].						
		Counter#3 Client Selection: This field controls	s which client's request stream is observed in					
		counter#3.						
	23:16	Counter 2 client						
		Access:	R/W					
		Incf_lpfc_cnt2_client[7:0].						
		Counter#2 Client Selection: This field controls which client's request stream is observed in						
		counter#2.						
	15:8	Counter 1 Client						
		Access:	R/W					
		Incf_lpfc_cnt1_client[7:0].						
		Counter#1 Client Selection: This field controls which client's request stream is observed in						
		counter#1.						
	7:0	Counter0 Client						
		Access:	R/W					
		Incf_lpfc_cnt0_client[7:0].						
		Counter#0 Client Selection: This field controls which client's request stream is observed in						
		counter#0.						



Execlist 0 Contents

E	EXECLIS	ST0_CONTENTS - Execlist 0 Contents		
Register Space:	MMIO: 0/2/0			
Source:	BSpec			
Default Value:	0x0000000, 0x00000000, 0x00000000			
Access:	R/W			
Size (in bits):	128			
Trusted Type:	1			
Address:	02250h-02			
Name:	Execlist 0	Contents		
ShortName:	EXECLIST0)_CONTENTS_RCSUNIT		
Address:	12250h-12	225Fh		
Name:	Execlist 0	Contents		
ShortName:	EXECLIST0)_CONTENTS_VCSUNIT0		
Address:	1A250h-1	A25Fh		
Name:	Execlist 0	Contents		
ShortName:	EXECLIST0)_CONTENTS_VECSUNIT		
Address:	1C250h-1C25Fh			
Name:	Execlist 0 Contents			
ShortName:	EXECLISTO_CONTENTS_VCSUNIT1			
Address:	22250h-2225Fh			
Name:	Execlist 0	Contents		
ShortName:	EXECLISTO_CONTENTS_BCSUNIT			
Contents of the Exec	clist 0 in HW	٧.		
DWord	Bit	Description		
0	31:0	Element 0 Low DWord		
		Format: ContextDescriptorHigh		
1	31:0	Element 0 High DWord		
		Format: ContextDescriptorLow		
2	31:0	Element 1 Low DWord		
		Format: ContextDescriptorHigh		
3	31:0	Element 1 High DWord		
	Format: ContextDescriptorLow			



Execlist 1 Contents

	EXECLIS	T1_CONTEN	ITS - Execlist 1 Contents		
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000	0, 0x00000000, 0x00	000000, 0x0000000		
Access:	R/W				
Size (in bits):	128				
Trusted Type:	1				
Address:	02260h-02	26Fh			
Name:	Execlist 1 C	Contents			
ShortName:	EXECLIST1	_CONTENTS_RCSUN	IT		
Address:	12260h-12	26Fh			
Name:	Execlist 1 C	Contents			
ShortName:	EXECLIST1	_CONTENTS_VCSUN	ІТО		
Address:	1A260h-1 <i>A</i>	A26Fh			
Name:	Execlist 1 C	Contents			
ShortName:	EXECLIST1	_CONTENTS_VECSU	NIT		
Address:	1C260h-1C26Fh				
Name:	Execlist 1 Contents				
ShortName:	EXECLIST1	_CONTENTS_VCSUN	IT1		
Address:	22260h-22	26Fh			
Name:	Execlist 1 C	Contents			
ShortName:	EXECLIST1	_CONTENTS_BCSUN	ІТ		
Contents of the Exe	clist 1 in HW	•			
DWord	Bit	Description			
0 31:0 Element 0 Low D		Element 0 Low DV	/ord		
		Format:	ContextDescriptorHigh		
1 31:0 Element 0 High DWord		Word			
		Format:	ContextDescriptorLow		
2	31:0	Element 1 Low DWord			
		Format:	ContextDescriptorHigh		
_	21.0	Element 1 High D	Word		
3	31:0	Element i riigii b	VVOIG		



Execlist Status

Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0x00000001, 0x00000000 Access: RO Size (in bits): 64 Address: 02234h-0223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT1 This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved			EXECLIST_STATUS - Execlist Status				
Default Value: 0x0000001, 0x00000000 Access: RO Size (in bits): 64 Address: 02234h-02238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-12238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT1 Address: 22234h-22238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_ECSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. ABBZ 29:28 Reserved RESERVED	Register Spa	ace:	MMIO: 0/2/0				
Access: RO Size (in bits): 64 Address: 02234h-0223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VESUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VESUNIT1 This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Reserved Format: MBZ Reserved	Source:		3Spec				
Size (in bits): 64 Address: 02234h-0223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description O 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Reserved Reserved Reserved	Default Valu	ıe:	0x0000001, 0x00000000				
Address: 02234h-0223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_DECSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUUU H (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Reserved	Access:		RO				
Name: RCS Execlist Status ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-12238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A238h Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C238h Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 22234h-22238h Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: RCS Execlist Status ShortName: PRCS Execlist Status ShortName: RCS Execlist Status ShortName: DESCLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Reserved	Size (in bits)):	64				
ShortName: EXECLIST_STATUS_RCSUNIT Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT1 This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1 (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ	Address:		02234h-0223Bh				
Address: 12234h-1223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Name:		RCS Execlist Status				
Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT0 Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	ShortName:	•	EXECLIST_STATUS_RCSUNIT				
ShortName: EXECLIST_STATUS_VCSUNITO Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description O 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Address:		12234h-1223Bh				
Address: 1A234h-1A23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Peserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved	Name:		RCS Execlist Status				
Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ Reserved Format: MBZ	ShortName:		EXECLIST_STATUS_VCSUNIT0				
ShortName: EXECLIST_STATUS_VECSUNIT Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Address:		1A234h-1A23Bh				
Address: 1C234h-1C23Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Name:		RCS Execlist Status				
Name: RCS Execlist Status ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	ShortName:	•	EXECLIST_STATUS_VECSUNIT				
ShortName: EXECLIST_STATUS_VCSUNIT1 Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Address:		IC234h-1C23Bh				
Address: 22234h-2223Bh Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Name:		RCS Execlist Status				
Name: RCS Execlist Status ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	ShortName:		EXECLIST_STATUS_VCSUNIT1				
ShortName: EXECLIST_STATUS_BCSUNIT This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). Dword Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Address:		22234h-2223Bh				
This register contains the pointers and full indicator for the Execlist Queue and the context ID of the currently running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). Dword Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	Name:		RCS Execlist Status				
running context. DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). Dword Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	ShortName: EXECLIST_STATUS_BCSUNIT		EXECLIST_STATUS_BCSUNIT				
DefaultValue = UUUU UUU1h (4:0 default to 00001b, others UNDEFINED). Dword Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	_		s the pointers and full indicator for the Execlist Queue and the context ID of the currently				
DWord Bit Description 0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved	_		III III III II (/):0 default to 00001b, others LINDEFINED)				
0 63:32 Current Context ID Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved			T in the second				
Format: U32 Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved		-	•				
Contains the context ID of the currently running context. 31:30 Reserved Format: MBZ 29:28 Reserved							
Format: MBZ 29:28 Reserved		<u> </u>					
Format: MBZ 29:28 Reserved	31.	·30 Rese	Reserved				
	29:	:28 Rese					
Format: MBZ		l h					



27	EXECLIST_STATUS - Execlist Status Reserved					
	Format:			MBZ		
26:19	Reserved		<u> </u>			
	Format:			MBZ		
18	Reserved					
17	Reserved					
16	Arbitration	Enable				
	Format: U1					
	This field re Streamer.	eflects the Arbitra	ation Flag set by the MI_ARB_O	N_OFF command in Command		
15:14	Current Ac	tive Element Sta	atus			
	Format: U2					
		ne element being	executed in current Execlist (if	there is one).		
	Value	Name				
	00b		No Active Element being executed			
	01b	Element0 of current execlist being executed				
	10b Element1 of current execlist being executed					
	11b Reserved					
13:5	Last Conte	kt Switch Reaso	n	T		
	Access:			R/W		
	Format:			U9		
	This field contains the switch reason for the last context to switch away, as captured in the Context Status Dword, bits 8:0.					
	Programming Notes					
	This field should not written by SW.					
4	Execlist 0 Valid					
	Format: Flag					
	This bit is set when the first DW for this Execlist port 0 is written through the submission port, and will not be cleared till the CSB is updated and the command stream is switching to the next execution list. If no execution list is pending, the transition of this bit from one to zero quarentees there will be no preemption on the next submission.					
	ĭ	/alue		Name		
	0		Invalid [Default]			
	1 Valid					



		EXECLIST	STATU	S - E	xeclist Status		
3	Execlist	Execlist 1 Valid					
	Format:				Flag		
	This bit is set when the first DW for this Execlist port 1 is written through the submission port,						
			•		nd the command stream is switching to the next		
		n list. If no execution ees there will be no		9	e transition of this bit from one to zero		
	guarente	Value	preemption	On the	Name		
	0	Variac	Invalid [Det	fault1	Traine .		
	1		Valid				
2	Evoclist	Queue Full	1				
		-	erl and [Curre	ent Exec	clist Pointer] are equal, this bit differentiates		
		Queue Full and Qu					
	Value	Name			Description		
	0	Execlist Queue Empty [Defau		dt]			
	1	Execlist Queue Full			There is a current and a pending execlist.		
1	Execlist	Execlist Write Pointer					
	Format: ExeclistC			entsInd	lex		
	Determines which Execlist will be the next submitted to. When a new execlist is submitted, this						
	pointer increments to point to the next execlist slot.						
0	Current Execlist Pointer			11-	1		
					1h		
	Format:				ContentsIndex		
		t the currently exec of new execlist is re	_	t (if thei	re is one). This pointer advances when the first		
	Context	of flew execust is res	Storeu.				



Execlist Submit Port Register

EXECLIST_SUBMITPORT - Execlist Submit Port Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: WO Size (in bits): 32

Address: 02230h-02233h

Name: Execlist Submit Port Register
ShortName: EXECLIST_SUBMITPORT_RCSUNIT

Address: 12230h-12233h

Name: Execlist Submit Port Register

ShortName: EXECLIST_SUBMITPORT_VCSUNIT0

Address: 1A230h-1A233h

Name: Execlist Submit Port Register

ShortName: EXECLIST_SUBMITPORT_VECSUNIT

Address: 1C230h-1C233h

Name: Execlist Submit Port Register

ShortName: EXECLIST_SUBMITPORT_VCSUNIT1

Address: 22230h-22233h

Name: Execlist Submit Port Register
ShortName: EXECLIST_SUBMITPORT_BCSUNIT

SW should submit a new pending execlist to this register. The DWs of the context descriptors must be written in a specific order: Element 1 must be written first and then Element 0. For each Element, DW1 must be written first followed by DW0. Context descriptors for both the elements must be written even if only one context are being submitted. The valid bits of the unused context descriptors should be set to 0.

Order of DW Submission to the Execlist Port
Element 1, High Dword
Element 1, Low Dword
Element 0, High Dword
Flement O. Low Dword

If a execlist of only one element is being submitted, it must be submitted in Element 0. It is UNDEFINED to submit a execlist with the valid bit of Element 0 clear (an "empty" execlist). It is possible that one or all of the contexts submitted in a execlists are "empty"; that is, have head and tail pointers equal to each other indicating no commands to be run. All of the valid bits in the Execlist Element Status Registers for the "about to be submitted" execlist will be cleared when the first DW (DW1 of Element 1) is written to the submit port. Submission of the Element 0 Context Descriptor low Dword with the valid bit set is interpreted as a request to switch (as soon as possible) to the new execlist, i.e., a pre-emption request.



EXECLIST_SUBMITPORT - Execlist Submit Port Register

If a submitted Execlist's Element 0 Context Descriptor LRCA matches the LRCA of the currently executing context, then the newly submitted execlist will become the currently executing execlist without any context switch and without any impact to the executing context except that it will re-sample the tail pointer from the context image. This is done in case more commands have been inserted into its ring buffer between the first execlist submission and the 2nd.

Programming Notes

SW must ensure the contexts submitted to the both the context descriptors in the execlist are different, i.e SW must not submit the same context descriptor to both the elements of the execlist.

DWord	Bit	Description		
0	31:0	Context Descriptor DW		
		Format: Context Descriptor		
		See "Context Descriptor Format" for format. The element that this DW is submitted as and whether it is the high DW or the low DW is determined by order. This register must be written 4 times in order to submit a execlist.		



Execute Condition Code Register

	EXCC - Execute Condition Code Register
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	r/w
Size (in bits):	32
Trusted Type:	1
Address:	02028h-0202Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_RCSUNIT
Address:	12028h-1202Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT0
Address:	1A028h-1A02Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VECSUNIT
Address:	1C028h-1C02Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_VCSUNIT1
Address:	22028h-2202Bh
Name:	Execute Condition Code Register
ShortName:	EXCC_BCSUNIT

This register contains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT commands. An MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into arbitration when the selected condition evaluates to a 0.

This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description					
0	31:16	Mask					
		Access: WO					
		Format: Mask					
		These bits serves as a write enable for bits 15:0. If this register is written with any of these b clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.					
	15	Reserved					
		Format:	MBZ				



Source: This field whe with "Display I be accessed be Context Wait	Pipe C Vertical y SW.	RenderCS, Blit s the correspon	nding context l	has executed MI_WAIT_FOR_EVENT is an internal HW flag and should not	
This field whe with "Display I be accessed be Context Wait	Pipe C Vertical y SW.	s the correspon	nding context l		
with "Display I be accessed b Context Wait	Pipe C Vertical y SW.	•	•		
				is an internal rive hag and should not	
	for V-blank	on Pipe-B			
Source:		RenderCS, Blit	tterCS		
with "Display I	Pipe B Vertical	•	-		
Reserved					
Source: VideoCS, VideoCS2, VideoEnhancementCS				CS	
Format:	MBZ				
Context Wait	for V-blank	on Pipe-A			
Source:	RenderCS, BlitterCS				
This field when set indicates the corresponding context has executed MI_WAIT_with "Display Pipe A Vertical Blank Wait Enable" set. This is an internal HW flag a be accessed by SW.					
Reserved					
Format:				MBZ	
User Defined	Condition Co	odes			
Source:		I	RenderCS		
The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).					
Reserved					
Source:	BlitterCS, Vide	eoCS, VideoCS2	2, VideoEnhan	cementCS	
Format:					
t	This field whe with "Display I be accessed by Beserved Source: Format: Context Wait Source: This field whe with "Display I be accessed by Beserved Format: User Defined Source: The software to match the beserved Source:	This field when set indicates with "Display Pipe B Vertical be accessed by SW. Reserved Source: VideoCS, V Format: MBZ Context Wait for V-blank of Source: This field when set indicates with "Display Pipe A Vertical be accessed by SW. Reserved Format: User Defined Condition Consumption Source: The software may signal a Set of match the bit field specification match the bit field specification Source: Reserved Source: BlitterCS, Videomatch Source: Bl	This field when set indicates the corresponding with "Display Pipe B Vertical Blank Wait Enable accessed by SW. Reserved Source: VideoCS, VideoCS2, VideoCS3, BlitterCS, BlitterCS, BlitterCS, VideoCS2, Vide	This field when set indicates the corresponding context with "Display Pipe B Vertical Blank Wait Enable" set. This be accessed by SW. Reserved Source: VideoCS, VideoCS2, VideoEnhancement Format: MBZ Context Wait for V-blank on Pipe-A Source: RenderCS, BlitterCS This field when set indicates the corresponding context with "Display Pipe A Vertical Blank Wait Enable" set. This be accessed by SW. Reserved Format: User Defined Condition Codes Source: RenderCS The software may signal a Stream Semaphore by setting to match the bit field specified in a WAIT_FOR_EVENT (Set Reserved Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancement	



FAULT_TLB_RD_DATA0 Register

FAULT	_TLB_R	D_DATA0 - F	AULT_TLB_RD	_DATA0 Register
Register Space:	MMIO: 0	/2/0		
Source:	BSpec			
Default Value:	0x000000	000		
Size (in bits):	32			
Address:	04B10h			
DWord	Bit		Description	on
0	31:0	FAULT_TLB_READ_D	DATA0 Register	
		Default Value:		00000000h
		Access:		RO
		Fault cycle Virtual ac	ddress [43:12]	



FAULT_TLB_RD_DATA1 Register

FAULT_TLB_RD_DATA1 - FAULT_TLB_RD_DATA1 Register							
Register Space	e: M	IMIO: 0/2/0					
Source:	B	Spec					
Default Value:	0:	x0000000					
Size (in bits):	37	2					
Address:	04	4B14h					
DWord	Bit		Description				
0	31:0	FAULT_TLB_READ_DATA1 Reg	ister				
		Default Value:	00000000h				
		Access: RO					
		Bit[31:5] Reserved Bit[4] Cycle GTT SEL (1-GGTT Cycle, 0-PPGTT Cycle) Bit[3:0] Fault cycle Virtual address [47:44]					



Fault Mode Control

	FLTMODECTL - Fault Mode Control							
Register	Register Space: MMIO: 0/2/0							
Default Value: 0x00000000								
Size (in b	oits):	32						
Address:		0404Ch						
DWord	Bit		Description					
0	31:1	Reserved						
		Default Value:	000000000000000000000000000000000000					
		Access: RO						
	0	Fault Halt Enable Bit						
		Default Value:		0b				
		Access:		R/W				
		When set, it would enable the Fault and Halt behavior for streamable clients. Page walker will no longer use Fault and Stream mode for any client, instead it will downgrade the fault treatment to fault and halt. This behavior is applicable to HDC/Sampler/I\$ given they are the only page fault streamable interfaces. This bit is only applicable under advanced context when PFM is selected for Fault and Stream.						



Fault Mode Control

		FAULT_MODE_CONTROL - Fa	ult I	Mode Control		
Register	Space	ace: MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		0404Ch				
DWord	Bit	Descript	ion			
0	31:1	Reserved				
		Format:		MBZ		
	0	Fault and Halt Enable				
		Format:	Enable	2		
		When set, it would enable the Fault and Halt behav longer use Fault and Stream mode for any client, ins Fault and Halt. This behavior is applicable to HDC/Sampler/I\$ gives interfaces. This bit is only applicable under advanced context when	tead it	will downgrade the fault treatment to are the only page fault streamable		



Fault Switch Out

FAULT_SO - Fault Switch Out						
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x00000000					
Size (in bits):	32					
Address:	04590h					
DWord	Bit	Descripti	on			
0	31:0	Fault Switch Out				
		Default Value:	00000000h			
		Access:	R/W			



FBC_CFB_BASE

		FBC_CFB_I	BASE			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Value:	0x0000000				
Access:		R/W				
Size (in b	oits):	32				
Address:		43200h-43203h				
Name:		FBC Compressed Buffer Address				
ShortNa	me:	FBC_CFB_BASE				
Power:		PG1				
Reset:		soft				
		Restrictio	n			
Restrict	ion : Th	: The contents of this register must not be changed while compression is enabled.				
DWord	Bit	De	Description			
0	31:28	Reserved				
		Format:	MBZ			
	27:12 CFB Offset Address This register specifies bits 27:12 of the offset of the Compressed Frame Buffer from stolen memory.					
		Re	Restriction			
		Restriction : The buffer must be 4K byte aligned. The offset must be greater than 4K bytes, av	oiding the first 4KB of stolen memory.			
	11:0	Reserved				
		Format:	MBZ			



FBC CTL

FBC CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 43208h-4320Bh
Name: FBC Control
ShortName: FBC_CTL

Power: PG1 Reset: soft

Description

FBC is tied to Plane 1 A.

Programming Notes

Frame Buffer Compression is only supported with surfaces up to 4096 pixels x 4096 lines and plane sizes up to 4096 pixels x 4096 lines.

The FBC compressed vertical limit is 2560 lines, after which the remaining lines will be displayed correctly, but will not be compressed.

Restriction

Restriction: The contents of this register must not be changed, except the enable bit, while compression is enabled. Frame Buffer Compression is only supported with 16bpp and 32bpp 8:8:8 RGB plane source pixel formats. It is not supported with any other format. The 16bpp format requires the compression ratio to be set to 2:1 or 4:1.

Restriction:

Frame Buffer Compression is not supported with interlaced fetch.

With plane 90/270 rotation, all frame buffer modifications will result in full frame invalidation and recompression. FBC should not be enabled with RGB 16bpp plane formats when plane 90/270 rotation is enabled.

Frame Buffer Compression is not supported when the plane width is smaller than 35 pixels.

DWord	Bit	Description						
0	31	Enable FBC						
		This bit is used to globally enable FBC function at the next Vertical Blank start. FBC should not be enabled when the pipe is disabled.						
		Value Name						
		0b Disable						
		1b Enable						



			FBC_CTL		
	Workaround				
	When FBC is enabled and the plane surface format is in linear, tile Y legacy or tile YF, the display register 4208Ch bit 13 must be set to 1b and bits 12:0 must be programmed with the compressed buffer stride value. The compressed buffer stride must be calculated using the following equation: Compressed buffer stride = ceiling [(at least plane width in pixels) / (32 * compression limit factor)] * 8 At least plane width = a value greater than or equal to the width of the plane. Software may choose to use a greater value in order to handle cases where the plane width is changing from frame to frame, especially because 4208C is not double-buffered and can't be changed on the fly while FBC is enabled. Compression limit factor is either 1, 2 or 4 based on the Compression Limit field.				
30:29	Reserv	ed			
	Forma	t:	MBZ		
28	CPU Fe	nce Enable			
	Value	Name	Description		
	0b	No CPU Disp Buf	Display Buffer is not in a CPU fence. No modifications are allowed from CPU to the Display Buffer.		
	1b	CPU Disp Buf	Display Buffer exists in a CPU fence.		
27:25	Reserv	ed			
	Forma	t:	MBZ		
24:16	Reserv	ed			
15	Reserv	ed			
14:11	Reserv	ed			
	Forma	t:	MBZ		
10	Reserv	ed			
9:8	Reserv	ed			
7:6	Compression Limit This register sets a minimum limit on compression. This determines the maximum size of the compressed frame buffer. Display lines that do not meet the compression limit will not be compressed, so the best compression will be achieved with a 1:1 ratio. Compression Ratio 1, Pixel Format 16 bpp - Not Supported Compression Ratio 1, Pixel Format 32 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) Compression Ratio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 16 bpp - Supported (CFB=1/2 FB) Compression Ratio 1/4, Pixel Format 32 bpp - Supported (CFB=1/4 FB) FB = Frame Buffer Size CFB = Compressed Frame Buffer Size				
	((((FB = Fr	Compression Ra Compression Ra Compression Ra Compression Ra Compression Ra ame Buffer Size	atio 1, Pixel Format 32 bpp - Supported (CFB=FB) atio 1/2, Pixel Format 16 bpp - Supported (CFB=FB) atio 1/2, Pixel Format 32 bpp - Supported (CFB=1/2 FB) atio 1/4, Pixel Format 16 bpp - Supported (CFB=1/2 FB) atio 1/4, Pixel Format 32 bpp - Supported (CFB=1/4 FB)		



					FBC_C	TL		
		00b	1:1	Com	Compressed buffer is the same size as the uncompressed buffer.			
		01b	2:1	Com	pressed buffer is on	e half	the size of the uncompressed buffer.	
		10b	4:1	Com	pressed buffer is on	e quar	ter the size of the uncompressed buffer.	
		11b	lb Reserved Reserved					
	5:4	The cor	•	mark ata write back engine waits for this number of entries to be ready before t to memory.			his number of entries to be ready before	
			Value		Name		Description	
		00b			4		4 entries	
		01b			8		8 entries	
		10b			16		16 entries	
		11b			32		32 entries	
	3:0	CPU Fe	nce Numbe	er				
		Value				Name		
		0000b				Fence 0		
						estrict		
		Restrict	tion : This fi	eld m	ust be programmed	to 000	00b.	



FBC_RT_BASE_ADDR_REGISTER

FBC	_RT	BAS	E_ADD	R_R	REGISTER - I	FBC_R	T_B	ASE_ADDR_REGISTER
Register	Space:	Ν	MMIO: 0/2/0					
Source:		RenderCS						
Default \	/alue:	0	x00000000					
Access:		R	./W					
Size (in b	oits):	3	2					
Address:		0	7020h					
This Reg	gister is	saved a	and restore	d as p	art of Context.			
DWord	Bit				1	Description	on	
0	31:12	FBC RT	Base Add	ress				
		Access	:		R/W			
		Format	t:		PPGraphicsAddres	ss[31:12]		
			_					e GGTT for the render target. This
								the back-buffer (a flip target). It must
	110			etore	any draw call bindi	ng that re	nder ta	arget base address.
	11:2	Reserve						5.44
		Access	•	R/W				
		Format		PBC				
	1	FBC Fro	ont Buffer	Targe	et			
		Access	•	R/W				
		Format	t:			E	Enable	
		Value	Name			C	Descrip	otion
		0h [Default]		FBC is targeting the Back Buffer for compression. This buffer can be cached in the MLC/LLC, so a GFDT flush is required before FBC can begin compression.				
		1h		FBC is targeting the Font Buffer for compression. This buffer ca cached in the MLC/LLC. FBC compression can begin after any R				pression. This buffer cannot be
	0	DDGTT	Render Ta		Base Address Valid	•		3 ,
		Access		iiget i	base Address valle		R/W	
Format:							Enable	
		Torrida	<u>. </u>					
		Value	Name			D	Descrip	otion
		0h	[Default]					ot valid and therefore FBC will not get
		1h		Base curre	any modifications from rendering. Base address in this register [31:12] is valid and HW needs to compare the current render target base address with this base address to provide modifications to FBC.			



FBC_RT_BASE_ADDR_REGISTER_UPPER

		FBC_RT_BASE	_ADDR_REGISTER	_UPPER -			
		FBC_RT_BAS	E_ADDR_REGISTER	R_UPPER			
Register Space: MMIO: 0/2/0							
Source:		RenderCS					
Default \	/alue:	0x00000000					
Access:		R/W					
Size (in b	oits):	32					
Address:		07024h					
This Reg	gister is	saved and restored as part of	Context.				
DWord	Bit		Description				
0	31:16	Reserved					
		Access:		R/W			
		Format:		PBC			
	15:0	FBC RT Base Address High					
		Access:	R/W				
		Format:	BaseAddress[47:32]				
		•	ponding data bit. Reads to thi				
		Upper 4KB aligned Base Address as mapped in the PPGTT or in the GGTT for the render target.					
			This base address must be the one that is either front buffer or the back-buffer (a flip target). It can be only programmed once per context.				
		can be only programmed one	Programming Notes				
		It must be programmed befo	ore any draw call binding that i				
		. 3	<u> </u>	<u> </u>			



FBC LLC Config Read Control Register

FE	BC_L	LC_READ_CTRL -	FBC LLC Config R	Read	Control Register	
Register Space: MMIO: 0/2/0						
Source: BSpec						
Default \	/alue:	0x000000FF				
Size (in b	oits):	32				
Address:		09044h				
Frame B	Suffer C	ache Readiness Status Poll (Config Register. ONly applicat	ole for K	(BL family	
DWord	Bit		Description			
0	31	FBC LLC Config Read Cont	trol Register Lock			
		Access:	R/W Lock			
		0 = Bits of FBC_CTRL Register are R/W. 1 = All bits of FBC_CTRL Register are RO (including this lock bit). Once written to 1, the lock is set and cannot be cleared (i.e., writing a 0 does not clear the lock). These bits are not reset on FLR.				
	30	FBC LLC Config Start Valu	e			
		Access:				
		1'b0 - Treat LLC as partially	Cycle Interval in microsecond open on reset (boot or C6 exien on reset (boot or C6 exit). T	it) (Defa	ault). st not be set unless coordinated	
	29:16	Reserved				
		Access:			RO	
		Reserved.				
	15:0	FBC LLC Config Read Inter	rval			
		Default Value:		00FFh		
		Access:	R/W Lo	ock		
		0x0000: Do not read PCU_C	•	ue only).	ı. rval, until LLC_FULLY_OPEN=1.	



Fence Control Register

		MFCR - Fence	Control Reg	ister			
Register Spa	ice:	MMIO: 0/2/0					
Source:		BSpec					
Default Valu	ie:	0x00070000					
Size (in bits)	:	32					
Address:		09070h					
Fence Cont	rol Regist	er					
DWord	Bit		Description				
0	31	Fuse Override Lock					
		Access:	R/W Lock				
		SW Fuse Override Lock Bit	•				
	30:25	ECORSVD					
		Access: R/W					
		ECO purposes Reserved					
	24:23	GT VBOX DISABLE FUSE OVERRIDE					
		Access: R/W Lock					
		S/W GT Vbox Disable Fuse Override Bits					
	22	Reserved					
	21:19	GT SUBSLICE DISABLE FUSE OVERRIDE					
		Access: R/W Lock					
		SW GT SubSlice Disable Fuse Override Bits					
	18:16	GT SLICE ENABLE FUSE OVERI	RIDE				
		Default Value:		111b			
		Access:		R/W Lock			
		SW GT Slice Enable Fuse Overri	ide Bits				
	15:5	RSVD					
		Access:		RO			
	4	Reserved					
	3	Reserved					
	2	Write/Read Port Block					
		Access:		R/W			
		0 - Dont Block the R/W port wh	•				
		1 - Block the R/W port until the		mpleted.			
		This is applicable for only Memo	ory Fence.				



	MFCR - Fence Control Register							
1	LLC Query Enable							
	Access:	R/W						
	0 - Query for 16 Ways.	,						
	1 - Query for 32 Ways.							
	No Flexing.							
0	Fence Controller GFDT Mode							
	Access:	R/W						
	Fence Controller GFDT Mode.	·						
	0 - Single bit GFDT mode.							
	1 - Two bit GFDT mode.							



FF Performance

				FF_PI	ERF - FF	Perf	fo	rmanc	e
Register	Space:	MMIO): 0/2/0)					
Source:		RenderCS, PositionCS							
Default \	/alue:	0x0000000							
Access:		R/W							
Size (in b	its):	32							
Trusted 7	Гуре:	1							
Address:		06B1C	:h						
Name:		Rende	r CS F	F Perforn	nance				
ShortNar	me:	RCS_F	F_PERF	•					
DWord	Bit					Desc	rip	otion	
0	31:16	Mask				ı			
		Access:				WO			
		Format:				Mask			
		Must be set	to mo	dify corr	esponding bit	in Bits	5 1	5:0. (All imp	olemented bits)
-	15:11	Reserved							
		Access:							r/w
		Format:							PBC
-	10:8	Throttle cou	unter v	/alue					
		Access:						r/w	
		Format:				Disable			
		Counter value defining how many clocks							
		Value				Name			Description
_		0h		[Defaul	t]	Masked by default.			
	7:3	Reserved							
		Access:							r/w
_		Format:							PBC
	2	Enable throttling for SF-WM interface							
		Access: r/w							
		Format: Disable							
		V 1							
		Value		ame	NI = the = ttl:			Desc	cription
		0h	Disab		No throttling			CE MAA'	
		1h	Enabl	e	Enable throttl	ing in	all	SF-WM int	terraces



		FF_P	ERF - FF Perfo	ormance			
1	Enable throttling for SF-SBE interface						
	Access:			r/w			
	Format:			Disable			
	Value	Name		Description			
	0h	Disable	No throttling				
	1h	II SF-SBE interfaces					
0	Enable throttling for CL-SF interface						
	Access:			r/w			
	Format:			Disable			
	Value	Name		Description			
	0h	Disable	No throttling				
	1h	Enable	Enable throttling in a	all CL-SF interfaces			
			Restri	ction			
		Restriction: This bit must not be set. SW may choose to use SF-SBE throttle interface(bit 1) to achive the same effect.					



First Buffer Size and Start

		FBSS	- First Buffer Si	ze and	St	art	
Register	Space:	MMIO: 0/2/0					
Source:	BSpec						
Default \	Value:	0x00000000					
Size (in b	oits):	32					
Address:	•	0B420h					
LPFCRE	G02 - F	irst Buffer Size and St	art				
DWord	Bit		Desc	ription			
0	31:16	First Virtual Buffer	Base				
		Access:			R/W		
		storage. The buffer s aligns to the base (i.e	First Virtual Buffer Base: Programmed by driver to allocate a memory space for performance data storage. The buffer size should be aligned to the size of the memory allocated so it naturally aligns to the base (i.e. for 128KB bit[16]=0, 256KB bit[17:16]=0, 512KB bit[18:16]=0). Signal - lpconf_lpfc_virtual_base0 [31:16].				
	15:12	First Buffer Size					
		Access:			R/W		
		0000b: 64KB. 0001b: 128KB. 0010b: 256KB. 0011b: 512KB. 1111b: 2GB. Signal - lpconf_lpfc_k	ermines the allowed buffer so	size for per	Torm	ance data storage.	
	11:4	Reserved					
		Access:				RO	
		Reserved.					
	2	Frame count and D	raw call enable				
		Access:			R/W		
		16-bit tag created from programmable bitfies. The exact counter respection bitfield. The selection bitfield. The selection bitfield bitfield.	om the concatenation of the lds in the "Frame Count and placed is dependent on the	e "Frame Co d Draw Call programm ys the last c	ount" I Num ned va one, e	nber" register. alue of the "Counter Enabling except in the case only a single	
		CNTRENSEL Value	Replaced Event Counter				
		00	No Replacement				
		01	Counter 1				
		10	Counter 3				



FBSS - First Buffer Size and Start						
	11	Counter 7				
1	Reserved					
0	Master Counter Enable					
	Access:			R/W		
	Master Counter Enable: This is the global enable for performance tracking. Once set, it kicks off all performance tracking mechanism. Signal - lpconf_lpfc_master_cnt_en. This bit is used by all slices.					



		EU_PERF_CNT_CTL0 -	Flexible EU Event (Control 0		
Register	Space:	: MMIO: 0/2/0				
Source: BSpec		BSpec				
Default \	Value:	0x00000000				
Access:		R/W				
Size (in l	oits):	32				
Address	:	0E458h				
_		onfigures flexible EU event 0/1. Pleas ported events. Please note that this re	•			
DWord	Bit		Description			
0	31:24	Reserved				
		Format:	MBZ			
	23:20	Fine Event Filter Select EU event 1				
		Format:		U4		
		This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 1. Note that the fine event filter is logically applied after the coarse event filter.				
	19:16	Coarse Event Filter Select EU ever	nt 1			
		Format:		U4		
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 1. Note that the coarse event filter is logically applied before the fine event filter.				
	15:12	Increment Event for EU event 1				
		Format:		U4		
		This field controls which increment	event provides the basis for flex	kible EU event 1.		
	11:8	Fine Event Filter Select EU event ()			
		Format:		U4		
		This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 0. Note that the fine event filter is logically applied after the coarse event filter.				
	7:4	Coarse Event Filter Select EU ever	nt 0			
		Format:		U4		
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 0. Note that the coarse event filter is logically applied before the fine event filter.				
	3:0	Increment Event for EU event 0				
		Format:		U4		
		This field controls which increment	event provides the basis for flex	kible EU event 0.		



		EU_PERF_CNT_CTL1 - Flexi	ble EU Event Control 1				
Register S	Space:	: MMIO: 0/2/0					
Source:							
Default V	alue:	0x00000000					
Access:		R/W					
Size (in bi	its):	32					
Address:		0E558h					
		onfigures flexible EU event 2/3. Please refer to ported events. Please note that this register is	the description of the flexible EU events for more render context saved/restored.				
DWord	Bit	D	escription				
0 3	31:24	Reserved					
		Format:	MBZ				
7	23:20	Fine Event Filter Select EU event 3					
		Format:	U4				
		This field controls which fine event filter is applied to the coarsely filtered increment event who					
		creating flexible EU event 3. Note that the fine event filter is logically applied after the coarse					
		event filter.					
	19:16						
		Format:	U4				
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 3. Note that the coarse event filter is logically applied before the fine event filter.					
-	15:12	Increment Event for EU event 3					
		Format:	U4				
		This field controls which increment event pr	rovides the basis for flexible EU event 3.				
	11:8	Fine Event Filter Select EU event 2					
		Format:	U4				
			pplied to the coarsely filtered increment event when ne event filter is logically applied after the coarse				
	7:4	Coarse Event Filter Select EU event 2					
		Format:	U4				
			s applied to the selected increment event when parse event filter is logically applied before the fine				
	3:0	Increment Event for EU event 2					
		Format:	U4				
		This field controls which increment event pr	ovides the basis for flexible EU event 2.				



		EU_PERF_CNT_CTL2 - FI	exible EU Event Control 2					
Register	Space:	e: MMIO: 0/2/0						
Source:		BSpec						
Default \	Value:	0x00000000						
Access:		R/W						
Size (in l	oits):	32						
Address	:	0E658h						
_		onfigures flexible EU event 4/5. Please re ported events. Please note that this regist	fer to the description of the flexible EU events for more ter is render context saved/restored.					
DWord	Bit		Description					
0	31:24	Reserved						
		Format:	MBZ					
	23:20	Fine Event Filter Select EU event 5						
		Format:	U4					
			r is applied to the coarsely filtered increment event when he fine event filter is logically applied after the coarse					
	19:16	Coarse Event Filter Select EU event 5						
		Format:	U4					
		This field controls which coarse event filter is applied to the selected increment ever creating flexible EU event 5. Note that the coarse event filter is logically applied be event filter.						
	15:12	Increment Event for EU event 5						
		Format:	U4					
		This field controls which increment eve	nt provides the basis for flexible EU event 5.					
	11:8	Fine Event Filter Select EU event 4						
		Format:	U4					
			r is applied to the coarsely filtered increment event when he fine event filter is logically applied after the coarse					
	7:4	Coarse Event Filter Select EU event 4						
		Format:	U4					
			ilter is applied to the selected increment event when he coarse event filter is logically applied before the fine					
	3:0	Increment Event for EU event 4						
		Format:	U4					
		This field controls which increment eve	nt provides the basis for flexible EU event 4.					



		EU_PERF_CNT_CTL3 - Flexible EU Event Control 3
Register	Space:	MMIO: 0/2/0
Source:		BSpec
Default \	/alue:	0x00000000
Access:		R/W
Size (in b	oits):	32
Address:		0E758h
_		onfigures flexible EU event 6/7. Please refer to the description of the flexible EU events for more ported events. Please note that this register is render context saved/restored.
DWord	Bit	Description
0	31:24	Reserved
		Format: MBZ
	23:20	Fine Event Filter Select EU event 7
		Format: U4
		This field controls which fine event filter is applied to the coarsely filtered increment event when
		creating flexible EU event 7. Note that the fine event filter is logically applied after the coarse
		event filter.
	19:16	Coarse Event Filter Select EU event 7
		Format: U4
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 7. Note that the coarse event filter is logically applied before the fine event filter.
	15:12	Increment Event for EU event 7
		Format: U4
		This field controls which increment event provides the basis for flexible EU event 7.
	11:8	Fine Event Filter Select EU event 6
		Format: U4
		This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 6. Note that the fine event filter is logically applied after the coarse event filter.
	7:4	Coarse Event Filter Select EU event 6
		Format: U4
		This field controls which coarse event filter is applied to the selected increment event when creating flexible EU event 6. Note that the coarse event filter is logically applied before the fine event filter.
	3:0	Increment Event for EU event 6
		Format: U4
		This field controls which increment event provides the basis for flexible EU event 6.



		EU_PERF_CNT_CTL4	Flexible EU Event Control 4				
Register Space:		MMIO: 0/2/0					
Source:		BSpec					
Default V	/alue:	0x0000000					
Access:		R/W					
Size (in b	its):	32					
Address:		0E45Ch					
_		2	se refer to the description of the flexible EU events for more egister is render context saved/restored.				
DWord	Bit		Description				
0	31:24	Reserved					
		Format:	MBZ				
	23:20	Fine Event Filter Select EU event	9				
		Format:	U4				
			This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 9. Note that the fine event filter is logically applied after the coarse event filter.				
	19:16	Coarse Event Filter Select EU eve	nt 9				
		Format:	U4				
			ent filter is applied to the selected increment event when hat the coarse event filter is logically applied before the fine				
	15:12	Increment Event for EU event 9					
		Format:	U4				
-		This field controls which incremen	t event provides the basis for flexible EU event 9.				
	11:8	Fine Event Filter Select EU event	В				
		Format:	U4				
		This field controls which fine event filter is applied to the coarsely filtered increment ever creating flexible EU event 8. Note that the fine event filter is logically applied after the coevent filter.					
	7:4	Coarse Event Filter Select EU eve	nt 8				
		Format:	U4				
		This field controls which coarse event filter is applied to the selected increment everating flexible EU event 8. Note that the coarse event filter is logically applied be event filter.					
	3:0	3:0 Increment Event for EU event 8					
		Format:	U4				
		This field controls which incremen	t event provides the basis for flevible FLL event 8				



		EU_PERF_CNT_CTL5 - Flexible EU Ev	vent Control 5
Register	Space:	e: MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	: 0x00000000	
Access:		R/W	
Size (in b	oits):	32	
Address:		0E55Ch	
_		configures flexible EU event 10/11. Please refer to the descrip oported events. Please note that this register is render context	
DWord	Bit	Description	
0	31:24	4 Reserved	
		Format:	MBZ
	23:20	Fine Event Filter Select EU event 11	
		Format:	U4
		This field controls which fine event filter is applied to the co	oarsely filtered increment event when
		creating flexible EU event 11. Note that the fine event filter	is logically applied after the coarse
		event filter.	
	19:16		
		Format:	U4
		This field controls which coarse event filter is applied to the creating flexible EU event 11. Note that the coarse event filter event filter.	
	15:12	2 Increment Event for EU event 11	
		Format:	U4
		This field controls which increment event provides the basi	s for flexible EU event 11.
	11:8	Fine Event Filter Select EU event 10	
		Format:	U4
		This field controls which fine event filter is applied to the concreating flexible EU event 10. Note that the fine event filter event filter.	-
	7:4	Coarse Event Filter Select EU event 10	
		Format:	U4
		This field controls which coarse event filter is applied to the creating flexible EU event 10. Note that the coarse event filt event filter.	
	3:0	Increment Event for EU event 10	
		Format:	U4
		This field controls which increment event provides the basi	s for flexible EU event 10.



		EU_PERF_CNT_CTL6 -	Flexible EU Event Control 6			
Register	Space:	: MMIO: 0/2/0				
Source:		BSpec				
Default '	Value:	0x0000000				
Access:		R/W				
Size (in I	oits):	32				
Address	:	0E65Ch				
_		2	ase refer to the description of the flexible EU events for more gister is render context saved/restored.			
DWord	Bit		Description			
0	31:24	Reserved				
		Format:	MBZ			
	23:20	Fine Event Filter Select EU event 1	3			
		Format:	U4			
		This field controls which fine event filter is applied to the coarsely filtered increment event when creating flexible EU event 13. Note that the fine event filter is logically applied after the coarse event filter.				
	19:16	Coarse Event Filter Select EU even	t 13			
		Format:	U4			
			nt filter is applied to the selected increment event when hat the coarse event filter is logically applied before the fine			
	15:12					
		Format:	U4			
		This field controls which increment	event provides the basis for flexible EU event 13.			
	11:8	Fine Event Filter Select EU event 1	2			
		Format:	U4			
			filter is applied to the coarsely filtered increment event when hat the fine event filter is logically applied after the coarse			
	7:4	Coarse Event Filter Select EU even	t 12			
		Format:	U4			
			nt filter is applied to the selected increment event when hat the coarse event filter is logically applied before the fine			
	3:0	Increment Event for EU event 12				
		Format:	U4			
		This field controls which increment	event provides the basis for flexible EU event 12.			



648

FORCE_TO_NONPRIV

	FORCE_TO_NONPRIV - FORCE_TO_NONPRIV
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00002094
Access:	R/W
Size (in bits):	32
Address:	024D0h-024D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_RCSUNIT
Address:	024D4h-024D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_RCSUNIT
Address:	024D8h-024DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_RCSUNIT
Address:	024DCh-024DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_RCSUNIT
Address:	024E0h-024E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_RCSUNIT
Address:	024E4h-024E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_RCSUNIT
Address:	024E8h-024EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_RCSUNIT
Address:	024ECh-024EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_RCSUNIT
Address:	024F0h-024F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_RCSUNIT
Address:	024F4h-024F7h



	FORCE_TO_NONPRIV - FORCE_TO_NONPRIV
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_RCSUNIT
Address:	024F8h-024FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_RCSUNIT
Address:	024FCh-024FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_RCSUNIT
Address:	124D0h-124D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT0
Address:	124D4h-124D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT0
Address:	124D8h-124DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT0
Address:	124DCh-124DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT0
Address:	124E0h-124E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT0
Address:	124E4h-124E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT0
Address:	124E8h-124EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT0
Address:	124ECh-124EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT0
Address:	124F0h-124F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT0



	FORCE_TO_NONPRIV - FORCE_TO_NONPRIV
Address:	124F4h-124F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT0
Address:	124F8h-124FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT0
Address:	124FCh-124FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT0
Address:	1A4D0h-1A4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VECSUNIT
Address:	1A4D4h-1A4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VECSUNIT
Address:	1A4D8h-1A4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VECSUNIT
Address:	1A4DCh-1A4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VECSUNIT
Address:	1A4E0h-1A4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VECSUNIT
Address:	1A4E4h-1A4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VECSUNIT
Address:	1A4E8h-1A4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VECSUNIT
Address:	1A4ECh-1A4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VECSUNIT
Address:	1A4F0h-1A4F3h
Name:	FORCE_TO_NONPRIV



F	FORCE_TO_NONPRIV - FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VECSUNIT
Address:	1A4F4h-1A4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VECSUNIT
Address:	1A4F8h-1A4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VECSUNIT
Address:	1A4FCh-1A4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VECSUNIT
Address:	1C4D0h-1C4D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_VCSUNIT1
Address:	1C4D4h-1C4D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_VCSUNIT1
Address:	1C4D8h-1C4DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_VCSUNIT1
Address:	1C4DCh-1C4DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_VCSUNIT1
Address:	1C4E0h-1C4E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_VCSUNIT1
Address:	1C4E4h-1C4E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_VCSUNIT1
Address:	1C4E8h-1C4EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_VCSUNIT1
Address:	1C4ECh-1C4EFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_7_VCSUNIT1



F	ORCE_TO_NONPRIV - FORCE_TO_NONPRIV
Address:	1C4F0h-1C4F3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_8_VCSUNIT1
Address:	1C4F4h-1C4F7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_9_VCSUNIT1
Address:	1C4F8h-1C4FBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_10_VCSUNIT1
Address:	1C4FCh-1C4FFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_11_VCSUNIT1
Address:	224D0h-224D3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_0_BCSUNIT
Address:	224D4h-224D7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_1_BCSUNIT
Address:	224D8h-224DBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_2_BCSUNIT
Address:	224DCh-224DFh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_3_BCSUNIT
Address:	224E0h-224E3h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_4_BCSUNIT
Address:	224E4h-224E7h
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_5_BCSUNIT
Address:	224E8h-224EBh
Name:	FORCE_TO_NONPRIV
ShortName:	FORCE_TO_NONPRIV_6_BCSUNIT
Address:	224ECh-224EFh
Name:	FORCE_TO_NONPRIV



		FORCE_TO_NONPRIV	- FORCE_T	O_NONPRIV	
ShortName: FORCE_TO_NONPRIV_7_BCSUNIT					
Address: 224F0h-224F3h					
Name:		FORCE_TO_NONPRIV	FORCE_TO_NONPRIV		
ShortNa	me:	FORCE_TO_NONPRIV_8_BCSUNI	Т		
Address:		224F4h-224F7h			
Name:		FORCE_TO_NONPRIV			
ShortNa	me:	FORCE_TO_NONPRIV_9_BCSUNI	Т		
Address:		224F8h-224FBh			
Name:		FORCE_TO_NONPRIV			
ShortNa	me:	FORCE_TO_NONPRIV_10_BCSUN	IIT		
Address:		224FCh-224FFh			
Name:		FORCE_TO_NONPRIV			
ShortNa	me:	FORCE_TO_NONPRIV_11_BCSUN	IIT		
These re	egisters	are privilege registers and are not allo	wed to be written fr	om non-privilege batch buffer. These	
are glob	al regis	ters and power context save/restored.			
DWord	Bit		Description		
0	31	31 Reserved			
		Format:		MBZ	
	30:26	Reserved			
		Format:		MBZ	
	25:2	Non Privilege Register Address			
treated as a non-privilege register by render confrom a non-privilege batch buffer. This register			dress[25:2]		
			f a register. MMIO offset programmed in this field will be render command streamer while processing register writes s register provides programmability is to extend the non-MI_BATCH_BUFFER_START command in render command		
		Value		Name	
825h [Default]					
	1:0 Reserved				
Format: MBZ			MBZ		



Frame Buffer Cache Definition Register

		FBCDR - Frame Buffer Cache	Definit	ion R	egister
Register	Space:	MMIO: 0/2/0			
Default Value: 0x00000000					
Size (in b	oits):	32			
Address:		04068h			
DWord	Bit	Descri	iption		
0	31:25	Reserved			
		Default Value:	0000	000b	
		Access:	R/W		
	24:23	Arbitration of LLCWBInv v/s Memory Writes			
		Default Value:			00b
		Access:			R/W
		handled with programming the round robin mec 00b: 1 memory write and 1 LLCWblnv. 01b: 2 memory writes and 1 LLCWblnv 10b: 4 memory writes and 1 LLCWblnv 11b: 8 memory writes and 1 LLCWblnv	iliamsin.		
	22:18	Inside CBO			
		Default Value:		00000b	
		Access:		R/W	
		CBO ID is added in LLC to separate the banks of corresponding bits to enable the toggling of CBC [22]: Enable h/w to toggle of CBOID[4] during flu [21]: Enable h/w to toggle of CBOID[3] during flu [20]: Enable h/w to toggle of CBOID[2] during flu [19]: Enable h/w to toggle of CBOID[1] during flu [18]: Enable h/w to toggle of CBOID[0] during flu Setting the corresponding bit would mean h/w h during flush, else h/w will keep the corresponding Note: For SKL 2-core system, only bit[18] needs t needs to be set.	OID during flush. Ish. Ish. Ish. Ish. Ish. Ish. Ish. I	ushing te the cor	responding bit for CBOID
	17:16	Inside CBOID Enable			
		Default Value:			00b
		Access:			R/W
		Inside CBO ID is added in LLC to separate the bar GFX driver will set the corresponding bits to enab		_	



FBCDR - Frame Buffer Cache Definition Register [17]: Enable h/w to toggle of InsideCBOID[1] during flush. [16]: Enable h/w to toggle of InsideCBOID[0] during flush. Setting the corresponding bit would mean h/w has to permute the corresponding bit for InsideCBOID during flush, else h/w will keep the corresponding bit as "0". Note: For SKL client this field needs to be programmed as "01" 15:0 Frame Buffer Caching enabled ways Default Value: 0000h R/W Access: The Last Level cache is a 16 way structure where some of the ways are armed to allocate Frame This determination is done via assigning a QOS value for Frame Buffer and QOS assignments for ways. Each bit corresponds to a way in this definition. Bit[15]: Way#15 is enabled to allocate Frame Buffer Data. Bit[14]: Way#14 is enabled to allocate Frame Buffer Data. Bit[13]: Way#13 is enabled to allocate Frame Buffer Data. Bit[12]: Way#12 is enabled to allocate Frame Buffer Data. Bit[11]: Way#11 is enabled to allocate Frame Buffer Data. Bit[10]: Way#10 is enabled to allocate Frame Buffer Data. Bit[9]: Way#9 is enabled to allocate Frame Buffer Data. Bit[8]: Way#8 is enabled to allocate Frame Buffer Data. Bit[7]: Way#7 is enabled to allocate Frame Buffer Data. Bit[6]: Way#6 is enabled to allocate Frame Buffer Data. Bit[5]: Way#5 is enabled to allocate Frame Buffer Data. Bit[4]: Way#4 is enabled to allocate Frame Buffer Data. Bit[3]: Way#3 is enabled to allocate Frame Buffer Data. Bit[2]: Way#2 is enabled to allocate Frame Buffer Data. Bit[1]: Way#1 is enabled to allocate Frame Buffer Data. Bit[0]: Way#0 is enabled to allocate Frame Buffer Data.



Frame count and Draw call number

		FCDCN - Frame count and Draw	call number	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00000000		
Size (in b	oits):	32		
Address:		0B430h		
DWord	Bit	Description		
0	31:16	Reserved		
		Access:	RO	
	15:8	Frame Number		
		Access:	R/W	
		to provide reference points during L3 performance reporting modes. Should the "Frame Count and Draw Call Enable" bit (FCDCE) in the "First Buffer Size and Start" register be set, LPFC will selectively replace one of the reporting events with this programmable tag (in addition to the "Draw Call Number" field below). Software may use this to provide reference points for L3 performance counts when parsing the resulting data stream to align reported counts to higher-level operations. The original incarnation called for software to increment this value with each frame, however, the field is generic and may be used for any tagging purpose.		
	7:0	Draw call number		
		Access:	R/W	
		The draw call number is the second programmable report With this second programmable tag, a more granular sam software, or it may be used to provide an alternative reference or incomparison to the original incarnation called for software to increment the field is generic and may be used for any similar purpose.	pling boundary may be created by ence point for tracking L3 performance.	



FUSE_STATUS

			FUSE_	STATUS				
Register	Space:	MMIO: 0/2/0						
Source:		BSpec	BSpec					
Default Value:		0x00000000						
Access:		RO						
Size (in l	oits):	32						
Address		42000h-42003h						
Name:		Fuse Status						
ShortNa	me:	FUSE_STATUS						
Power:		PG0						
Reset:		global						
This reg	ister is	on the ungated clock and the	chip reset	t, not the FLR reset.				
DWord	Bit			Description				
0	31	Fuse Download Status						
		Access:			RO			
		This field indicates the status of fuse and strap download to the Display Engine. After fuse and						
		strap download, fuses will be	distribute	d within the Display Engi				
		Value			Name			
		0b		Not Done				
		1b Done						
	30:28	Reserved						
	27	Fuse PG0 Distribution Status						
		Access:			RO			
		This field indicates the status	of fuse di	istribution to power well	#0.			
		Value			Name			
		0b		Not Done				
		1b		Done				
	26	Fuse PG1 Distribution Status	s					
		Access: RO						
		This field indicates the status of fuse distribution to power well #1.						
		Value			Name			
		0b		Not Done				
		1b Done						
	25	Fuse PG2 Distribution Status	s					
		Access:			RO			
		This field indicates the status of fuse distribution to power well #2.						



	FUSE_STATUS							
		Value	Name					
		0b	Not Done					
		1b	Done					

0



GAB Arbitration Programmable

	GAB_AP - GAB Arbitration Programmable					
Register Space: MMIO: 0/2/0						
Default Value:	0x00000000					
Size (in bits):	32					
Address: 040F0h						
DWor	d	Bit	Description			

31:0

Reserved



GAB LRA 0

		GAB_LRA_0 - GA	AB LRA 0		
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x1F10	0F00			
Size (in bits):	32				
Address:	04A70l	า			
DWord	Bit		Description		
0	31:29	Reserved			
		Default Value:		000b	
		Access:		RO	
	28:24	GAB LRA1 Max			
		Default Value:	111	11b	
		Access:	R/W	1	
		Maximum value of programma	ble LRA1.		
-	23:21	Reserved			
		Default Value:		000b	
		Access:		RO	
	20:16	GAB LRA1 Min			
		Default Value:	100	00b	
		Access:	R/W	1	
		Minimum value of programma	ble LRA1.		
	15:13	Reserved			
		Default Value:		000b	
		Access:		RO	
	12:8	GAB LRA0 Max			
		Default Value:	011	11b	
		Access:	R/W	1	
		Maximum value of programma	ble LRA0.		
	7:5	Reserved			
		Default Value:		000b	
		Access:		RO	



GAB_LRA_0 - GAB LRA 0						
	4:0 GABLRA0 Min					
		Default Value:	00000b			
		Access:	R/W			
		Minimum value of programmable LRA0.				



GAB LRA 1

	(GAB_LRA_1 - GAB I	LRA 1				
Register Space:	Register Space: MMIO: 0/2/0						
Source:	BSpec						
Default Value:	0x0000001						
Size (in bits):	32						
Address:	04A74h						
DWord	Bit		Description	1			
0	31:4	Reserved		_			
		Default Value:		0000000h			
		Access:		RO			
	3:2	BLB					
		Default Value:			00b		
		Access:			R/W		
		Which LRA should BLB use.					
	1:0	BCS					
		Default Value:			01b		
		Access:			R/W		
		Which LRA should BCS use.					



GAB unit Control Register

			GAB_C	TL_REG - GAB unit Control Regis	ter		
Register Space: MMIO: 0/2/0							
Source:			BlitterCS				
Default \	/alue:		0x0000001	BF			
Access:			R/W				
Size (in b	oits):		32				
Address:			24000h				
Default\	/alue:	=FF0000	BFh Truste	d Type = 1			
DWord	Bit			Description			
0	31:9	Reserv	ed				
	8	Contin	ue after P	age Fault			
		Value	Name	Description			
		1	GAB Set	Ipon receiving a page fault when requesting an addres set address bit 39 to 1 and continue.	s translation, GAB will		
		0	GAB Hang	GAB will hang on a page fault. Default = b0.			
	7:6	PPGTT BCS TLB LRA MIN					
		Defaul	t Value:		10b		
		TLB De	TLB Depth Partitioning Register In PP GTT Mode.				
	5:4	GAB w	B write request priority signal value used in GAC arbitration				
		Defaul	t Value:		11b		
	3:2	GAB read only request priority signal value used in GAC arbitration					
Default Value:		t Value:		11b			
	1:0	GAB re	ad reques	t priority signal value used in GAC arbitration			
		Defaul	t Value:		11b		



GAC_GAM Arbitration Counters Register 0

ARB_GAC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters					
		Register 0			
Register Sp	ace:	MMIO: 0/2/0			
Source:		RenderCS			
Default Val	ue:	0x00000000			
Access:		R/W			
Size (in bits	s):	32			
Trusted Typ	oe:	1			
Address:	-	043A8h			
DWord	Bit	Description			
0	31:22	Reserved			
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration			
	15:14	Reserved			
	13:8	Number of GAC R requests to be accumulated before applying the arbitration			
	7:6	Reserved			
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration			



GAC_GAM Arbitration Counters Register 1

ARB_GAC_GAM_REQCNTS1 - GAC_GAM Arbitration Counters						
		Register 1				
Register Sp	ace:	MMIO: 0/2/0				
Source:		RenderCS				
Default Val	ue:	0x00000000				
Access:		R/W				
Size (in bits	s):	32				
Trusted Typ	oe:	1				
Address:		043ACh				
DWord	Bit	Description				
0	31:22	Reserved				
	21:16	Number of GAC WR requests to be accumulated before applying the arbitration				
15:14		Reserved				
	13:8	Number of GAC R requests to be accumulated before applying the arbitration				
	7:6	Reserved				
	5:0	Number of GAC RO requests to be accumulated before applying the arbitration				



ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	043	E0h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b



ARB_R_GAC_GAM1 - GAC_GAM R Arbitration Register 1

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	0431	E4h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



ARB_R_GAC_GAM2 - GAC_GAM R Arbitration Register 2

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	0431	E8h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
	20:18	Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 4
	11:9	Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



ARB_R_GAC_GAM3 - GAC_GAM R Arbitration Register 3

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	0431	ECh			
DWord	Bit	Description			
0	31:28	Reserved			
	27	Priority for entry 7			
	26:24	Goto field for entry 7 when request vector is 11b			
	23:21	Goto field for entry 7 when request vector is 10b			
	20:18	Goto field for entry 7 when request vector is 01b			
	17:15	Goto field for entry 7 when request vector is 00b			
	14:13	Reserved			
12 Priority for entry 6		Priority for entry 6			
	11:9	Goto field for entry 6 when request vector is 11b			
8:6 Goto field for entry 6 when request vector is 10b 5:3 Goto field for entry 6 when request vector is 01b		Goto field for entry 6 when request vector is 10b			
		Goto field for entry 6 when request vector is 01b			
	2:0	Goto field for entry 6 when request vector is 00b			



ARB_RO_GAC_GAM0 - GAC_GAM RO Arbitration Register 0

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	043	D0h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 01
	11:9	Goto field for entry 01 when request vector is 11b
	8:6	Goto field for entry 01 when request vector is 10b
	5:3	Goto field for entry 01 when request vector is 01b
	2:0	Goto field for entry 01 when request vector is 00b



ARB_RO_GAC_GAM1 - GAC_GAM RO Arbitration Register 1

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	0430	D4h		
DWord	Bit	Description		
0	31:28	Reserved		
	27	Priority for entry 3		
	26:24	Goto field for entry 3 when request vector is 11b		
	23:21	Goto field for entry 3 when request vector is 10b		
	20:18	Goto field for entry 3 when request vector is 01b		
	17:15	Goto field for entry 3 when request vector is 00b		
	14:13	Reserved		
	12	Priority for entry 2		
	11:9	Goto field for entry 2 when request vector is 11b		
	8:6 Goto field for entry 2 when request vector is 10b			
	5:3	Goto field for entry 2 when request vector is 01b		
	2:0	Goto field for entry 2 when request vector is 00b		



ARB_RO_GAC_GAM2 - GAC_GAM RO Arbitration Register 2

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

T . I T

32

Trusted Type:

U13D8P

Address:	0430	D8h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
	23:21	Goto field for entry 5 when request vector is 10b
20:18 Goto field for entry 5 when request vector is 01b		Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
14:13 Reserved 12 Priority for entry 4 11:9 Goto field for entry 4 when request vector is 11b 8:6 Goto field for entry 4 when request vector is 10b 5:3 Goto field for entry 4 when request vector is 01b		Reserved
		Priority for entry 4
		Goto field for entry 4 when request vector is 11b
		Goto field for entry 4 when request vector is 10b
		Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



ARB_RO_GAC_GAM3 - GAC_GAM RO Arbitration Register 3

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	0430	OCh Control of the Co			
DWord	Bit	Description			
0	31:28	Reserved			
	27	Priority for entry 7			
	26:24	Goto field for entry 7 when request vector is 11b			
	23:21	Goto field for entry 7 when request vector is 10b			
	20:18	Goto field for entry 7 when request vector is 01b			
	17:15	Goto field for entry 7 when request vector is 00b			
	14:13	Reserved			
12 Priority for entry 6		Priority for entry 6			
	11:9 Goto field for entry 6 when request vector is 11b				
8:6 Goto field for entry 6 when request vector is 10b 5:3 Goto field for entry 6 when request vector is 01b		Goto field for entry 6 when request vector is 10b			
		Goto field for entry 6 when request vector is 01b			
	2:0	Goto field for entry 6 when request vector is 00b			



ARB_WR_GAC_GAM0 - GAC_GAM WR Arbitration Register 0

Register Space: MMIO: 0/2/0

RenderCS

Source: 0x00000000 Default Value:

Access: R/W Size (in bits): 32 Trusted Type: 1

Address: 043F0h

Address:	043F	un
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 1
	26:24	Goto field for entry 1 when request vector is 11b
	23:21	Goto field for entry 1 when request vector is 10b
	20:18	Goto field for entry 1 when request vector is 01b
	17:15	Goto field for entry 1 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 0
	11:9	Goto field for entry 0 when request vector is 11b
	8:6	Goto field for entry 0 when request vector is 10b
	5:3	Goto field for entry 0 when request vector is 01b
	2:0	Goto field for entry 0 when request vector is 00b



ARB_WR_GAC_GAM1 - GAC_GAM WR Arbitration Register 1

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

. , . .

_ . _

32

Trusted Type:

1

043F4h

Address:	043F	4n			
DWord	Bit	Description			
0	31:28	Reserved			
	27	Priority for entry 3			
	26:24	Goto field for entry 3 when request vector is 11b			
	23:21	Goto field for entry 3 when request vector is 10b			
	20:18	Goto field for entry 3 when request vector is 01b			
	17:15	Goto field for entry 3 when request vector is 00b			
	14:13	Reserved			
	12	Priority for entry 2			
	11:9	Goto field for entry 2 when request vector is 11b			
8:6 Goto field for entry 2 when request vector is 10b		Goto field for entry 2 when request vector is 10b			
	5:3 Goto field for entry 2 when request vector is 01b				
	2:0	Goto field for entry 2 when request vector is 00b			



ARB_WR_GAC_GAM2 - GAC_GAM WR Arbitration Register 2

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

32

Trusted Type:

Address:	043F	8h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 5
	26:24	Goto field for entry 5 when request vector is 11b
23:21 Goto field for entry 5 when request vector is 10b 20:18 Goto field for entry 5 when request vector is 01b		Goto field for entry 5 when request vector is 10b
		Goto field for entry 5 when request vector is 01b
	17:15	Goto field for entry 5 when request vector is 00b
14:13 Reserved		Reserved
	12	Priority for entry 4
11:9 Goto field for entry 4 when request vector is		Goto field for entry 4 when request vector is 11b
	8:6	Goto field for entry 4 when request vector is 10b
	5:3	Goto field for entry 4 when request vector is 01b
	2:0	Goto field for entry 4 when request vector is 00b



ARB_WR_GAC_GAM3 - GAC_GAM WR Arbitration Register 3

Register Space:

MMIO: 0/2/0

Source:

RenderCS

Default Value:

0x00000000

Access:

R/W

Size (in bits):

_ _

Size (iii bits).

32

Trusted Type:

Address:	043F	Ch			
DWord	Bit	Description			
0	31:28	Reserved			
	27	Priority for entry 7			
	26:24	Goto field for entry 7 when request vector is 11b			
	23:21	Goto field for entry 7 when request vector is 10b			
	20:18	Goto field for entry 7 when request vector is 01b			
17:15		Goto field for entry 7 when request vector is 00b			
	14:13	Reserved			
	12	Priority for entry 6			
	11:9	Goto field for entry 6 when request vector is 11b			
	8:6	Goto field for entry 6 when request vector is 10b			
	5:3	Goto field for entry 6 when request vector is 01b			
	2.0	Goto field for entry 6 when request vector is 00b			



GAFS MAX URB READ EVENT

GAFS MAX URBRD - GAFS MAX URB READ EVENT

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00DB4h

This register mirrors an accumulating count for Unslice FF control

It is enabled by configuration bits in GPMunit and SPMunits.

Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description	
0	31:0	Unslice FF Event Count	
		Access:	RO



GAM and SA Communication Register

Register Space:		MMIO: 0/2/0		
Default Value:		0x00000000		
Size (in bits)):	32		
Address:		042A0h		
DWord	Bit		Description	
0	31:16	Mask Bits		
		Default Value:	0000h	
		Access:	RO	
		Mask Bits act as Write Enables for the	oits[15:0] of this register.	
	15	GAM and SA Communication Registe	er 15	
		Default Value:	0b	
		Access:	R/W	
		For Future Use.		
		This bit is self clear.		
	14	GAM and SA Communication Register 14		
		Default Value:	0b	
		Access:	R/W	
		For Future Use. This bit is self clear.		
	13	GAM and SA Communication Registe	er 13	
		Default Value:	0b	
		Access:	R/W	
		For Future Use.		
		This bit is self clear.		
	12	GAM and SA Communication Registe		
		Default Value:	0b	
		Access:	R/W	
		For Future Use. This bit is self clear.		



GA	MS	ACOMREG - GAM and SA Comr	nunication Register	
	11	GAM and SA Communication Register 11		
		Default Value:	0b	
		Access:	R/W	
		For Future Use. This bit is self clear.		
	10	GAM and SA Communication Register 10		
		Default Value:	0b	
		Access:	R/W	
		For Future Use.	·	
		This bit is self clear.		
	9	GAM and SA Communication Register 9		
		Default Value:	0b	
		Access:	R/W	
		For Future Use.	·	
		This bit is self clear.		
	8	GAM and SA Communication Register 8		
		Default Value:	0b	
		Access:	R/W	
		For Future Use. This bit is self clear.		
	7	GAM and SA Communication Register 7		
		Default Value:	0b	
		Access:	R/W	
		For Future Use.		
		This bit is self clear.		
	6	GAM and SA Communication Register 6		
		Default Value:	0b	
		Access:	R/W	
		For Future Use.	·	
		This bit is self clear.		



GA	MSA	COMREG - GAM and SA Commun	ication Register		
	5	GAM and SA Communication Register 5			
		Default Value:	0b		
		Access:	R/W		
		For Future Use.	·		
		This bit is self clear.			
	4	GAM and SA Communication Register 4			
		Default Value:	0b		
		Access:	R/W		
		For Future Use.			
		This bit is self clear.			
	3	GAM and SA Communication Register 3			
		Default Value:	0b		
		Access:	R/W		
		For Future Use.			
		This bit is self clear.			
	2	GAM and SA Communication Register 2			
		Default Value:	0b		
		Access:	R/W		
		Bit2 - Root Table Address Update Request.	·		
		This bit is self clear.			
	1	GAM and SA Communication Register 1			
		Default Value:	0b		
		Access:	R/W		
		Bit1 - Queued Descriptor Request.			
		This bit is self clear.			
	0	GAM and SA Communication Register 0			
		Default Value:	0b		
		Access:	R/W		
		Bit0 - Context Cache Invalidator Request.			
		This bit is self clear.			



GAM Context Save

		GAM_CTX - GAM Cont	text Save		
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default Value: 0x0000000					
Size (in b	oits):	32			
Address:		04FFCh			
DWord	Bit	Description	on		
0	31:16	Mask Bits			
		Default Value:	0000)h	
		Access:	RO		
	15:2	Reserved			
		Default Value:	0000)h	
		Access:	RO		
		Reserved Bits for future use	<u> </u>		
	1	Context Save Start - Chunk2			
		Default Value:	0b		
		Access:	R/W		
		Context Save start for chunk2 Bit[1] Context Save Request start 1'b0: Context save is not being requested 1'b1: Context save is being requested When a 1 is written to this bit, with the corresponding once the save is complete the bit will be cleared. GAMunit on receiving this message sends the Chunk image to CS			
	0	Context Save Start - Chunk1		1	
		Default Value:		0b	
		Access:		R/W	
		Context Save start for chunk1 Bit[1] Context Save Request start 1'b0: Context save is not being requested 1'b1: Context save is being requested When a 1 is written to this bit, with the corresponding once the save is complete the bit will be cleared. GAMunit on receiving this message sends the Chunk context image to CS	_		



GAM Context Save Register

		GAM_CTX - GAM Conte	xt Save Register			
Register Space: MMIO: 0/2/0						
Source:		RenderCS				
Default \	Value:	0x0000000				
Access:		RO				
Size (in l	oits):	32				
Address	•	04FFCh				
_		s used to send messages to enable context saving ting set are mutually exclusive.	g. This register may not be written from CPU. Bits			
DWord	Bit	Desc	ription			
0	31:16	Masks				
		Format: Mask[15:0]				
		A 1 in a bit in this field allows the modification of the corresponding bit in bits 15:0.				
	15:2	Reserved				
		Format:	MBZ			
	1	Context Save Start - Chunk2				
		Format:	Enable			
		When a 1 is written to this bit, with the corresponding mask bit set, it will kick off a context save.				
		Once the save is complete the bit will be cleared. GAMunit on receiving this message sends the Chunk-2 (Cachelines following Chunk1) of context				
		image to CS.	enunk-2 (Cachelines following Churik I) of Contex			
	0	Context Save Start - Chunk1				
		Format: Enable				
		When a 1 is written to this bit with the corresponding mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.				
		•	Chunk-1 (first 8 Cachelines of its context image)			



Gam Fub Done1 Lookup Register

D	ONE1_RE	G - Gam Fub Don	e1 Lookup Register
Register Space:	MMIO: 0/2/0)	
Default Value:	0x00000000		
Size (in bits):	32		
Address:	0407Ch		
DWord	Bit		Description
0	31:0	Gam Fub Done1 Lookup Re	eg
		Default Value:	00000000h
		Access:	RO
		GAM Done1 signals.	



Gam Fub Done Lookup Register

	DONE	REG - Gam Fub Don	e Lookup Register
Register Space:	MMIC): 0/2/0	_
Default Value:	0x000	00000	
Size (in bits):	32		
Address:	040B0	h	
DWord	Bit		Description
0	31:0	Gam Fub Done Lookup Reg	
		Default Value:	00000000h
		Access:	RO
		31 CVS Credit Fifo is empty. 30 CVS TLB does not have any cycles. 29 Z Credit fifo is empty. 28 ZTLB does not have any cycles. 27 RCC Credit Fifo is empty. 26 RCC TLB does not have any cycles. 25 L3 Credit fifo is empty. 24 L3 TLB does not have any cycle. 23 VLF Credit fifo is empty. 22 VLF TLB does not have any cycle. 23 VLF Credit fifo empty. 20 CASC TLB does not have any cycle. 19 Miss Fub Done. 18 Read Stream Done. 17 Read Steam Fifo is empty. 16 Recycle Fifo in rstrm is empty. 15 TLB Pend Done. 14 TLB Pend PQ Array is done. 13 TLB pend PB Array is done. 11 Gafm Data fifo is empty. 10 GAP does not have any cycle. 11 Gafm Data fifo is empty. 12 Read route fub is done. 13 TLB pend PB Array is done. 14 TLB Pend PQ Array is done. 15 TLB Pend PD Array is done. 16 Gafm Data fifo is empty. 17 GAP data fifo is empty. 18 Wrdp is done with all the cycles. 19 Wrdp RID fifo is empty. 10 GAP data fifo is empty. 11 GAP data fifo is empty. 12 Tied to "1" - to be defined. 13 Tied to "1" - to be defined. 14 TLB PEND to MIDA 15 Tied to "1" - to be defined. 16 Tied to "1" - to be defined. 17 Tied to "1" - to be defined.	cles. es. cles. ycles. M.



GAMMA_MODE

		GAMMA	A_MODE				
Register Sp	pace:	MMIO: 0/2/0					
Source:		BSpec					
Default Va	lue:	0x00000000					
Access:		Double Buffered					
Size (in bit	ts):	32					
Double Bu Update Po		Start of vertical blank					
Address:		4A480h-4A483h					
Name:		Pipe Gamma Mode					
ShortName	e:	GAMMA_MODE_A					
Power:		PG1					
Reset:		soft					
Address:		4AC80h-4AC83h					
Name:		Pipe Gamma Mode					
ShortName	e:	GAMMA_MODE_B					
Power:		PG2					
Reset:		soft					
Address:		4B480h-4B483h					
Name:		Pipe Gamma Mode					
ShortName	e:	GAMMA_MODE_C					
Power:		PG2	PG2				
Reset:		soft					
DWord	Bit	Description					
0 3	1:16	Reserved					
		Format: MBZ					
15 Reserved							
1	14:2	Reserved					
		Format:		MBZ			



GAMMA_MODE							
1:0	This fie	Gamma Mode This field selects which mode the pipe palette/gamma correction logic works in. Other gamma units, such as in the planes, are unaffected by this bit.					
	Value	Value Name Description					
	00b 8 bit 8-bit Legacy Palette Mode						
	01b 10 bit 10-bit Precision Palette Mode						
10b 12 bit 12-bit Interpolated Gamma Mode							
	11b	Split	Split Gamma Mode (separate pipe gamma functions before and after pipe CSC)				



GAM Put Delay

GAM_PUT_DLY - GAM Put Delay						
Register Space:	MMIO: 0/2/0	MMIO: 0/2/0				
Default Value:	0x00000000					
Size (in bits):	32					
Address:	0401Ch					
Number of clocks	to wait between p	outs				
DWord Bit			Description	on		
0	31:0	GAM PUT DELAY				
		Default Value:		0000000h		
		Access:		R/W		



GAMT_DONE Register

	GAMT	DONE - GAMT DON	E Register		
Register Space:	MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x00000000				
Size (in bits):	32				
Address:	04AC0h				
DWord	Bit	De	escription		
0	31:0	GAMT_DONE Register			
		Default Value:	0000000h		
		Access:	RO		
		31: vebxtlb_all_done_f			
		30: cvstlb_all_done_f			
		29: ztlb_all_done_f			
		28: l3tlb_all_done_f			
		27: rcctlb_all_done_f			
		26: mfxtlb_all_done_f			
		25: vlftlb_all_done_f			
		24: bwgtlb_all_done_f			
		23: gamwrrb_all_done_f			
		22: mfxsl1tlb_all_done_f			
		21: vlfsl1tlb_all_done_f			
		20: bwgtlb_fifo_empty			
		19: l3tlb_fifo_empty			
		18: ztlb_fifo_empty 17: rcctlb_fifo_empty			
		16: cvstlb_fifo_empty			
		15: vebxtlb_fifo_empty			
		14: mfxtlb_fifo_empty			
		13: mfxsl1tlb_fifo_empty			
		12: vlfsl1tlb_fifo_empty			
		11: vlftlb_fifo_empty			
		10: wrdp_gafm_fifo_empty			
		9: wrdp_gap_fifo_empty			
		8: wrdp_gacfg_fifo_empty			
		7: wrdp_cs_fifo_empty			
		6: wrdp_vecs_fifo_empty			
		5: wrdp_oacs_fifo_empty			
		4: wrdp_gacv_fifo_empty			
		3: Tied to 1			
		2: Tied to 1			
		1: Tied to 1			
		0: Tied to 1			



GAMT_ECO_REG_RO_IA

	G	AMT_ECO_REG_RO_	IA - GAMT_ECO_REG_RO_IA				
Register S	oace:	MMIO: 0/2/0					
Source:		BSpec					
Default Va	lue:	0x00000000					
Size (in bit	s):	32					
Address:		04AB4h					
DWord	Bit		Description				
0	31:0	GAMTECO_REG_RO_IA					
		Default Value:	00000000h				
		Access: RO					
		This register is for ECO usage. RO register with IA Access Type on DEV reset.					



GAMT_ECO_REG_RW_IA

	GAMT_ECO_F	REG_R	W_IA - GAMT_ECO_I	REG_RW_IA		
Space	e: MMIO: 0/2/0					
	BSpec					
	0x0000AB1B					
oits):	32					
•	04AB0h					
nmab	le Request Count - VEB	X and BLT				
Bit			Description			
31	TLBINV_PRESENT_DI	S				
	Default Value:			0b		
	Access:			R/W		
			•	,		
30	BYPASS_HDC_INV					
	Default Value:			0b		
	Access:			R/W		
	Bit[30] = 0 : Default wait for all the HDC acks before sending the ack to GAMW Bit[30] = 1 : GAMT does not wait for all ACK in case of reset in progress; kill acks cycles coming during the window					
29:0	GAMTECO_REG_RW_	IA				
	Default Value:	000	000000000001010101100011011)		
	Access:	R/V	I			
	Bit[29] = 1 : Disables f Bit[28] = 0 : Enables a Bit[28] = 1 : Disables a Bit[27:26] = Control bi 00 : Hash bit = addr_b 01 : Hash bit = xor (added) 10 : Hash bit = xor (added) 11 : Hash bit = xor (added) Bit[25] = Reserved Bit[24] = 0 : Enables a Bit[24] = 1 : Disables a Bit[23] = Reserved Bit[22:19] = Reserved Bit[18] = Enable supposed	xes in GA fix in GAC fix in GAC ts to select it[6] dr_bits[9], dr_bits[11 dr_bits[20 fix in GAC fix in GAC	CB unit related to TSV usage of flu BH unit related to flush signals CBH unit related to flush signals address hash modes in GACBH u addr_bits[6]) : 6]) BH unit related to flush signals CBH unit related to flush signals CBH unit related to flush signals	ush_start, fifo_empty signals		
	mab Bit 31	Space: MMIO: 0/2/0 BSpec 0x0000AB1B oits): 32 04AB0h mable Request Count - VEB Bit 31 TLBINV_PRESENT_DIS Default Value: Access: Bit[31] = 0 : Default TL Bit[31] = 1 : Default TL Bit[30] = 0 : Default Wal Bit[30] = 0 : Default wal Bit[30] = 1 : GAMT doed during the window 29:0 GAMTECO_REG_RW_ Default Value: Access: Bit[29] = 0 : Enables fix Bit[29] = 1 : Disables fix Bit[29] = 1 : Disables fix Bit[28] = 0 : Enables all Bit[28] = 0 : Enables all Bit[27:26] = Control bix 00 : Hash bit = xor (add 10 : Hash bit = xor (add 11 : Hash bit = x	Space: MMIO: 0/2/0 BSpec 0x0000AB1B Dits): 32 04AB0h mable Request Count - VEBX and BLT Bit 31 TLBINV_PRESENT_DIS Default Value: Access: Bit[31] = 0 : Default TLB invalida Bit[31] = 1 : Default TLB invalida Bit[30] = 1 : Default TLB invalida Bit[30] = 1 : GAMT does not wai during the window 29:0 GAMTECO_REG_RW_IA Default Value: Access: Bit[29] = 0 : Enables fixes in GAC Bit[29] = 1 : Disables fixes in GAC Bit[28] = 0 : Enables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[28] = 1 : Disables a fix in GAC Bit[27:26] = Control bits to select 00 : Hash bit = addr_bit[6] 01 : Hash bit = xor (addr_bits[9], 10 : Hash bit = xor (addr_bits[11] 11 : Hash bit = xor (addr_bits[20] Bit[25] = Reserved Bit[24] = 0 : Enables a fix in GAC Bit[29] = 1 : Disables a fix in GAC Bit[29] = Reserved Bit[29] = Reserved Bit[29] = Reserved Bit[18] = Enable support for In-F Bit[17:16] = Reserved.	BSpec 0x0000AB1B oits): 32 04AB0h mable Request Count - VEBX and BLT Bit Description 31 TLBINV_PRESENT_DIS Default Value:		



GAMT_ECO_REG_RW_IA - GAMT_ECO_REG_RW_IA

Bit[7:6] = Reserved.

Bit[5:0] = Number of max outstanding misses that can be allowed to potentially fault = 27.



GAMT Arbiter Mode Control

		GAMTARBMODE - GAM	T Arbiter Mod	e Control			
Register Space:		MMIO: 0/2/0					
Source:		BSpec					
Default \	Value:	0x00000000 [KBL]					
Size (in l	oits):	32					
Address		04A08h					
DWord	Bit		Description				
0	31:16	Mask Bits					
		Default Value:		0000h			
		Access:		RO			
	15	GAMT Arbiter Mode Control 15					
		Default Value:		0b			
		Access:		R/W			
		For Future Use		·			
	14	GAMT Arbiter Mode Control 14					
		Default Value:		0b			
		Access:		R/W			
		0 - Cache the TLB even if there is a FAULT in GAMW read return.1 - Don't Cache the TLB if there is a fault in GAMW return.					
	13	GAMT Arbiter Mode Control 13					
		Default Value:		0b			
		Access:		R/W			
		0 - VEBXTLB clock gate enabled. 1 - VEBXTLB clock gate disabled.					
	12	GAMT Arbiter Mode Control 12					
		Default Value:		0b			
		Access:		R/W			
		0 - MFXSL1TLB clock gate enabled.					
		1 - MFXSL1TLB clock gate disabled.					
	11	GAMT Arbiter Mode Control 11					
		Default Value:		0b			
		Access:		R/W			
		0 - VLFSL1TLB clock gate enabled.					
		1 - VLFSL1TLB clock gate disabled.					



	GAMTARBMODE - GAMT Arb	iter Mode Control				
10	GAMT Arbiter Mode Control 10					
	Default Value:	0b				
	Access:	R/W				
	0 - gamwrrb clock gate enabled. 1 - gamwrrb clock gate disabled.					
	1 - garriwith clock gate disabled.					
9	GAMT Arbiter Mode Control 9					
	Default Value:	0b				
	Access:	R/W				
	0 - BWGTLB clock gate enabled.					
	1 - BWGTLB clock gate disabled.					
8	GAMT Arbiter Mode Control 8					
	Default Value:	0b				
	Access:	R/W				
	0 - VLFTLB clock gate enabled.					
	1 - VLFTLB clock gate disabled.					
7	GAMT Arbiter Mode Control 7					
	Default Value:	0b				
	Access:	R/W				
	0 - MFXTLB clock gate enabled.					
	1 - MFXTLB clock gate disabled.					
6	GAMT Arbiter Mode Control 6					
	Default Value:	0b				
	Access:	R/W				
	0 - RCCTLB clock gate enabled.					
	1 - RCCTLB clock gate disabled.					
5	GAMT Arbiter Mode Control 5					
	Default Value:	0b				
	Access:	R/W				
	0 - L3TLB clock gate enabled.					
	1 - L3TLB clock gate disabled.					
	To update bit 5, a value of 0x00200020 needs to be	e written.				



	GAMTARBMODE - GAMT Arbite	er Mode Control			
4	GAMT Arbiter Mode Control 4				
	Default Value:	0b			
	Access:	R/W			
	0 - ZTLB clock gate enabled.				
	1 - ZTLB clock gate disabled.				
3	GAMT Arbiter Mode Control 3				
	Default Value:	0b			
	Access:	R/W			
	0 - CVS clock gate enabled.				
	1 - CVS clock gate disabled.				
2	GAMT Arbiter Mode Control 2				
	Default Value:	0b			
	Access:	R/W			
	0 - No reg_hdc_inval_ack_force - take the value from client.				
	1 - reg_hdc_inval_ack_force - force value to 1 - disregard client value.				
1	GAMT Arbiter Mode Control 1				
	Default Value:	0b			
	Access:	R/W			
	Bit [1]: Address Swizzling for Tiled Surfaces.				
	This register location is updated via GFX Driver prior to enabling DRAM accesses. Driver needs to				
	obtain the need for memory address swizzling via DRAM configuration registers and set the following bits (in Display Engine and Render/Media access streams).				
	0: No address Swizzling.				
	1: Address bit[1] needs to be swizzled for tiled surface	S.			
0	GAMT Arbiter Mode Control 0				
	Default Value:	0b			
	Access:	R/W			
	Bit[0]: GAM to Bypass GTT Translation.				
	GAM to Bypass GTT Translation and pass logical addre	esses through with 0's padded on the MSBs			
	to form the Physical Address.				



GAM Virtualization Enable Register

GA	M_VFX_	EN - GAM Virtu	alization En	able Register	r
Register Space:	MMIO: 0	/2/0			
Source:	BSpec				
Default Value:	0x000000	000			
Size (in bits):	32				
Address:	041FCh				
This register enab	les virtualiza	tion for GAM			
DWord	Bit		Description	on	
0	31:1	Extra Bits			
		Default Value:		00000000h	
		Access:		R/W	
		Reserved for future use			
	0	Virtualization Enable			
		Default Value:		0b	
		Access:		R/W	
		1'b0 Virtualization is no	ot enabled	•	
		1'b1 Virtualization is er	nabled		



GAMW_ECO_BUS_RO_IA

	G	AMW_ECO_E	BUS_RO_IA - GAMW_ECO_BUS_RO_IA		
Register Space:		MMIO: 0/2/0			
Default Va	lue:	0x00000000			
Size (in bit	s):	32			
Address:		0408Ch			
DWord	Bit		Description		
0	31:0	GAMWECO_BUS_I	RO_IA		
		Default Value:	0000000h		
		Access:	s: RO		
		This register is for I	CO usage. RO register with IA Access Type on BUS reset.		



GAMW_ECO_BUS_RW_IA

	GA	MW_ECO_B	US_RW_IA - GAMW_ECO_BUS_RW_IA		
Register Space:		MMIO: 0/2/0			
Default Va	lue:	0x00000000			
Size (in bit	s):	32			
Address:		04084h			
DWord	Bit		Description		
0	31:0	GAMWECO_BUS_R	W_IA		
		Default Value:	00000000h		
		Access:	R/W		
		This register is for E	CO usage. RW register with IA Access Type on BUS reset.		



GAMW_ECO_DEV_RO_IA

	GAMW_ECO_DEV_RO_IA - GAMW_ECO_DEV_RO_IA							
Register Space:		MMIO: 0/2/0						
Default Va	lue:	0x00000000	0x00000000					
Size (in bit	s):	32						
Address:		04088h						
DWord	Bit	Description						
0	31:0	GAMWECO_DEV_RO_	IA					
		Default Value:	00000000h					
		Access: RO						
		This register is for ECO	usage. RO register with IA Access Type on DEV reset.					



GAMW_ECO_DEV_RW_IA

	GAMW_ECO_DEV_RW_IA - GAMW_ECO_DEV_RW_IA							
Register Space:		MMIO: 0/2/0						
Default Va	lue:	0x00000000						
Size (in bit	s):	32						
Address:		04080h						
DWord	Bit		Description					
0	31:0	GAMWECO_DEV_RW	_IA					
		Default Value:	0000000h					
		Access:	ess: R/W					
		This register is for ECC	usage. RW register with IA Access Type on DEV reset.					



GAMW Power Context Save

		PWRCTXSAVE - GAMW Po	ower Context Save	
Register	Space:	MMIO: 0/2/0		
Default \	/alue:	0x0000000		
Size (in b	oits):			
Address:		04000h		
DWord	Bit	Desc	ription	
0	31:16	Mask Bits		_
		Default Value:	0000h	
		Access:	RO	
		Mask Bits act as Write Enables for the bits[15:0]	of this register.	
	15	Extra Bits15		
		Default Value:	0b	
		Access:	R/W	
		Extra Bits for future use.		
	14	Extra Bits14		
		Default Value:	0b	
		Access:	R/W	
		Extra Bits for future use.		
	13	Extra Bits13		
		Default Value:	0b	
		Access:	R/W	
		Extra Bits for future use.		
	12	Extra Bits12		
		Default Value:	0b	
		Access:	R/W	
		Extra Bits for future use.		
	11	Extra Bits11	_	
		Default Value:	0b	
		Access:	R/W	
		Extra Bits for future use.		



PWRCTXSAVE - GAMW Power Context Save					
10	Extra Bits10				
	Default Value:	0b			
	Access:		R/W		
	Extra Bits for future use.				
9	Power Context Save Request				
	Default Value:		0b		
	Access:		R/W		
	Bit[9] Power Context Save Request 1'b0: Power context save is not being requested (default). 1'b1: Power context save is being requested. Unit needs to self-clear this bit upon sampling. This bit is self clear.				
8:0	Power Context Save Quad Word Credits				
	Default Value:	00000000b			
	Access:	R/W			
	Power Context Save Bits[8:0] QWord Credits for Power Context Save Request An initial length packet is required per power context save session, but that packet does not consume a credit. See protocol description for more details. Minimum Credits = 1: Unit may send 1 QWord pair. Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register data. Only valid with PWRCTX_SAVE_REQ (Bit9).				



Gather Constants Not Consumed By RCS

GATHER_CONST_PRODUCE_COUNT - Gather Constants Not Consumed By RCS

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W
Size (in bits): 32
Trusted Type: 1

Address: 0248Ch

This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore. This register should not be programmed by SW.

DWord	Bit	Description
0	31:0	Gather Constants Produce Count
		This register keeps track of the outstanding Gather Constants produced by RS which are not yet consumed by Render Command Streamer. This register is part of the render context save and restore.



GDR Per Client Write Drop Enables

W	R_DR	OP_MODE - GDR Per C	Client Write Drop Enables		
Register Space	e: N	MMIO: 0/2/0			
Default Value:	t Value: 0x00000000				
Size (in bits):	3	2			
Address:	0	40B4h			
DWord	Bit		Description		
0	31:0	GDR Per Client Write Drop Enable	es		
		Default Value:	00000000h		
		Access:	R/W		
		31 RSVD: Future use. 30 MBC write drop disable (0) or end 29 CS write drop disable (0) or end 28 SOL write drop disable (0) or end 26 RCC write drop disable (0) or end 25 MSC write drop disable (0) or end 25 MSC write drop disable (0) or end 24 All L3 clients write drop disable (0) or end 25 HIZ write drop disable (0) or end 21 RCZ write drop disable (0) or end 20 GAFS write drop disable (0) or end 20 GAFS write drop disable (0) or end 19 GPM write drop disable (0) or end 17 VCS write drop disable (0) or end 18 GCP write drop disable (0) or end 15 VCR write drop disable (0) or end 15 VCR write drop disable (0) or end 14 VMX_RS write drop disable (0) or end 15 VCR write drop disable (0) or end 14 VMX_RS write drop disable (0) or 12 VMX_RA write drop disable (0) or 11 VMX_VDS write drop disable (0) or 9 VLF_RS write drop disable (0) or 9 VLF_FW write drop disable (0) or end 7 VEO write drop disable (0) or end 15 uC (DMA) write drop disable (0) or end 3 BLB write drop disable (0) or end 3 BLB write drop disable (0) or end 2 W_BSP write drop disable (0) or end 3 BLB write drop disable (0) or end 2 W_MS_RS write drop disable (0) or end 3 BLB write drop disable (0) or end 6 UN_VMX_RS write dro	ble (1). able (1). but enable (1).		



GDR Per Client Write Drop Enables-2

WR	DRO	OP_MODE2 - GDR Per Client W	/rite Drop Enables-2
Register Space:		MMIO: 0/2/0	
Default Value	:	0x00000000	
Size (in bits):		32	
Address:		040B8h	
DWord	Bit	Descriptio	on
0	31:0	GDR Per Client Write Drop Enables-2	
		Default Value:	0000000h
		Access:	R/W
		31:23 RSVD: Future use. 22 BLB2 write drop disable (0) or enable (1). 21 HLF_FW write drop disable (0) or enable (1). 20 HLF_RS write drop disable (0) or enable (1). 19 HPP write drop disable (0) or enable (1). 18 HUC_DMA write drop disable (0) or enable (1). 17 HHI_IndirectHeader write drop disable (0) or enable (15 HHI_Bitstream write drop disable (0) or enable (15 HHI_Bitstream write drop disable (0) or enable (14 MFL_VLF_FW write drop disable (0) or enable (16 MFL_VMX_RS write drop disable (0) or enable (17 MFL_VMX_RS write drop disable (0) or enable (17 MFL_VMX_RS write drop disable (0) or enable (18 SFC_FW_VE write drop disable (0) or enable (19 VD_ENC_SO write drop disable (0) or enable (19 SFC_LB_VE write drop disable (0) or enable (19 SFC_LB_VD write drop disable (19 SFC_LB_VD wri	nable (1). e (1). (1). 1).). (1).



GDR Write Drop

	GDR_W	/R_DRP - GDR Write Dr	ор
Register Space:	MMIO: 0/2/0		
Default Value:	0x80000000		
Size (in bits):	32		
Address:	04020h		
DWord	Bit	Descrip	tion
0	31:0	GDR_WRITE_DROP	
		Access:	R/W
		Value	Name
		80000000h	[Default]



General Purpose Register

CS_GPR - G	eneral	Purpose	Register

Register Space: MMIO: 0/2/0

Source: BSpec

0x00000000, 0x00000000

Access: R/W Size (in bits): 1024

Address: 02600h-0267Fh

Name: General Purpose Register

ShortName: CS_GPR_RCSUNIT

Address: 12600h-1267Fh

Name: General Purpose Register

ShortName: CS_GPR_VCSUNIT0

Address: 1A600h-1A67Fh

Name: General Purpose Register

ShortName: CS_GPR_VECSUNIT

Address: 1C600h-1C67Fh

Name: General Purpose Register

ShortName: CS_GPR_VCSUNIT1

Address: 22600h-2267Fh

Name: General Purpose Register

ShortName: CS_GPR_BCSUNIT

Description						
This is a General Purpose Register bank of sixteen 64bit registers, which will be used as temporary storage by MI_MATH command to do ALU operations.						
GPR Index	MMIO Offset		RenderCS			
R_0	0x2600					
R_1	0x2608					
R_2	0x2610					
R_3	0x2618					
R_4	0x2620					



	CS_GPR - General Purpose Register					
R_5	0x2628					
R_6	0x2630					
R_7	0x2638					
R_8	0x2640					
R_9	0x2648					
R_10	0x2650					
R_11	0x2658					
R_12	0x2660					
R_13	0x2668					
R_14	0x2670					
R_15	0x2678					
DW	ord	Bit		Description		
C)	63:32	CS_GPR_DATA	1		
			Source:	CommandStreamer		
		31:0	CS_GPR_DATA0			
			Source:	CommandStreamer		
1		63:32	CS_GPR_DATA	3	-	
			Source:	CommandStreamer		
		31:0	CS_GPR_DATA2	2		
			Source:	CommandStreamer		
2	2	63:32	CS_GPR_DATA5			
			Source:	CommandStreamer		
		31:0	CS_GPR_DATA	4		
			Source:	CommandStreamer		
3	3	63:32	CS_GPR_DATA	7		
			Source:	CommandStreamer		
		31:0	CS_GPR_DATA	CS_GPR_DATA6		
			Source:	CommandStreamer		
4	4		CS_GPR_DATAS	9		
			Source:	CommandStreamer		
		31:0	CS_GPR_DATA	3		
			Source:	CommandStreamer		
5)	63:32	CS_GPR_DATA	11		
			Source:	CommandStreamer		



	CS_G	PR - General Purpose Register	
	31:0	CS_GPR_DATA10	
		Source: CommandStreamer	
6	63:32	CS_GPR_DATA13	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA12	
		Source: CommandStreamer	
7	63:32	CS_GPR_DATA15	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA14	
		Source: CommandStreamer	
8	63:32	CS_GPR_DATA17	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA16	
		Source: CommandStreamer	
9	63:32	CS_GPR_DATA19	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA18	
		Source: CommandStreamer	
10	63:32	CS_GPR_DATA21	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA20	
		Source: CommandStreamer	
11	63:32	CS_GPR_DATA23	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA22	
		Source: CommandStreamer	
12	63:32	CS_GPR_DATA25	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA24	
		Source: CommandStreamer	
13	63:32	CS_GPR_DATA27	
		Source: CommandStreamer	
	31:0	CS_GPR_DATA26	
		Source: CommandStreamer	



CS_GPR - General Purpose Register					
14	63:32	CS_GPR_DATA	CS_GPR_DATA29		
		Source:	CommandStreamer		
	31:0	CS_GPR_DATA28			
		Source:	CommandStreamer		
15	63:32	CS_GPR_DATA	CS_GPR_DATA31		
		Source:	CommandStreamer		
	31:0	CS_GPR_DATA30			
		Source:	CommandStreamer		



GFX Arbiter Client Priority Control

	GFX_P	RIO_CTRL - GFX Arbiter Client Pr	riorit	y Control			
Register Spa	ce: N	MMIO: 0/2/0					
Source:	Е	Spec					
Default Value	e: C)x880A2D10					
Size (in bits):	3	32					
Address:	C	04A00h					
DWord	Bit	Description					
0	31:27	Read Rstrm Max Reject					
		Default Value:	100	01b			
		Access:	R/W	V			
	26:21	Extra Bits	•				
		Default Value:	00000	0b			
		Access:	R/W				
	20:18	sol_gam_priority					
		Default Value:		010b			
		Access:		R/W			
		Client Priority Control Bits - Lowest Bit [18] is NOT U	sed.				
	17:15	veo_gam_priority					
		Default Value:		100b			
		Access:		R/W			
		Client Priority Control Bits - Lowest Bit [15] is NOT Used.					
	14:12	vfw_gam_priority					
		Default Value:		010b			
		Access:		R/W			
		Client Priority Control Bits - Lowest Bit [12] is NOT U	sed.				
	11:9	gapc_gam_c_priority					
		Default Value:		110b			
		Access:		R/W			
		Client Priority Control Bits - Lowest Bit [9] is NOT Use	ed.				
	8:6	gapc_gam_z_priority		T			
		Default Value:		100b			
		Access:		R/W			
		Client Priority Control Bits - Lowest Bit [6] is NOT Use	ed.				



5:3 gapc_gam_l3_priority		
	Default Value:	010b
	Access:	R/W
	Client Priority Control Bits - Lowest Bit [3] is N	OT Used.
2:0	csrsvf_gam_priority	
	Default Value:	000b
	Access:	R/W
	Client Priority Control Bits - Lowest Bit [0] is N	OT Used.



GFX Context Element Descriptor (High Part)

GF	X_C	TX_EDR_H - GFX Context Elemer	nt Descriptor (High Part)
Register Space:		e: MMIO: 0/2/0	
Default \	/alue:	0x00000000	
Size (in b	oits):	32	
Address:		04404h	
DWord	Bit	Descriptio	n
0	31:0	GFX Context Element Descriptor (High Part)	
		Default Value:	0000000h
		Access:	R/W
	Bit[63:32] - Context ID: Context identification number assigned to separate this context from others. Context IDs need to be recycled in such a way that there cannot be two active contexts with the same ID. This is a unique identification number by which a context is identified and referenced.		



GFX Context Element Descriptor (Low Part)

GF	X_C	CTX_EDR_L - GFX Conte	xt Element Descriptor (Low Part)
Register	Space	e: MMIO: 0/2/0	
Default \	/alue:	0x00000009	
Size (in b	oits):		
Address:		04400h	
DWord	Bit		Description
0	31:0	GFX Context Element Descriptor (Lo	w Part)
		Default Value:	00000009h
		Access:	R/W
		In Legacy Context: Defines the page to PPGTT vs GGTT selection for the entire 0: Use Global GTT. 1: Use Per-Process GTT. In Advanced Context: Defines the priv 0: User mode context. 1: Supervisor mode context. Bit[5] - Deeper IA coherency Support: In Advanced Context: Defines the leve 0: IA coherency is provided at LLC leve 1: IA coherency is provided at L3 level Bit[4] - A and D Support / 32 and 64b modes: In Legacy Context: Defines 32b vs 64b 0: 32b addressing format. 1: 64b (48b canonical) addressing form In Advanced Context: Defines A and D 0: A and D bit management in page to 1: A and D bit management in page to 1: A and D bit management in page to 1: A and D bit management in page to 1: A one of the context type: Legacy vs Advanagement to 1: Context Type: Legacy vs Advanagement to 1: A context Type: Legacy vs A	lege level for the context. I of IA coherency. If for all streams of GPU (i.e. Gen7.5 like mode). If or EU data accesses of GPU. Address Support: Differs in legacy vs advanced context (48b canonical) addressing format: hat. bit support: bles is NOT supported. bles is supported. ced:
		fault models). Note that advanced cor 1: Legacy Context: Defines the context Gen8.	as legacy mode which is similar to prior generations of when legacy vs advanced context modes are selected.



GFX_CTX_EDR_L - GFX Context Element Descriptor (Low Part)

Bit[1] - Scheduling Mode:

1: Indicates execlist mode of scheduling.

0: Indicates Ring Buffer mode of scheduling.

Bit[0] - Valid: Indicates that element descriptor is valid. If GAM is programmed with an invalid descriptor, it continues but flags an error.



GFX Fault Counter

		GFX_FAULT_C	NTR - GFX Fault Counter				
Register Space:		MMIO: 0/2/0					
Default V	alue:	0x00000000					
Size (in bi	its):	32					
Address:		045A0h					
DWord	Bit		Description				
0	31:0	GFX Fault Counter					
		Default Value:	0000000h				
		Access:	RO				
		This counter only applies to ac	his counter only applies to advance context when fault and stream mode is selected.				



GFX Fixed Counter

		GFX_FIXED_CNTR - GFX	Fixed Counter	
Register S	Брасе:	MMIO: 0/2/0		
Default Value:		0x00000000		
Size (in bits):		32		
Address:		045A4h		
DWord	Bit	Description		
0	31:0	GFX Fixed Counter		
		Default Value:	00000000h	
		Access:	RO	
		This counter only applies to advance context whe	n fault and stream mode is selected.	



GFX PDP0/PML4/PASID Descriptor (High Part)

GFX_	CT)	C_PDP0_H - GFX PDP0/PML4/PA	SID Descriptor (High Part)			
Register	Space	e: MMIO: 0/2/0				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		0440Ch				
DWord	Bit	Descriptio	n			
0	31:0	GFX PDP0/PML4/PASID Descriptor (High Part)				
		Default Value:	0000000h			
		Access:	R/W			
		PDP0/PML4/PASID:				
		This register can contain three values which depend on the element descriptor definition. PASID[19:0]: Populated in the first 20bits of the register and selected when Advanced Context flag is set.				
		PML4[38:12]: Pointer to base address of PML4 and sele 64b address support is selected.	ected when Legacy Context flag is set and			
		PDP0[38:12]: Pointer to one of the four page directory of memory mapping.	pointer (lowest) and defines the first 0-1GB			
		Note: This is a guest physical address.				



GFX PDP0/PML4/PASID Descriptor (Low Part)

GFX	СТ	X_PDP0_L - GFX PDP0/PML4/PA	SID Descriptor (Low Part)			
Register	Register Space: MMIO: 0/2/0					
Default Value: 0x00000000						
Size (in b	oits):	32				
Address:		04408h				
DWord	Bit	Description	n			
0	31:0	GFX PDP0/PML4/PASID Descriptor (Low Part)				
		Default Value:	0000000h			
		Access:	R/W			
		PDP0/PML4/PASID:				
		This register can contain three values which depend or	·			
		PASID[19:0]: Populated in the first 20 bits of the registers	er and selected when Advanced Context flag			
		is set. PML4[38:12]: Pointer to base address of PML4 and sele	ected when Legacy Context flag is set and			
		64b address support is selected.	sected When Legacy Context hag is sectand			
		PDP0[38:12]: Pointer to one of the four page directory	pointer (lowest) and defines the first 0-1GB			
		of memory mapping.				
		Note: This is a guest physical address.				



GFX PDP1 Descriptor Register (High Part)

GF	X_ (TX_PDP1_H - GFX P	DP1 Descriptor Register (High Part)	
Register	Space	e: MMIO: 0/2/0		
Default Value: 0x00000000		0x00000000		
Size (in b	Size (in bits): 32			
Address		04414h		
DWord	Bit	Description		
0	31:0	GFX PDP1 Descriptor Register (High Part)	
		Default Value:	0000000h	
		Access:	R/W	
		Pointer to one of the four page dimemory mapping. Note: This is a guest physical add	rectory pointer (lowest+1) and defines the first 1-2GB of ress.	



GFX PDP1 Descriptor Register (Low Part)

G	FX_	CTX_PDP1_L - GFX PDP1	Descriptor Register (Low Part)			
Register	Space	e: MMIO: 0/2/0				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		04410h				
DWord	Bit		Description			
0	31:0	GFX PDP1 Descriptor Register (Low Pa	rt)			
		Default Value:	0000000h			
		Access:	R/W			
		Pointer to one of the four page directory memory mapping. Note: This is a guest physical address.	, ,, ,			



GFX PDP2 Descriptor Register (High Part)

GF	X_C	TX_PDP2_H - (GFX PDP2	Descriptor Register (High Part)
Register	Space	e: MMIO: 0/2/0		
Default \	/alue:	0x00000000		
Size (in l	oits):	32		
Address		0441Ch		
DWord	Bit	Description		
0	31:0	GFX PDP2 Descriptor R	Register (High Pa	art)
		Default Value:		00000000h
		Access:		R/W
		Pointer to one of the four memory mapping. Note: This is a guest phy	. 3	pointer (lowest+2) and defines the first 2-3GB of



GFX PDP2 Descriptor Register (Low Part)

G	FX_	CTX_PDP2_L - GFX PD	P2 Descriptor Register (Low Part)			
Register	Space	e: MMIO: 0/2/0				
Default Value:		0x00000000				
Size (in b	oits):	32				
Address		04418h				
DWord	Bit		Description			
0	31:0	GFX PDP2 Descriptor Register (Lov	v Part)			
		Default Value:	00000000h			
		Access:	R/W			
		Pointer to one of the four page directory pointer (lowest+2) and defines the first 2-3GB of memory mapping. Note: This is a guest physical address.				



GFX PDP3 Descriptor Register (High Part)

GF	X_C	TX_PDP3_H - GFX F	DP3 Descriptor Register (High Part)	
Register	Space	e: MMIO: 0/2/0		
Default Value: 0x00000000		0x00000000		
Size (in b	Size (in bits): 32			
Address:		04424h		
DWord	Bit	Description		
0	31:0	GFX PDP3 Descriptor Register	(High Part)	
		Default Value:	00000000h	
		Access:	R/W	
		Pointer to one of the four page of memory mapping. Note: This is a guest physical add	irectory pointer (lowest+3) and defines the first 3-4GB of ress.	



GFX PDP3 Descriptor Register (Low Part)

G	FX_	CTX_PDP3_L - GFX PDP3	Descriptor Register (Low Part)			
Register	Space	e: MMIO: 0/2/0				
Default \	√alue:	0x00000000				
Size (in b	oits):	32				
Address		04420h				
DWord	Bit		Description			
0	31:0	GFX PDP3 Descriptor Register (Low P	art)			
		Default Value:	00000000h			
		Access:	R/W			
		Pointer to one of the four page directory pointer (lowest+3) and defines the first 3-4GB of memory mapping. Note: This is a guest physical address.				



Global Invalidation Register

		GLBLINVL - Global Invalidatio	n Re	egister	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address:	•	0B404h			
DWord	Bit	Description			
0	31:10	Reserved			
		Access:		RO	
		Reserved.			
	9:3	Reserved			
	2	Cross sync read disable			
		Access:	R/W		
		Ipconf_crs_sync_dis: Cross Sync Read Disable (CSRD). Cross Sync Read Disable (CSRD): Cross Sync Read Disable: upon a SYNC from HDC, follow with a write to cross SYNC Push and read to the same address. When set read is disabled. This bit needs to be programmed to 1 to disable fence operation for GSYNC. This is a workaround for GSYNC fence cycle encountering page fault.			
	1	Disables hashing function			
		Access:	R/W		
		Disables hashing function (DISHHF): Disables hashing function to generate bank_id[1:0] for L3\$ address[7:6] for bank_id[1:0]. 0: (default) Hash function enabled to generate L3\$ bank II 1: L3\$ address[7:6] used as L3\$ bank IDs. Ipconf_csr_I3bankidhashdis. (This bit needs to set corresponding bit Incf_csr_I3bankidh	Os.		
	0	Reserved			



Global System Interrupt Routine

		EU_GLOBAI	L_SIP - Global System Interrupt Routine		
Register	Space	e: MMIO: 0/2	/0		
Source: BSpec					
Default Value: 0x00000000					
Access:		R/W			
Size (in b	oits):	32			
Address:		0E42Ch			
DWord	Bit		Description		
0	31:3	Global SIP			
		Format:	GraphicsAddress[31:3]		
		Specifies the base (STATE_SIP).	es the base address for System Interrupt Routine that over-rides the SIP set by the state _SIP).		
	2:1	Reserved			
		Format:	PBC		
	0	•	I SIP Enable it specifies if the System Routine starts from the Global SIP provided by the DW OR the SIP ed by the state (STATE_SIP)		
		Value	Name		
		0	SIP used is from STATE_EIP		
		1	SIP used is from MMIO register		



GMBUS0

		GM	BUS0			
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default Value:		0x0000000				
Access:		R/W				
Size (in b	oits):	32				
Address:	:	C5100h-C5103h				
Name:		GMBUS0 Clock/Port Select				
ShortNa	me:	GMBUS0				
Power:		Always on				
Reset:		soft				
This reg	jister sh	ontrols the clock rate of the serial bus and nould be configured before the first data				
DWord			Description			
0	31:12	Reserved	1,457			
		Format:	MBZ			
	11	Reserved				
	10:8	JS will run at. It also defines the AC timing parameters				
		used.				
		value	Name			
			Name 100 KHz			
		Value				
		Value 000b	100 KHz			
		Value 000b 001b	100 KHz 50 KHz Reserved			
		Value 000b 001b Others	100 KHz 50 KHz			
	7	Value 000b 001b Others Restriction: It should only be changed	100 KHz 50 KHz Reserved Restriction			
	7	Value 000b 001b Others Restriction: It should only be changed	100 KHz 50 KHz Reserved Restriction			
	7	Value 000b 001b Others Restriction: It should only be changed Reserved Format:	100 KHz 50 KHz Reserved Restriction Detween transfers when the GMBUS is idle.			
		Value 000b 001b Others Restriction: It should only be changed	100 KHz 50 KHz Reserved Restriction Detween transfers when the GMBUS is idle.			
		Value 000b 001b Others Restriction: It should only be changed Reserved Format: Byte Count Override	100 KHz 50 KHz Reserved Restriction Detween transfers when the GMBUS is idle. MBZ Description			
		Value 000b 001b Others Restriction: It should only be changed Reserved Format: Byte Count Override	100 KHz 50 KHz Reserved Restriction Detween transfers when the GMBUS is idle. MBZ Description Ow burst reads of greater than 511 bytes. See the			
		Value 000b 001b Others Restriction: It should only be changed Reserved Format: Byte Count Override This field overrides the byte count to all	100 KHz 50 KHz Reserved Restriction Detween transfers when the GMBUS is idle. MBZ Description Ow burst reads of greater than 511 bytes. See the ing instructions.			



		GMBU	S 0		
	Value		Name		
	0b		Disable		
	1b		Enable		
5	Reserved				
	Format:			MBZ	
4:3	Reserved				
	Format:		MBZ		
2:0	Pin Pair Select This field selects a GMBUS pin pair for use in the GMBUS communication. See the table of GPIO Pin Usages to determine which pin pairs are supported and their intended functions.				
	Value			Name	
	000b None (Disabled		d)		
	100b	DDIC			
	101b	DDIB			
	110b	DDID			



GMBUS1

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000
Access: R/W Protect

Size (in bits): 32

Address: C5104h-C5107h

Name: GMBUS1 Command/Status

ShortName: GMBUS1
Power: Always on

Reset: soft

This register lets the software indicate to the GMBUS controller the slave device address, register index, and indicate when the data write is complete.

When the SW_CLR_INT bit is asserted, all writes to the GMBUS2, GMBUS3, and GMBUS4 registers are discarded. The GMBUS1 register writes to any other bit except the SW_CLR_INT are also lost.

Reads to these registers always work normally regardless of the state of the SW_CLR_INT bit.

DWord	Bit	Description				
0	31	Software Clear Interrupt				
		Access:			R/W	
		(SW_CLR_INT) This bit must be clear for normal operation. Setting the bit then clearing it acts as local reset to the GMBUS controller. This bit is commonly used by software to clear a BUS_ERROR when a slave device delivers a NACK.				
		Value	Name	Desc	ription	
		0b	Clear HW_RDY	If this bit is written as a zero when its current state is a one, will clear the HW_RDY bit and allows register writes to be accepted to the GMBUS registers (Write Protect Off). This bit is cleared to zero when an event causes the HW_RDY bit transition to occur.		
		1b	Assert HW_RDY	also asserts the HW_RDY bit (until thi	bit to be cleared. Setting (1) this bit is bit is written with a 0). BUS registers will cause the contents	
-	30	Software Ready				
		(SW_RE	DY) Data hand	dshake bit used in conjunction with H	W_RDY bit.	
		Value	Name	Desc	ription	
		0b	De-Assert	De-asserted via the assertion event	for HW_RDY bit	



			GIVIDUS I
	1b	SW Assert	When asserted by software, results in de-assertion of HW_RDY bit
29		Timeout	ut for slave response

When this bit is enabled and the slave device response has exceeded the timeout period, the GMBUS Slave Stall Timeout Error interrupt bit is set.

THE OF State Stan Time Gat Error interrupt Sit is Set.						
Value	Name					
0b	Disable					
1b	Enable					

MBZ

28 Reserved Format:

27:25 **Bus Cycle Select**

GMBUS cycle will always consist of a START followed by Slave Address, followed by an optional read or write data phase. A read cycle with an index will consist of a START followed by a Slave Address a WRITE indication and the INDEX and then a RESTART with a Slave Address and an optional read data phase. The GMBUS cycle will terminate either with a STOP or by entering a wait state. The WAIT state is exited by generating a STOP or by starting another GMBUS cycle. This can only cause a STOP to be generated if a GMBUS cycle is generated, the GMBUS is currently in a data phase, or it is in a WAIT phase.

The three bits can be decoded as follows:

27 = STOP generated

26 = INDEX used

25 = Cycle ends in a WAIT

Value	Name	Description
000b	No cycle	No GMBUS cycle is generated
001b	No Index, No Stop, Wait	GMBUS cycle is generated without an INDEX, with no STOP, and ends with a WAIT
010b	Reserved	Reserved
011b	Index, No Stop, Wait	GMBUS cycle is generated with an INDEX, with no STOP, and ends with a WAIT
100b	Gen Stop	Generates a STOP if currently in a WAIT or after the completion of the current byte if active
101b	No Index, Stop	GMBUS cycle is generated without an INDEX and with a STOP
110b	Reserved	Reserved
111b	Index, Stop	GMBUS cycle is generated with an INDEX and with a STOP

24:16 **Total Byte Count**

This determines the total number of bytes to be transferred during the DATA phase of a GMBUS cycle.

The DATA phase can be prematurely terminated by generating a STOP while in the DATA phase (see Bus Cycle Select).

Restriction



Restriction: Do not change the value of this field during GMBUS cycles transactions. The byte count must not be zero.

15:8 8 bit Slave Register Index

(INDEX) This field specifies the 8-bits of index to be used for the generated bus write transaction or the index used for the WRITE portion of the WRITE/READ pair.

It only has an effect if the enable Index bit is set.

Restriction

Restriction: Do not change the value of this field during GMBUS cycles transactions.

7:0 | Slave Address And Direction

Bits 7:1 = 7-bit GMBUS Slave Address (SADDR): When a GMBUS cycle is to be generated using the Bus Cycle Select field, this field specifies the value of the slave address that is to be sent out. For use with 10-bit slave address devices, set this value to 11110XXb (where the last two bits (XX) are the two MSBs of the 10-bit address) and the slave direction bit to a write. This is followed by the first data byte being the 8 LSBs of the 10-bit slave address.

Bit 0 = Slave Direction Bit: When a GMBUS cycle is to be generated based on the Bus Cycle Select, this bit determines if the operation will be a read or a write. A read operation with the index enabled will perform a write with just the index followed by a re-start and a read. A 1 indicates that a Read from the slave device operation is to be performed. A 0 indicates that a Write to the slave device operation is to be performed.

Value	Name
0000001b	General Call Address
00000000Ь	Start Byte
0000001Xb	CBUS Address
11110XXXb	10-Bit Addressing
Others	Reserved



				GMBUS2	
	/alue: bits): me:	E 0 F 3 C C A s CLR_INT		d, all writes to this registet are discarded. Reads to this register always work	
DWord	Bit	iless of	the state of the	e SW_CLR_INT bit. Description	
0		Reserv	ed		
		Forma	t:	MBZ	
	on the hardware, and is only used as semaphore among various threads. bit is software's indication that the software use of this resource is now vailable for other clients.				
		Value	Name	Description	
		0b	GMBUS is Acquired	Read operation that contains a zero in this bit position indicates that the GMBUS engine is now acquired and the subsequent reads of this register will now have this bit set. Writing a 0 to this bit has no effect.	
		1b	GMBUS in Use	Read operation that contains a one for this bit indicates that the GMBUS is currently allocated to someone else and "In use". Once set, a write of a 1 to this bit indicates that the software has relinquished the GMBUS resource and will reset the value of this bit to a 0.	
	14	Hardw	are Wait Phas	e	
		Access: RO			
		start (R Wait p	ESTART) cycle	SE, the software can now choose to generate a STOP cycle or a repeated followed by another GMBUS transaction. d at the end of the current transaction when that transaction is selected not TOP.	



					GMBUS2		
			Value		Name	e	
		0b		Not in	Not in a wait phase		
		1b In wait phase					
	13	Slave S	tall Timeou	ut Error			
		Access				RO	
		This bit bit.	t indicates t	hat a slave stal	ll timeout has occurred. It is tied	d to the Enable Timeout (ENT)	
			Value		Nam	e	
		0b		No SI	ave Timeout		
		1b		Slave	Timeout		
	12	GMBUS	S Interrupt	Status			
		Access				RO	
					nat causes a GMBUS interrupt h t types enabled in the GMBUS4		
		Value			N	lame	
		0b			No Interrupt		
		1b Interrupt					
	11	Hardware Ready					
		Access	-			RO	
		(HW_RDY) This provides a method of detecting when the current software client routine proceed with the next step in a sequence of GMBUS operations.					
		-		•	n conjunction with the SW_RD\	/ bit.	
		When the bit.	this bit is as	serted by the (GMBUS controller, it results in t	he de-assertion of the SW_RDY	
				normal opera	ation when the SW_CLR_INT bit	is written to a 0.	
		Value			Description		
		0b	0		uired for assertion has not occ	urred or when this bit is a one	
				and: - SW RDY bit	w_RDY bit has been asserted		
				- During a GI	MBUS read transaction, after th	e each read of the data register	
				- During a GMBUS write transaction, after each write of the data register - SW_CLR_INT bit has been cleared			
		1b	1	This bit is asse	erted under the following cond	itions:	
			[Default]		t or when the transaction is abo	orted by the setting of the	
SW_CLR_INT bit - When an active GMBUS cycle has terminated with a STOP				red with a STOP			
						the data register needs and can	
		accept another four bytes of data				-	
				_	MBUS read transaction, this bit		
				rregister has to	our bytes of new data or the rea	au transaction DATA phase is	



		GMBUS2					
	complete ar	nd the data regist	ter contains the l	ast few bytes of the read data			
10	NAK Indicator						
	Access:			RO			
	MAK is indicated by hardware i within the timeout.	if any expected d	evice acknowled	ge is not received from the slave			
	Value		Na	me			
	0b	No bus error					
	1b	NAK occurred					
9	GMBUS Active						
	Access:		RO				
	(GA) This is a status bit that indicates whether the GMBUS controller is in an IDLE state or not. Active states are the START, ADDRESS, INDEX, DATA, WAIT, or STOP Phase.						
	Value		Name				
	0b		Idle				
	1b	,	Active				
8:0	Current Byte Count						
	Access:			RO			
	Can be used to determine the number of bytes currently transmitted/received by the GMBUS controller hardware. Hardware sets it to zero at the start of a GMBUS transaction data transfer and incremented after the completion of each byte of the data phase. Note that because reads have internal storage, the byte count on a read operation may be ahead of the data that has been accepted from the data register.						



GMBUS3

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000 Access: R/W Protect

Size (in bits): 32

Double Buffer HW_RDY

Update Point:

Address: C510Ch-C510Fh

Name: GMBUS3 Data Buffer

ShortName: GMBUS3 Power: Always on

Reset: soft

This is the data read/write register. This register is double buffered.

Bit 0 is the first bit sent or read, bit 7 is the 8th bit sent or read, all the way through bit 31 being the 32nd bit sent or read.

For GMBUS write operations with a non-zero byte count, this register should be written with the data before the GMBUS cycle is initiated.

For byte counts that are greater than four bytes, this register will be written with subsequent data only after the HW_RDY status bit is set indicating that the register is now ready for additional data.

For GMBUS read operations, software should wait until the HW_RDY bit indicates that the register contains the next set of valid read data before reading this register.

When the SW_CLR_INT bit is asserted, all writes to this register are discarded. Reads to this register always work normally regardless of the state of the SW_CLR_INT bit.

DWord	Bit	Description
0	31:24	Data Byte 3
	23:16	Data Byte 2
	15:8	Data Byte 1
	7:0	Data Byte 0



GMBUS4 Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Access: R/W Protect Size (in bits): 32 Address: C5110h-C5113h Name: **GMBUS4** Interrupt Mask ShortName: GMBUS4 Power: Always on Reset:

When the SW_CLR_INT bit is asserted, all writes to this register are discarded. Reads to this register always work normally regardless of the state of the SW_CLR_INT bit.

DWord	Bit	Description	
0	31:5	Reserved	
		Format:	MBZ

4:0 Interrupt Mask

This field specifies which GMBUS interrupts events may contribute to the setting of GMBUS interrupt status bit in the second level interrupt status register.

For writes, the HW Ready (HWRDY) interrupt indicates that software can write the next DWORD. It does NOT mean that the transfer of data to the slave device has completed. The IDLE or HW wait interrupt may be used to detect the end of writing data to the slave device. The HWRDY interrupt may be used for gmbus write cycles only to detect when to write the next DWORD after the first two DWORDs have been written to GMBUS3.

For reads, the HWRDY interrupt indicates the arrival of the next dword.

Value	Name
0XXXXb	Slave Stall Timeout Interrupt Disable
1XXXXb	Slave Stall Timeout Interrupt Enable
X0XXXb	NAK Interrupt Disable
X1XXXb	NAK Interrupt Enable
XX0XXb	Idle Interrupt Disable
XX1XXb	Idle Interrupt Enable
XXX0Xb	HW Wait Interrupt (cycle without a stop has completed) Disable
XXX1Xb	W Wait Interrupt (cycle without a stop has completed) Enable
XXXX0b	HW Ready (Data transferred) Interrupt Disable
XXXX1b	HW Ready (Data transferred) Interrupt Enable



	GMBUS5			
Register Space:		MMIO: 0/2/0		
Source:		BSpec		
Default Va	lue:	0x00000000		
Access:		R/W		
Size (in bit	:s):	32		
Address:		C5120h-C5123h		
Name:		GMBUS5 2 Byte Index		
ShortNam	e:	GMBUS5		
Power:		Always on		
Reset:		soft		
This register provides a method for the software indicate to the GMBUS controller the 2 byte device in		controller the 2 byte device index.		
DWord	Bit	Description		
0	31	2 Byte Index Enable When this bit is asserted (1), then bits 15:0 are used as the index. Bits 15:8 are used in the first byte which is the most significant index bits. The slave index in the GMBUS1<15:8> are ignored. Bits 7:0 are used in the second byte which is the least significant index bits.		
	30:16	Reserved		
		Format:	MBZ	
15:0 2 Byte Slave Index This is the 2 byte index used in all GMBUS accesses when bit 31 is asserted (1).		hen bit 31 is asserted (1).		



GMCH Graphics Control

GGC_0_0_PCI - GMCH Graphics Control

Register Space: PCI: 0/0/0 Source: BSpec

Default Value: 0x00000500

Size (in bits): 16

Address: 00050h

All the b					
			Description		
0	15:8	Graphics Mode Select			
		Default Value:	00000101b		
		Access:	R/W Lock		
		This field is used to select the amount of Internal Graphics device in VGA (non-line memory is pre-allocated only when Internal Graphics device in VGA (non-line memory is pre-allocated only when Internal Graphics automatically based of BIOS Requirement: BIOS must not set to BIOS Requirement: Given new sizes allosufficient space for WOPCM and basic of 00h:0MB 01h:32MB 02h:64MB 03h:96MB 02h:64MB 03h:96MB 04h:128MB 05h:160MB (default) 06h:192MB 07h:224MB 08h:256MB 09h:288MB 00h:352MB 00h:352MB 00h:352MB 00h:416MB	of Main Memory that is pre-allocated to support the near) and Native (linear) modes. The BIOS ensures that ernal graphics is enabled. Hardware does not clear or set in IGD being disabled/enabled. his field to 0h if IVD (bit 1 of this register) is 0. bow down to 8MB allocation, BIOS has to ensure there is		
		11h - 1Fh: Reserved 20h:1024MB 21h - 2Fh: Reserved 30h:1536MB			
		31h - 3Fh: Reserved 40h: 2048MB			



	GGC_0_0_0_PCI - GMCH Grap	phics Control	
	41h - EFh: Reserved		
	F0h: 4MB		
	F1h: 8MB F2h: 12MB		
	F3h: 16MB		
	F4h: 20MB		
	F5h: 24MB		
	F6h: 28MB		
	F7h: 32MB F8h: 36MB		
	F9h: 40MB		
	FAh: 44MB		
	FBh: 48MB		
	FCh: 52MB		
	FDh: 56MB		
	FEh: 60MB		
	FFh: Reserved Hardware functionality in case of progra	mming this value to Reserved is not	
	guaranteed.	<u> </u>	
7:6	GTT Graphics Memory Size		
	Default Value:	00b	
	Access:	R/W Lock	
	This field is used to select the amount of Main Memory Internal Graphics Translation Table. The BIOS ensures the Internal graphics is enabled. GSM is assumed to be a count and BIOS needs to allocate a contiguous memory chun from DSM only using the GSM size programmed in the programming this value to Reserved is not guaranteed. 0x0: No Preallocated Memory 0x1: 2MB of Preallocated Memory 0x2: 4MB of Preallocated Memory	hat memory is pre-allocated only when ontiguous physical DRAM space with DSM, k. Hardware will derive the base of GSM register. Hardware functionality in case of	
	0x3: 8MB of Preallocated Memory		
5:3	0x3: 8MB of Preallocated Memory Reserved		
5:3	7	MBZ	
5:3	Reserved	MBZ	
	Reserved Format:	MBZ 0b	
	Reserved Format: Versatile Acceleration Mode Enable		
	Reserved Format: Versatile Acceleration Mode Enable Default Value:	0b R/W Lock	
	Reserved Format: Versatile Acceleration Mode Enable Default Value: Access:	0b R/W Lock eration. e is 030000h.	



1	IGD VGA Disable		
	Default Value:	0b	
	Access:	R/W Lock	
	 0: Enable. Device 2 (IGD) claims VGA memory and IO cycles, the Sub-Class Code within Device 2 Class Code register is 00. 1: Disable. Device 2 (IGD) does not claim VGA cycles (Mem and IO), and the Sub- Class Code field within Device 2 function 0 Class Code register is 80. BIOS Requirement: BIOS must not set this bit to 0 if the GMS field pre-allocates no memory. This bit MUST be set to 1 if Device 2 is disabled either via a fuse or fuse override (CAPIDO_A[IGD] = 1) or via a register (DEVEN[3] = 0). 		
	GGC Lock		
C	GGC LOCK		
С	Default Value:	0b	



Go Protocol GAM Request

		GO_GAM_REQ - Go Protocol GAN	vi Request		
Register	-	MMIO: 0/2/0			
Default Value: 0x00000000 [KBI		0x00000000 [KBL]			
Size (in b	oits):	32			
Address: 040D0h					
DWord	Bit	Description			
0	31:16	Mask Bits			
		Default Value:	0000h		
		Access:	RO		
		Reserved.	<u> </u>		
	15	GO_PROTOCOL_GAM_REQUEST15			
		Default Value:	0b		
		Access:	R/W		
		Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for FLR (device) reset (cdevrst_b).			
	14	GO_PROTOCOL_GAM_REQUEST14			
		Default Value:	0b		
		Access:	R/W		
		Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for Media1 reset (vcs1unit).			
	13	GO_PROTOCOL_GAM_REQUEST13			
		Default Value:	0b		
		Access:	R/W		
			Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset). Preparation for Wi-Di reset (winunit).		
	12	GO_PROTOCOL_GAM_REQUEST12			
		Default Value:	0b		
		Access:	R/W		
		Go Protocol Request Reasons: 1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).			



	GO_GAM_REQ - Go Protocol GAM I	Request
1	GO_PROTOCOL_GAM_REQUEST11	
	Default Value:	0b
	Access:	R/W
	Go Protocol Request Reasons:	
	1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).	
	Preparation for Blitter reset (bcsunit).	
	CO PROTOCOL CAM PROJECTIO	
1	O GO_PROTOCOL_GAM_REQUEST10 Default Value:	0b
	Access:	R/W
	Go Protocol Request Reasons:	19 **
	1'b0: Engine will NOT be resetting.	
	1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).	
	Preparation for VEBox reset (vecsunit).	
9	GO_PROTOCOL_GAM_REQUEST9	
	Default Value:	0b
	Access:	R/W
	Go Protocol Request Reasons:	
	1'b0: Engine will NOT be resetting. 1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).	
	Preparation for Media0 reset (vcs0unit).	
	CO PROTOCOL CAM PROJECTO	
3	GO_PROTOCOL_GAM_REQUEST8 Default Value:	0b
	Access:	R/W
	Go Protocol Request Reasons:	19 **
	1'b0: Engine will NOT be resetting.	
	1'b1: Engine will be resetting (FLR/RC6 Enter or Soft Reset).	
	Preparation for Render reset (csunit).	
7	GO_PROTOCOL_GAM_REQUEST7	
	Default Value:	0b
	Access:	R/W
	GPM to GAM Go Protocol Request.	
	0: No graphic cycles allowed to memory (default).	
	1: Allow graphic cycles to memory. Controls OA Cycles (oaunit).	
	GPM currently only ever sends the same GO request for all agen	its; either all is go=0, or all is
	go=1.	



	GO_GAM_REQ - Go Protocol GA	M Request		
6	GO_PROTOCOL_GAM_REQUEST6			
	Default Value:	0b		
	Access:	R/W		
	GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Wi-Di Cycles (winunit). GPM currently only ever sends the same GO request for a go=1.	l agents; either all is go=0, or all is		
5	Reserved			
4	GO_PROTOCOL_GAM_REQUEST4			
	Default Value:	0b		
	Access:	R/W		
	 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Blitter Cycles (bcsunit). GPM currently only ever sends the same GO request for a go=1. 	l agents; either all is go=0, or all is		
3	GO_PROTOCOL_GAM_REQUEST3			
	Default Value:	0b		
	Access:	R/W		
	GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls VEBox Cycles (vecsunit). GPM currently only ever sends the same GO request for a go=1.	l agents; either all is go=0, or all is		
2	GO_PROTOCOL_GAM_REQUEST2			
	Default Value:	0b		
	Access:	R/W		
	GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Media1 Cycles (vcs1unit). GPM currently only ever sends the same GO request for a go=1.	l agents; either all is go=0, or all is		



	GO_GAM_REQ - Go Protocol GAM Request				
1	GO_PROTOCOL_GAM_REQUEST1				
	Default Value:	0b			
	Access:	R/W			
	 GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Media0 Cycles (vcs0unit). GPM currently only ever sends the same GO request for all agents; either all is go=go=1. 				
0	GO_PROTOCOL_GAM_REQUEST0				
	Default Value:	0b			
	Access:	R/W			
	GPM to GAM Go Protocol Request. 0: No graphic cycles allowed to memory (default). 1: Allow graphic cycles to memory. Controls Render Cycles (csunit). GPM currently only ever sends the same GO request for all agent go=1.	s; either all is go=0, or all is			



GPA to HPA Translation Request

		GPA2HPAR - GPA to HP	PA Translation F	Request	
Register	Space:	MMIO: 0/2/0			
Default Value:		0x00000000			
Size (in bits):		32			
Address:		0420Ch			
DWord	Bit		Description		
0	31:16	•			
		Default Value:	0	000h	
		Access:	R	0	
		Mask Bits act as Write Enables for the bits	[15:0] of this register.		
	15	GPA to HPA Translation Request 15			
		Default Value:		0b	
		Access:		R/W	
		For Future Use. This bit is self clear.			
	14	GPA to HPA Translation Request 14			
		Default Value:		0b	
		Access:		R/W	
		For Future Use. This bit is self clear.			
	13	GPA to HPA Translation Request 13			
		Default Value:		0b	
		Access:		R/W	
		For Future Use. This bit is self clear.			
	12	GPA to HPA Translation Request 12			
		Default Value:		0b	
		Access:		R/W	
		For Future Use. This bit is self clear.			



	GPA2HPAR - GPA to HPA Tra	anslation Request		
1	1 GPA to HPA Translation Request 11			
	Default Value:	0b		
	Access:	R/W		
	For Future Use. This bit is self clear.			
1	0 GPA to HPA Translation Request 10			
	Default Value:	0b		
	Access:	R/W		
	For Future Use. This bit is self clear.			
	GPA to HPA Translation Request 9			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.	<u> </u>		
	This bit is self clear.			
	GPA to HPA Translation Request 8			
	Default Value:	0b		
	Access:	R/W		
	For Future Use.			
	This bit is self clear.			
	GPA to HPA Translation Request 7			
	Default Value:	0b		
	Access:	R/W		
	For Future Use. This bit is self clear.			
	GPA to HPA Translation Request 6			
	Default Value:	0b		
	Access:	R/W		
	For Future Use. This bit is self clear.			



5	GPA to HPA Translation Request 5		
	Default Value:	0b	
	Access:	R/W	
	For Future Use. This bit is self clear.		
4	GPA to HPA Translation Request 4		
	Default Value:	0b	
	Access:	R/W	
	For Future Use. This bit is self clear.		
3	GPA to HPA Translation Request 3		
	Default Value:	0b	
	Access:	R/W	
	For Future Use. This bit is self clear.		
2	GPA to HPA Translation Request 2		
	Default Value:	0b	
	Access:	R/W	
	Bit[2]: A request for GPA to HPA translation. prior to sending the message for the translat Mask bit[18] needs to be enabled to program This bit is self clear.	ion.	
1	GPA to HPA Translation Request 1		
	Default Value:	0b	
	Access:	R/W	
	For Future Use. This bit is self clear.		
0	GPA to HPA Translation Request 0	,	
	Default Value:	0b	
	Access:	R/W	
	1 100000		



GPA value for GPA to HPA Translation

	GPA2HPAV - GPA value for GPA to HPA Translation				
Register Space: MMIO: 0/2/0					
Default Value:		0x00000000			
Size (in b	oits):	32			
Address: 04210h					
DWord	Bit	Description			
0	31:0	GPA value for GPA to HPA Translation			
		Default Value:		0000000h	
	Access:			R/W	
		The GPA value of the page that requires the GPA=>HPA translation bits[39:12] map to [28:1] of the register.			



GPGPU Context Restore Request To TDL

GPGPU CTX RESTORE	- GPGPU (Context Restore	Request To TDL
--------------------------	-----------	------------------------	----------------

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: WO Size (in bits): 32

Address: 0E4CCh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 0

ShortName: GPGPU_CTX_RESTORE_S0_SS0

Address: 0E5CCh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 1

ShortName: GPGPU_CTX_RESTORE_S0_SS1

Address: 0E6CCh

Name: GPGPU Context Restore Request To TDL Slice 0 SubSlice 2

ShortName: GPGPU_CTX_RESTORE_S0_SS2

Address: 0E4DCh

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 0

ShortName: GPGPU_CTX_RESTORE_S1_SS0

Address: 0E5DCh

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 1

ShortName: GPGPU_CTX_RESTORE_S1_SS1

Address: 0E6DCh

Name: GPGPU Context Restore Request To TDL Slice 1 SubSlice 2

ShortName: GPGPU CTX RESTORE S1 SS2

Address: 0E4ECh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 0

ShortName: GPGPU_CTX_RESTORE_S2_SS0

Address: 0E5ECh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 1

ShortName: GPGPU_CTX_RESTORE_S2_SS1

Address: 0E6ECh

Name: GPGPU Context Restore Request To TDL Slice 2 SubSlice 2

ShortName: GPGPU_CTX_RESTORE_S2_SS2



GPGPU_CTX_RESTORE - GPGPU Context Restore Request To TDL						
DWord	DWord Bit Description					
0	0 31:0 Reserved					
		Format:	MBZ			



GPGPU Context Save Request To TDL

GPGPU_CTX_SAVE - GPGPU Context Save Request To TDL

Register Space:

MMIO: 0/2/0

Source:

BSpec

Default Value:

0x00000000

Access:

WO

Size (in bits):

32

Address:

0E4D8h

DWord	Bit	Description		
0	31:0	Reserved		
		Format: MBZ		



GPGPU Dispatch Dimension X

G	PGP	U_DISPATCHDIMX - GPGPU Dispat	ch Dimension X				
Register Sp	Register Space: MMIO: 0/2/0						
Source:		RenderCS					
Default Val	ue:	0x00000000					
Access:		R/W					
Size (in bits	5):	32					
Address:		02500h					
DWord	Bit	Description					
0	31:0	Dispatch Dimension X					
		Format:	U32				
		The number of thread groups to be dispatched in the X dimension (max $x + 1$).					
		Value	Name				
		0, FFFFFFFh					



GPGPU Dispatch Dimension Y

G	PGP	U_DISPATCHDIMY - GPGPU Dispato	ch Dimension Y			
Register Sp	ace:	MMIO: 0/2/0				
Source:		RenderCS				
Default Val	ue:	0x00000000				
Access:		R/W				
Size (in bits	5):	32				
Address:		02504h				
DWord	Bit	Description				
0	31:0	Dispatch Dimension Y				
		Format:	J32			
		The number of thread groups to be dispatched in the Y dimension (max y + 1				
	Value Name					
		0, FFFFFFFh				



GPGPU Dispatch Dimension Z

G	PGP	U_DISPATCHDIMZ - GPGPU Dispat	ch Dimension Z			
Register Sp	Register Space: MMIO: 0/2/0					
Source:		RenderCS				
Default Val	ue:	0x00000000				
Access:		R/W				
Size (in bits	5):	32				
Address:		02508h				
DWord	Bit	Description				
0	0 31:0 Dispatch Dimension Z					
	Format: U32					
		The number of thread groups to be dispatched in the Zdimension (max Z + 1)				
		Value Name				
		0, FFFFFFFh				



GPIO_CTL

	GPIO_CTL
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x00000808
Access:	R/W
Size (in bits):	32
Address:	C501Ch-C501Fh
Name:	GPIO Control 3
ShortName:	GPIO_CTL_3
Power:	Always on
Reset:	soft
Address:	C5020h-C5023h
Name:	GPIO Control 4
ShortName:	GPIO_CTL_4
Power:	Always on
Reset:	soft
Address:	C5024h-C5027h
Name:	GPIO Control 5
ShortName:	GPIO_CTL_5
Power:	Always on
Reset:	soft
The register contr	rols a pair of pins that can be used for general purpose control, but usually is designated for

The register controls a pair of pins that can be used for general purpose control, but usually is designated for specific functions according to the requirements of the device and the system that the device is in.

Each pin of the two pin pair is designated as a clock or data for descriptive purposes. See the table at the beginning of this section to determine which pins/registers are supported and their intended functions.

Board design variations are possible and would affect the usage of these pins.

There are multiple instances of this register to support each of the GPIO pin pairs.

DWord	Bit	Description				
0	31:13	Reserved				
		Format:		MBZ		
	12	GPIO Data In				
		Default Value:	Ub Undefined (read only depende	s on I/O pin)		
		Access:	RO			
		This is the value that is This bit is undefined at	sampled on the GPIO_Data pin as reset.	an input.		



		GPIO_C	TL			
11	GPIO Data Value					
	Default Value:			1b		
	Access:			R/W		
	This is the value that should be place on the GPIO Data pin as an output. This value is only written into the register if GPIO DATA MASK is also asserted. The value will appear on the pin if this data value is actually written to this register and the GPID Data DIRECTION VALUE contains a value that will configure the pin as an output. The default of '1' mimics the I2C external pull-ups.					
10	GPIO Data Mask					
10	Access:		WO			
	This is a mask bit to determine whether the GPIO DATA VALUE bit should be written into the					
	register.	ie wiietiei tiie	or to brain viteoe sic sin	odia be written into the		
	Value		Name			
	0b	Dot NOT write				
	1b	Write				
9	GPIO Data Direction Value					
	Access: R/W					
	This is the value that should be used to define the output enable of the GPIO Data pin. This value is only written into the register if GPIO Data DIRECTION MASK is also asserted. The value that will appear on the pin is defined by what is in the register for the GPIO DATA VALUE bit.					
	Value		N	ame		
	0b		Input			
	1b		Output			
8	GPIO Data Direction Mask					
	Access:		WO			
	This is a mask bit to determine whether the GPIO Data DIRECTION VALUE bit should be written into the register.					
	Value		Name			
	0b	Dot NOT writ	te			
	1b	Write				
7:5	Reserved					
	Format:		MBZ			
4	GPIO Clock Data In					
	Default Value: Ub U	Indefined (read	only depends on I/O pin)		
	Access: RO					
This is the value that is sampled on the GPIO Clock pin as an input. This bit is undefined at reset.						



		GPIO_C	TL		
3	GPIO Clock Data Value				
	Default Value:				1b
	Access:				R/W
	This is the value that should be				
	This value is only written into t				
The value will appear on the pin if this data value is actually written to this register and Clock DIRECTION VALUE contains a value that will configure the pin as an output.					9
	The default of '1' mimics the I2			a	an sarpan
2	GPIO Clock Data Mask				
	Access: WO This is a mask bit to determine whether the GPIO Clock DATA VALUE bit should be written into				
		whether the	GPIO Clock D	ATA VALUE	bit should be written into
	the register.			Name	
	0b Dot NOT write				
	1b	Write			
1	GPIO Clock Direction Value	· · · · · ·			
'	Access:			R/W	
	This is the value that should be	e used to defir	ne the output	•	e GPIO Clock pin.
	This value is only written into t		•		•
	The value that will appear on t	he pin is defin	ed by what is	in the regist	ter for the GPIO Clock
	DATA VALUE bit.				
	Value			Na	ime
	0b		Input		
	1b		Output		
0	GPIO Clock Direction Mask Access: WO This is a mask bit to determine whether the GPIO Clock DIRECTION VALUE bit should be written into the register.				
	Value			Name	
	0b	Dot NOT writ	e	3.00	
	1b	Write			
	-				



GPM POWERGATE LICENSE REQUEST

GPM_POWERGATE_LICENSE_REQ - GPM POWERGATE LICENSE REQUEST

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00C0Ch

GPM-RPM PowerGate License Request

RPM Detects change in F	owerGate License Request, forwards the request to PCU on C2U Event Bus				
DWord	Bit	Description			
0	31:0	PowerGate License Request Data			
		Access: R/W			
		31:20 : Not used			
		19:16 : Render Slice Count			
		15:11 : Subslice Count			
		10:8 : Media Count			
		7:0 : EU Count			



GP Thread Time

GP THREAD TIME - GP Thread Time

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 054C4h

Name: GP Thread Time ShortName: GP_THREAD_TIME

Reading this register returns the cumulative GP context execution time. This register uses the same clock frequency as CTX_TIMESTAMP, but differs from CTX_TIMESTAMP because it excludes the execution time during preemption save or restore. This register gets context save/restored on a context switch.

The granularity of this toggle is at the rate of the bit 3 in the "Reported Timestamp Count" register(0x2358). The toggle will be 8 times slower that "Reported Timestamp Count".

DWord	Bit	Description			
0	31:0	Timestamp Value			
		Access: RO			
		Number of clock ticks that the context has run.			



GPU_Ticks_Counter

GPU_TICKS - GPU_Ticks_Counter

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02910h

Reading this register returns the live value of the GPU ticks counter that is sampled and included in the performance counter report header. It increments every GFX clock and hence the number of increments per second changes with GFX frequency.

DWord	Bit	Description					
0	31:0	Considerations					
		Format:	U32				
		This 32-bit field returns bits 31:0 of the GPU tick counter valu "latch and hold" mechanism for performance counters when the value returned from this register may be different on back	hey are accessed through MMIO, so				



Graphics Device Reset Control

		GDRST - Graphics Devi	ce Reset C	ontrol	
Register S	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default V	alue:	0x0000000			
Size (in b	its):	32			
Address:		0941Ch			
Graphics	Device	Reset Control Registers			
DWord	Bit	Description			
0	31:10	Reserved			
		Access:		RO	
		Reserved			
	9	Initiate Graphics SFC1 soft reset			
		Access:	R/W Set		
		Graphics SFC 1 Soft-Reset Control:	1		
		'1' : Initiate a graphics SFC1 domain reset.			
		- Cleared by CP once the reset is complete			
		'0' : N/A - Once set, clearing of this bit has no effect on CP. Only CP hardware can reset this bit.			
		lote: This is a non-posted register.	raware carreset this bit.		
	8	Initiate Graphics SFC0 soft reset			
		Access: R/W Set			
		Graphics SFC 0 Soft-Reset Control:			
		'1' : Initiate a graphics SFC0 domain reset.			
		- Cleared by CP once the reset is complete '0' : N/A			
		1	aring of this bit has no effect on CP. Only CP hardy	rdware can reset this bit.	
		Note: This is a non-posted register.	,		
	7	Initiate Graphics Media1 soft reset			
		Access:	R/W Set		
		Graphics Media 1 Soft-Reset Control:			
		'1': Initiate a graphics Vebox domain reset.			
		- Cleared by CP once the reset is complete '0' : N/A			
		- Once set, clearing of this bit has no effect o	n CP Only CP car	n reset this hit	
		Note: This is a non-posted register.			
		. 3			



6	Reserved	nics Device Reset Control		
5	Reserved			
4	Initiate Graphics Vebox Soft Reset			
7	Access:	R/W Set		
	Graphics VEbox Soft-Reset Cor			
	'1' : Initiate a graphics Vebox domain reset.			
	- Cleared by CP once the reset is complete			
	'0' : N/A			
	- Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.			
	Note: This is a non-posted register.			
3	Initiate Graphics Blitter Soft Reset			
	Access:	R/W Set		
	Graphics Blitter Soft-Reset Control:			
	'1' : Initiate a graphics blitter domain reset.			
	- Cleared by CP once the reset is complete '0': N/A			
	- Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.			
	- Once set, clearing of this bit	has no effect on CP. Only CP can reset this bit.		
	- Once set, clearing of this bit l Note: This is a non-posted reg	· · · · · · · · · · · · · · · · · · ·		
2	Note: This is a non-posted reg	ister.		
2	Note: This is a non-posted reg Initiate Graphics Media Soft	Reset		
2	Note: This is a non-posted reg Initiate Graphics Media Soft Access:	Reset R/W Set		
2	Note: This is a non-posted reg Initiate Graphics Media Soft	Reset R/W Set ntrol:		
2	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset	Reset R/W Set ntrol: 0 domain reset.		
2	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A	Reset R/W Set ntrol: domain reset. is complete		
2	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit l	Reset R/W Set ntrol: domain reset. is complete has no effect on CP. Only CP can reset this bit.		
2	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A	Reset R/W Set ntrol: domain reset. is complete has no effect on CP. Only CP can reset this bit.		
2	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit l	Reset R/W Set ntrol: 0 domain reset. : is complete has no effect on CP. Only CP can reset this bit. ister.		
	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit I Note: This is a non-posted reg	Reset R/W Set ntrol: 0 domain reset. : is complete has no effect on CP. Only CP can reset this bit. ister.		
	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit I Note: This is a non-posted reg Initiate Graphics Render Soft Access: Graphics Render Soft-Reset Co	Reset R/W Set ntrol: 0 domain reset. 1 is complete has no effect on CP. Only CP can reset this bit. iister. t Reset R/W Set ontrol:		
	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Con '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit I Note: This is a non-posted reg Initiate Graphics Render Soft Access: Graphics Render Soft-Reset Con '1': Initiate a graphics render con	Reset R/W Set ntrol: domain reset. is complete has no effect on CP. Only CP can reset this bit. iister. t Reset R/W Set R/W Set control: domain reset.		
	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Con'1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit I Note: This is a non-posted reg Initiate Graphics Render Soft Access: Graphics Render Soft-Reset Con'1': Initiate a graphics render con'1': Initiate a grap	Reset R/W Set ntrol: domain reset. is complete has no effect on CP. Only CP can reset this bit. iister. t Reset R/W Set R/W Set control: domain reset.		
	Initiate Graphics Media Soft Access: Graphics Media Soft-Reset Cor '1': Initiate a graphics media 0 - Cleared by CP once the reset '0': N/A - Once set, clearing of this bit I Note: This is a non-posted reg Initiate Graphics Render Soft Access: Graphics Render Soft-Reset Cor '1': Initiate a graphics render of - Cleared by CP once the reset '0': N/A	Reset R/W Set ntrol: domain reset. is complete has no effect on CP. Only CP can reset this bit. iister. t Reset R/W Set R/W Set control: domain reset.		



0	GDRST - Graphics Device Reset Control Initiate Graphics Full Soft Reset				
	Access:	R/W Set			
	Graphics Full Soft-Reset Control:				
	'1': Initiate a full graphics reset (that is, graphics render, media, and blitter reset).				
	for GWL: '1': Initiate a full graphics reset (that is, graphics media reset).				
	- Cleared by CP once the reset is complete				
	'0' : N/A				
	- Once set, clearing of this bit has no effect on CP. Only CP can reset this bit.				
	Note: This is a non-posted re	nister			



Graphics Memory Fence Table Register

FE	FENCE - Graphics Memory Fence Table Register					
Register Space:	MMIO: 0/2/0					
Source:	BSpec					
Default Value:	0x00000000, 0x00000000					
Access:	R/W					
Size (in bits):	64					
Trusted Type:	1					
Address:	100000h-100007h					
Name:	FENCE_0					
Address:	100008h-10000Fh					
Name:	FENCE_1					
Address:	100010h-100017h					
Name:	FENCE_2					
Address:	100018h-10001Fh					
Name:	FENCE_3					
Address:	100020h-100027h					
Name:	FENCE_4					
Address:	100028h-10002Fh					
Name:	FENCE_5					
Address:	100030h-100037h					
Name:	FENCE_6					
Address:	100038h-10003Fh					
Name:	FENCE_7					
Address:	100040h-100047h					
Name:	FENCE_8					
Address:	100048h-10004Fh					
Name:	FENCE_9					
Address:	100050h-100057h					
Name:	FENCE_10					
Address:	100058h-10005Fh					
Name:	FENCE_11					
Address:	100060h-100067h					
Name:	FENCE_12					



	FENCE - Graphics Memory Fence Table Register	
Address:	100068h-10006Fh	
Name:	FENCE_13	
Address:	100070h-100077h	
Name:	FENCE_14	
Address:	100078h-10007Fh	
Name:	FENCE_15	
Address:	100080h-100087h	
Name:	FENCE_16	
Address:	100088h-10008Fh	
Name:	FENCE_17	
Address:	100090h-100097h	
Name:	FENCE_18	
Address:	100098h-10009Fh	
Name:	FENCE_19	
Address:	1000A0h-1000A7h	
Name:	FENCE_20	
Address:	1000A8h-1000AFh	
Name:	FENCE_21	
Address:	1000B0h-1000B7h	
Name:	FENCE_22	
Address:	1000B8h-1000BFh	
Name:	FENCE_23	
Address:	1000C0h-1000C7h	
Name:	FENCE_24	
Address:	1000C8h-1000CFh	
Name:	FENCE_25	
Address:	1000D0h-1000D7h	
Name:	FENCE_26	
Address:	1000D8h-1000DFh	
Name:	FENCE_27	
Address:	1000E0h-1000E7h	
Name:	FENCE_28	
Address:	1000E8h-1000EFh	



FENCE - Graphics Memory Fence Table Register					
Name:	FENCE_29				
Address:	1000F0h-1000F7h				
Name:	FENCE_30				
Address:	1000F8h-1000FFh				
Name:	FENCE_31				

The graphics device performs address translation from linear space to tiled space for a CPU access to graphics memory (See Memory Interface Functions chapter for information on these memory layouts) using the fence registers. Note that the fence registers are used only for CPU accesses to gfx memory. Graphics rendering/display pipelines use Per Surface Tiling (PST) parameters (found in SURFACE_STATE - see the Sampling Engine chapter) to access tiled gfx memory.

The intent of tiling is to locate graphics data that are close (in X and Y surface axes) in one physical memory page while still locating some amount of line oriented data sequentially in memory for display efficiency. All 3D rendering is done such that the QWords of any one span are all located in the same memory page, improving rendering performance. Applications view surfaces as linear, hence when the cpu access a surface that is tiled, the gfx hardware must perform linear to tiled address conversion and access the correct physical memory location(s) to get the data.

Tiled memory is supported for rendering and display surfaces located in graphics memory. A tiled memory surface is a surface that has a width and height that are subsets of the tiled region's pitch and height. The device maintains the constants required by the memory interface to perform the address translations. Each tiled region can have a different pitch and size. The CPU-memory interface needs the surface pitch and tile height to perform the address translation. It uses the GMAddr (PCI-BAR) offset address to compare with the fence start and end address, to determine if the rendering surface is tiled. The tiled address is generated based on the tile orientation determined from the matching fence register. Fence ranges are at least 4 KB aligned. Note that the fence registers are used only for CPU accesses to graphics memory.

A Tile represents 4 KB of memory. Tile height is 8 rows for X major tiles and 32 rows for Y major tiles. Tile Pitch is 512Bs for X major tiles and 128Bs for Y major tiles. The surface pitch is programmed in 128B units such that the pitch is an integer multiple of "tile pitch".

Engine restrictions on tile surface usage are detailed in Surface Placement Restrictions (Memory Interface Functions). Note that X major tiles can be used for Sampler, Color, Depth, motion compensation references and motion compensation destination, Display, Overlay, GDI Blt source and destination surfaces. Y major tiles can be used for Sampler, depth, color and motion compensation assuming they do not need to be displayed. GDI Blit operations, overlay and display cannot used Tiled Y orientations.

A "PST" graphics surface that will also be accessed via fence needs its base address to be tile row aligned. Hardware handles the flushing of any pending cycles when software changes the fence upper/lower bounds. Fence Table Registers occupy the address range specified above. Each Fence Table Register has the following format.

FENCE registers are not reset by a graphics reset. They will maintain their values unless a full reset is performed.

		, , ,	·					
DWord	Bit	Description						
0	63:44	Fence Upper Bound						
		Format: GraphicsAddress[31:12]						
		Bits 31:12 of the ending Graphics Address of the fence region. Fence regions must be aligned to						
		a 4KB page. This address represents the last 4KB page of the fence region (Upper Bound is						
		included in the fence regi	on).					



	FENC	E - Graphi	ics N	lemory Fence Table Register			
	Graphics Address is the offset within GMADR space.						
43	Reserved						
	Format: MBZ						
42:32	Fence Pitch						
	Format: U10-1 Width in 128 bytes						
31:12	This field specifies the width (pitch) of the fence region in multiple of "tile width". For Tile X this field must be programmed to a multiple of 512B ("003" is the minimum value) and for Tile Y this field must be programmed to a multiple of 128B ("000" is the minimum value). 000h = 128B 001h = 256B 3FFh = 128KB 7FFh = 256KB						
31:12	:12 Fence Lower Bound						
	Bits 31:	12 of the starting	<u> </u>				
	to 4KB. in the fe	This address repr nce region).	Graphi esents t	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space.			
11:2	to 4KB. in the fe	This address repr nce region). ss Address is the o	Graphi esents t	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included			
11:2	to 4KB. in the fe	This address repr nce region). is Address is the o	Graphi esents t	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included			
11:2	to 4KB. in the fe Graphic Reserve Format Tile Wa	This address representation of the control of the c	Graphi esents t offset w	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ rdering of QWords within tiles.			
	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value	This address represented region). Its Address is the order of the control of the	Graphi esents t offset w	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ rdering of QWords within tiles. Description			
	to 4KB. in the fe Graphic Reserve Format Tile Wa	This address representation of the control of the c	Graphi esents t offset w patial or	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ rdering of QWords within tiles.			
	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value 0h	This address represented region). Is Address is the order of the control of the	Graphi esents t offset w patial or	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ rdering of QWords within tiles. Description Insecutive SWords (32 Bytes) sequenced in the X direction			
1	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value Oh	This address represented region). Its Address is the order of the second region region of the second region regio	Graphi esents t offset w patial or	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ rdering of QWords within tiles. Description Insecutive SWords (32 Bytes) sequenced in the X direction			
1	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value 0h 1h Fence V	This address represented region). Is Address is the order of the second region region of the second region	offset working and a contract of the contract	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ Index of QWords within tiles. Description Insecutive SWords (32 Bytes) sequenced in the X direction insecutive OWords (16 Bytes) sequenced in the Y direction			
1	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value 0h 1h Fence V	This address represented region). Is Address is the order of the second region region of the second region	offset working and a contract of the contract	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ The dering of QWords within tiles. Description Insecutive SWords (32 Bytes) sequenced in the X direction insecutive OWords (16 Bytes) sequenced in the Y direction MI_FenceValid			
1	to 4KB. in the fe Graphic Reserve Format Tile Wa This fiel Value 0h 1h Fence V	This address represented region). Its Address is the order of the second region region of the second region of the second region of the second region of the second region regio	offset wood a control of the control	ics Address of the fence region. Fence regions must be aligned the first 4KB page of the fence region (Lowe Bound is included within GMADR space. MBZ The dering of QWords within tiles. Description Insecutive SWords (32 Bytes) sequenced in the X direction insecutive OWords (16 Bytes) sequenced in the Y direction MI_FenceValid Into this fence register defines a fence region.			



Graphics Memory Range Address

	GN	/IADR_0_2_0_I	PCI - Graphic	s Memory Range Addr	ess
Register	Space:	PCI: 0/2/0			
Source:		BSpec			
Default \	Value:	0x000000C, 0x	<00000000		
Size (in l	oits):	64			
Address	:	00018h			
GMADR	R is the	PCI aperture used by S	S/W to access tiled GFX	X surfaces in a linear fashion.	
DWord	Bit		Г	Description	
0	63:39	Reserved for Memor	ry Base Address		
		Default Value:	000000000	000000000000000	
		Access:	R/W		
		Must be set to 0 since	e addressing above 51	2GB is not supported.	
	38:32	Memory Base Addre	ess		
		Default Value:		0000000Ь	
		Access:		R/W	
		Set by the OS, these	bits correspond to add	dress signals [38:32].	
	31	4096 MB Address M	ask		
		Default Value:		0b	
		Access:		R/W Lock	
		depending on the val	ue of MSAC.APSZ.	address (R/W) or part of the Address N	1ask (RO)
	30	2048 MB Address M	ask		
		Default Value:		0b	
		Access:		R/W Lock	
		FLR Resettable This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of MSAC.APSZ. RO and forced to 0 when MSAC.APSZ >= 2048MB. (i.e. MSAC.APSZ[3]=1)			
	29	1024 MB Address M	ask		
		Default Value:		0b	
		Access:		R/W Lock	
		FLR Resettable			



	This bit is either part of the Memory Base Address (R/W) or part of the Address Mask (RO) depending on the value of MSAC.APSZ. RO and forced to 0 when MSAC.APSZ >= 1024MB. (i.e. MSAC.APSZ[2]=1)					
28	512MB Address Mask					
	Default Value:		0b			
	Access:		R/W Lo	ck		
	FLR Resettable This bit is either part of the depending on the value of RO and forced to 0 when N	MSAC.APSZ.			dress Mask (RO)	
27	256 MB Address Mask					
	Default Value:		0b			
	Access:		R/W Lo	ck		
	I dononding on the value of	MCACADC7				
26:4	depending on the value of RO and forced to 0 when N		MB. (i.e. MSAC.APS	Z[0]=1)		
26:4	RO and forced to 0 when N	MSAC.APSZ >= 256N	MB. (i.e. MSAC.APS	Z[0]=1)		
26:4	RO and forced to 0 when N	MSAC.APSZ >= 256N	·	Z[0]=1)		
26:4	RO and forced to 0 when No Address Mask Default Value:	MSAC.APSZ >= 2561 000000000000000000000000000000000000	00000000000000	Z[0]=1)		
26:4	RO and forced to 0 when No Address Mask Default Value: Access:	MSAC.APSZ >= 2561 000000000000000000000000000000000000	00000000000000	Z[0]=1)		
	Address Mask Default Value: Access: Hardwired to 0s to indicate	MSAC.APSZ >= 2561 000000000000000000000000000000000000	00000000000000	Z[0]=1)	1b	
	RO and forced to 0 when No. Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access:	00000000000000000000000000000000000000	00000000000000	Z[0]=1)	1b RO	
	RO and forced to 0 when No Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value:	00000000000000000000000000000000000000	00000000000000	Z[0]=1)		
	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable p	00000000000000000000000000000000000000	00000000000000	Z[0]=1)		
3	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable published t	00000000000000000000000000000000000000	00000000000000	1	RO Ob	
3	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable published t	00000000000000000000000000000000000000	000000000000b dress range.	1	RO	
3	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable published t	00000000000000000000000000000000000000	000000000000b dress range.	1	RO Ob	
3	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable public default Value: Access: Hardwired to 1 to enable public default Value: Access: Hardwired to 2h to indicate	00000000000000000000000000000000000000	000000000000b dress range.	1	RO Ob RO	
2:1	Address Mask Default Value: Access: Hardwired to 0s to indicate Prefetchable Memory Default Value: Access: Hardwired to 1 to enable public forms and the following states are also as a few first and the following states are also as a few first and the following states are also as a few first and the first a	00000000000000000000000000000000000000	000000000000b dress range.	1	RO Ob	



		GFX_MOCS_0 - Gra	phics MOCS Regis	ter0		
Register	Space:	MMIO: 0/2/0				
Source: BSpec						
Default Value: 0x00000030 [KBL]						
Size (in b	oits):	32				
Address:		0C800h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог	
	10:8	Skip Caching control				
		Default Value:				
		Access:		R/W		
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.			
3:2	Target Cache				
	Default Value:	00b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)			



		GFX_MOCS_1 - Gra	phics MOCS Regis	ter1		
Register	Space:	MMIO: 0/2/0				
Source: BSpec						
Default Value: 0x00000034 [KBL]						
Size (in b	oits):	32				
Address:		0C804h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface. If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss				
	Default Value:	0b			
	Access:	R/W			
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th			
5:4	LRU management				
	Default Value:	11b			
	Access:	R/W			
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved				
3:2	Target Cache				
	Default Value:	01b			
	Access:	R/W			
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed				
1:0	LLC/eDRAM cacheability control				
	Default Value:	00b			
	Access:	R/W			
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)			



		GFX_MOCS_2 - Gra	phics MOCS Regis	ter2		
Register Space: MMIO: 0/2/0						
Source:	BSpec					
Default Value: 0x00000038 [KBL]						
Size (in b	oits):	32				
Address:		0C808h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	00000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value: 000b				
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for	
	10:8	Skip Caching control				
		Default Value:		000b)	
		Access:		R/W		
		Defines the bit values to enable caching of "0" - than corresponding address bit [8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	1	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	rget cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	least often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Following the second of the	Fence (if coherent cycle)	



		GFX_MOCS_3 - Gra	phics MOCS Regis	ter3		
Register	Space:	MMIO: 0/2/0				
Source: BSpec						
Default Value: 0x00000031 [KBL]		0x00000031 [KBL]				
Size (in b	oits):	32				
Address:		0C80Ch				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting mode that will be used in the memory interface block for the given request coming from this surface: 000: Use the global page faulting mode from context descriptor (default) 001-111: Reserved				
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable caching of "0" - than corresponding address bit [8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



	GFX_MOCS_3 - Graphics MC	ocs Registers
6	Dont allocate on miss	1
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if th line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e target cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driv more likely to generate HITs, hence need to be repla- 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	I
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	01b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC w 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	vith Fence (if coherent cycle)



		GFX_MOCS_4 - Gra	phics MOCS Regis	ter4	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C810h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:	000b		
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	target cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replace 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC wit 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	h Fence (if coherent cycle)	



		GFX_MOCS_5 - Gra	phics MOCS Regis	ter5	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C814h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of the bit values to enable caching of the state of the	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targ line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring tl
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)



		GFX_MOCS_6 - Gra	phics MOCS Regis	ter6	
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C818h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cacline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	he is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (i 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	f coherent cycle)	



		GFX_MOCS_7 - Gra	phics MOCS Regis	ter7	,
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000033 [KBL]			
Size (in l	oits):	32			
Address		0C81Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_7 - Graphics MOCS R	egistei <i>i</i>	
6	Dont allocate on miss Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target colline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	<u>L '</u>	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to be a more likely to generate HITs, hence need to be replaced least of 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	(if coherent cycle)	



		GFX_MOCS_8 - Gra	phics MOCS Regis	ter8	
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0C820h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	jet cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)



		GFX_MOCS_9 - Gra	phics MOCS Regis	ter9			
Register	Space:	MMIO: 0/2/0					
Source:		BSpec					
Default Value: 0x0000003B [KBL]							
Size (in b	oits):	32					
Address:		0C824h					
MOCS r	egister						
DWord	Bit		Description				
0	31:15	Reserved					
		Default Value:	0000000000000000b				
		Access:	RO				
	14	Reserved1					
		Default Value:			0b		
		Access:			RO		
	13:11	Page Faulting Mode					
		Default Value:		000b			
		Access:		R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог		
	10:8	Skip Caching control					
		Default Value:		000b			
		Access:		R/W			
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.		
	7	Enable Skip Caching					
		Default Value:		0b			
		Access:		R/W	I		
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC					



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.		
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control	,		
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		GFX_MOCS_10 - Gra	phics MOCS Regis	ter1	0
Register	Space:				
Source:		BSpec			
Default \	√alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:	•	0C828h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	іптегтасе ріоск тог		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)		



		GFX_MOCS_11 - Gra	phics MOCS Regis	ter1	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C82Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		(0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	caching	for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		GFX_MOCS_12 - Gra	phics MOCS Regis	ter1	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C830h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		menace block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_12 - Graphics MOCS Register12 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_13 - Gra	phics MOCS Regis	ter1	3	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000033 [KBL]					
Size (in b	oits):	32				
Address:		0C834h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	Offeri III Cacries.		
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		GFX_MOCS_14 - Gra	phics MOCS Regis	ter1	4	
Register	Space:	MMIO: 0/2/0				
Source:		BSpec				
Default \	Default Value: 0x00000037 [KBL]					
Size (in b	oits):	32				
Address:		0C838h				
MOCS r	egister					
DWord	Bit		Description			
0	31:15	Reserved				
		Default Value:	0000000000000000b			
		Access:	RO			
	14	Reserved1				
		Default Value:			0b	
		Access:			RO	
	13:11	Page Faulting Mode				
		Default Value:		000b		
		Access:		R/W		
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог	
	10:8	Skip Caching control				
		Default Value:		000b		
		Access:		R/W		
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.	
	7	Enable Skip Caching				
		Default Value:		0b		
		Access:		R/W	I	
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cache is missed - don't bring th line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	d least often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	



		GFX_MOCS_15 - Gra	phics MOCS Regis	ter1	5
Register	Space:				
Source:		BSpec			
Default \	√alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C83Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value: 000b			
		Access: R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_15 - Graphics MOCS Reg	gister15	
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	he is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	allocation is done at youngest age 3 it tends to stay longer in the age allocations - 2, 1 or 0. This option is given to driver to be able more likely to generate HITs, hence need to be replaced least oft 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	e to decide which surfaces are	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)	



		GFX_MOCS_16 - Gra	phics MOCS Regis	ter1	6
Register	Space:				
Source:		BSpec			
Default \	Value:	0x00000030 [KBL]			
Size (in b	oits):	32			
Address:		0C840h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value: 000b			
		Access: R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптепасе біоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	t cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_17 - Gra	phics MOCS Regis	ter1	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address:	•	0C844h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		Interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	ı	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	1	
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fer 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)	



		GFX_MOCS_18 - Gra	phics MOCS Regis	ter1	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000038 [KBL]			
Size (in b	oits):	32			
Address:		0C848h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	Dont allocate on miss		
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.		
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)		



		GFX_MOCS_19 - Gra	phics MOCS Regis	ter1	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031 [KBL]			
Size (in b	oits):	32			
Address:		0C84Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0' Bit[9]=1: address bit[10] needs to be "0' Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
Access: Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				·	



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_20 - Gra	phics MOCS Regis	ter2	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C850h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value: 000b			
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	orten in caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_21 - Gra	phics MOCS Regis	ter2	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C854h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:			
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.	
3:2	Target Cache	ı	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_22 - Gra	phics MOCS Regis	ter2	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A			
Size (in b	oits):	32			
Address:		0C858h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_22 - Graphics MOCS Register22 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fe 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		GFX_MOCS_23 - Gra	phics MOCS Regis	ter2	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C85Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:			
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced I 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_24 - Gra	phics MOCS Regis	ter2	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0C860h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:			
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "6 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_24 - Graphics MOCS R Dont allocate on miss	
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		GFX_MOCS_25 - Gra	phics MOCS Regis	ter2	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C864h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of the bit values to enable caching of the bit	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_26 - Gra	phics MOCS Regis	ter2	6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C868h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/V			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	st oπen in cacnes.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_27 - Gra	phics MOCS Regis	ter2	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C86Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_27 - Graphics MOCS Dont allocate on miss	
Ü	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
2.0	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Ferontial Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)

826



		GFX_MOCS_28 - Gra	phics MOCS Regis	ter2	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C870h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	·		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the talline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	rget cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	least often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_29 - Gra	phics MOCS Regis	ter2	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C874h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring t	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ieast Often in Caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_30 - Gra	phics MOCS Regis	ter3	0
Register	Space:				
Source:		BSpec			
Default \	√alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0C878h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.	
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fourth on the control of t	ence (if coherent cycle)	



		GFX_MOCS_31 - Gra	phics MOCS Regis	ter3	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C87Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_31 - Graphics MOC Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the talline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	arget cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_32 - Gra	phics MOCS Regis	ter3	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000030 [KBL]			
Size (in b	oits):	32			
Address:		0C880h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	age allocations - 2, 1 or 0. This option is given to driver to more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with I 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)		



		GFX_MOCS_33 - Gi	aphics MOCS Regis	ter3	8
Register	Space:	: MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034 [KBL]			
Size (in b	oits):	32			
Address:		0C884h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
13:1		Access:			RO
	13:11	Page Faulting Mode			<u> </u>
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting the given request coming from this 000: Use the global page faulting m 001-111: Reserved	surface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cac If "0" - than corresponding address Bit[8]=1: address bit[9] needs to be Bit[9]=1: address bit[10] needs to be Bit[10]=1: address bit[11] needs to be	bit value is don't care "0" to cache in target e "0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	V
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC	n		



6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	target cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replace 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved			
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0				
	Default Value:	00b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC wi 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	th Fence (if coherent cycle)		



		GFX_MOCS_34 - Gra	phics MOCS Regis	ter3	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000038 [KBL]			
Size (in b	oits):	32			
Address:	•	0C888h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		Interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	Ob	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e target cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC wide of the control of the cont	ith Fence (if coherent cycle)	



		GFX_MOCS_35 - Gra	phics MOCS Regis	ter3	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031 [KBL]			
Size (in b	oits):	32			
Address:		0C88Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	Dont allocate on miss		
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced lead 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.		
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	01b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Ferontial Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)		



		GFX_MOCS_36 - Gra	phics MOCS Regis	ter3	6
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C890h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_36 - Graphics MOCS Register36		
6			
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target calline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	che is missed - don't bring the	
5:4	LRU management	_	
	Default Value:	11b	
	Access:	R/W	
	allocation is done at youngest age 3 it tends to stay longer in the cache as compared to older age allocations - 2, 1 or 0. This option is given to driver to be able to decide which surfaces are more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_37 - Gra	phics MOCS Regis	ter37
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000036 [KBL]		
Size (in b	oits):	32		
Address:		0C894h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	000000000000000000	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching for the surface.
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled		
		1: Enabled for LLC		



6	Dont allocate on miss	Dont allocate on miss		
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced lead 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in Caches.		
3:2	Target Cache			
	Default Value:	01b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Ferontial Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)		



		GFX_MOCS_38 - Gra	phics MOCS Regis	ter3	8
Register	Space:				
Source:		BSpec			
Default \	Value:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C898h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring tl	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	least often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_39 - Gra	phics MOCS Regis	ter3	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C89Ch			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_39 - Graphics MOCS Register39 Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	it often in cacnes.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_40 - Gra	phics MOCS Regis	ter4	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0C8A0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:		0b	
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tan line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		GFX_MOCS_41 - Gra	phics MOCS Regis	ter4	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C8A4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting not the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_41 - Graphics MOCS Dont allocate on miss	- 3 -2-2	
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced lead 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_42 - Gra	phics MOCS Regis	ter42
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	/alue:	0x00000032 [KBL]		
Size (in b	its):	32		
Address:		0C8A8h		
MOCS r	egister			
DWord	Bit		Description	
0	31:15	Reserved		
		Default Value:	0000000000000000b	
		Access:	RO	
	14	Reserved1		
		Default Value:		0b
		Access:		RO
	13:11	Page Faulting Mode		
		Default Value:		000b
		Access:		R/W
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:	
	10:8	Skip Caching control		
		Default Value:		000b
		Access:		R/W
Defines the bit values to enable caching. Outcome overrides the LLC caching for the solid "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target				
	7	Enable Skip Caching		
		Default Value:		0b
		Access:		R/W
		Enable for the Skip cache mechanism		
		0: Not enabled 1: Enabled for LLC		
		1. EHADIEU TOT LLC		



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	e is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least often 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	caches.
3:2	Target Cache	,
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if one one of the one of	coherent cycle)



		GFX_MOCS_43 - Gra	phics MOCS Regis	ter4	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C8ACh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the s If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_43 - Graphics MOCS R	egister43
6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	age allocations - 2, 1 or 0. This option is given to driver to be a more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	10b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		GFX_MOCS_44 - Gra	phics MOCS Regis	ter4	.4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C8B0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	<u> </u>		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism			
		0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_44 - Graphics MOCS Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targ- line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leads: 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_45 - Gra	phics MOCS Regis	ter4	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C8B4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved		ault)	
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_45 - Graphics MOCS Register45 Dont allocate on miss		
U	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Ferontial Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)	



		GFX_MOCS_46 - Gra	phics MOCS Regis	ter4	6
Register	Space:				
Source:		BSpec			
Default \	√alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:	•	0C8B8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the taline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	irget cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0			
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_47 - Gra	phics MOCS Regis	ter4	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C8BCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	·		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W			
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	least often in caches.	
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_48 - Gra	phics MOCS Regis	ter4	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000030 [KBL]			
Size (in b	oits):	32			
Address:		0C8C0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	age allocations - 2, 1 or 0. This option is given to driver to more likely to generate HITs, hence need to be replaced 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control	1	
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	Fence (if coherent cycle)	



		GFX_MOCS_49 - Gra	phics MOCS Regis	ter4	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	Value:	0x00000034 [KBL]			
Size (in l	oits):	32			
Address		0C8C4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		menace block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "it Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_49 - Graphics MOCS Register49 Dont allocate on miss		
Ü	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	t cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache	1	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fen 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_50 - Gra	phics MOCS Regis	ter5	0
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000038 [KBL]			
Size (in b	oits):	32			
Address:		0C8C8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least often in caches. 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache	1	
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	00b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_51 - Gra	phics MOCS Regis	ter5	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000031 [KBL]			
Size (in b	oits):	32			
Address:		0C8CCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_51 - Graphics MOCS Register51		
6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target cache is line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	s missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	allocation is done at youngest age 3 it tends to stay longer in the carage allocations - 2, 1 or 0. This option is given to driver to be able to more likely to generate HITs, hence need to be replaced least often in 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	decide which surfaces are	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	01b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)		



		GFX_MOCS_52 - Gra	phics MOCS Regis	ter5	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C8D0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	onen in Caches.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_53 - Gra	phics MOCS Regis	ter5	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:	•	0C8D4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target 0" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_53 - Graphics MOCS Register53 Dont allocate on miss		
Ū	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	t Often in Caches.	
3:2	Target Cache	T	
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_54 - Gra	phics MOCS Regis	ter5	4
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C8D8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



	GFX_MOCS_54 - Graphics MOCS Reg	gister54		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the target cach line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	ne is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	allocation is done at youngest age 3 it tends to stay longer in the age allocations - 2, 1 or 0. This option is given to driver to be able more likely to generate HITs, hence need to be replaced least ofte 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	e to decide which surfaces are		
3:2	Target Cache			
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	coherent cycle)		



		GFX_MOCS_55 - Gra	phics MOCS Regis	ter5	5
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C8DCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting method the given request coming from this sur 000: Use the global page faulting mod 001-111: Reserved	rface:	_	interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_55 - Graphics MOCS Dont allocate on miss	
U	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targe line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	et cache is missed - don't bring the
5:4	LRU management	·
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced lead 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	ast often in caches.
3:2	Target Cache	
	Default Value:	00b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fer 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	nce (if coherent cycle)



		GFX_MOCS_56 - Gra	phics MOCS Regis	ter5	6
Register	Space:				
Source:		BSpec			
Default \	√alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:	•	0C8E0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		іптегтасе ріоск тог
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	GFX_MOCS_56 - Graphics MOCS I Dont allocate on miss	-
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fend 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)



		GFX_MOCS_57 - Gra	phics MOCS Regis	ter5	7
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	√alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C8E4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	-		
		Default Value:	00000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	Offeri III Caches.
3:2	Target Cache	
	Default Value:	10b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)



		GFX_MOCS_58 - Gra	phics MOCS Regis	ter5	8
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000032 [KBL]			
Size (in b	oits):	32			
Address:		0C8E8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved	·		
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
	Access: R/W Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



6	Dont allocate on miss	Dont allocate on miss		
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring th		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.		
3:2	Target Cache			
	Default Value:	00b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control	1		
	Default Value:	10b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fourth on the control of t	ence (if coherent cycle)		



		GFX_MOCS_59 - Gra	phics MOCS Regis	ter5	9
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000036 [KBL]			
Size (in b	oits):	32			
Address:		0C8ECh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		Interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable caching of the bit values to enable caching of the state of the	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
	Access: R/W Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC				



890

6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the tar line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	11: Good chance of generating hits.10: Poor chance of generating hits01: Don't change the LRU if it is a HIT00: Reserved		
3:2	Target Cache		
	Default Value:	01b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with F 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ence (if coherent cycle)	



		GFX_MOCS_60 - Gra	phics MOCS Regis	ter6	0
Register	Space:				
Source:		BSpec			
Default \	Value:	0x0000003A [KBL]			
Size (in b	oits):	32			
Address:		0C8F0h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	000000000000000000		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access: R/W		R/W	
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	t value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring th	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced leas 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved		
3:2	Target Cache		
	Default Value:	10b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	10b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fendon: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	ce (if coherent cycle)	



		GFX_MOCS_61 - Gra	phics MOCS Regis	ter6	1
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000033 [KBL]			
Size (in b	oits):	32			
Address:		0C8F4h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
Defines the bit values to enable caching. Outcome overrides the LLC caching for the surface If "0" - than corresponding address bit value is don't care Bit[8]=1: address bit[9] needs to be "0" to cache in target Bit[9]=1: address bit[10] needs to be "0" to cache in target Bit[10]=1: address bit[11] needs to be "0" to cache in target					
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	r
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



6	Dont allocate on miss		
	Default Value:	0b	
	Access:	R/W	
	Controls defined for RO surfaces in mind, where if the target of line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	cache is missed - don't bring the	
5:4	LRU management		
	Default Value:	11b	
	Access:	R/W	
	more likely to generate HITs, hence need to be replaced least 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	orten III Cacries.	
3:2	Target Cache		
	Default Value:	00b	
	Access:	R/W	
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed		
1:0	LLC/eDRAM cacheability control		
	Default Value:	11b	
	Access:	R/W	
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)	e (if coherent cycle)	



		GFX_MOCS_62 - Gra	phics MOCS Regis	ter6	2
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000037 [KBL]			
Size (in b	oits):	32			
Address:		0C8F8h			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:			RO
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:			
		This fields controls the page faulting n the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachir If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0 Bit[9]=1: address bit[10] needs to be "0 Bit[10]=1: address bit[11] needs to be	value is don't care " to cache in target O" to cache in target	cachin	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	I
		Enable for the Skip cache mechanism 0: Not enabled 1: Enabled for LLC			



6	Dont allocate on miss	
	Default Value:	0b
	Access:	R/W
	Controls defined for RO surfaces in mind, where if the targline (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	get cache is missed - don't bring the
5:4	LRU management	
	Default Value:	11b
	Access:	R/W
	more likely to generate HITs, hence need to be replaced le 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	east often in caches.
3:2	Target Cache	
	Default Value:	01b
	Access:	R/W
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed	
1:0	LLC/eDRAM cacheability control	
	Default Value:	11b
	Access:	R/W
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fourth on the control of t	ence (if coherent cycle)



		GFX_MOCS_63 - Gra	phics MOCS Regis	ter6	3
Register	Space:	MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x0000003B [KBL]			
Size (in b	oits):	32			
Address:		0C8FCh			
MOCS r	egister				
DWord	Bit		Description		
0	31:15	Reserved			
		Default Value:	0000000000000000b		
		Access:	RO		
	14	Reserved1			
		Default Value:			0b
		Access:		RO	
	13:11	Page Faulting Mode			
		Default Value:		000b	
		Access:		R/W	
		This fields controls the page faulting in the given request coming from this su 000: Use the global page faulting mod 001-111: Reserved	rface:		interface block for
	10:8	Skip Caching control			
		Default Value:		000b	
		Access:		R/W	
		Defines the bit values to enable cachin If "0" - than corresponding address bit Bit[8]=1: address bit[9] needs to be "0" Bit[9]=1: address bit[10] needs to be "0" Bit[10]=1: address bit[11] needs to be	value is don't care ' to cache in target O" to cache in target	caching	g for the surface.
	7	Enable Skip Caching			
		Default Value:		0b	
		Access:		R/W	1
		Enable for the Skip cache mechanism			
		0: Not enabled			
		1: Enabled for LLC			



	GFX_MOCS_63 - Graphics MO	C3 Registeros		
6	Dont allocate on miss			
	Default Value:	0b		
	Access:	R/W		
	Controls defined for RO surfaces in mind, where if the line (applicable to LLC/eDRAM). 0: Allocate on MISS (normal cache behavior) 1: Do NOT allocate on MISS	target cache is missed - don't bring the		
5:4	LRU management			
	Default Value:	11b		
	Access:	R/W		
	more likely to generate HITs, hence need to be replace 11: Good chance of generating hits. 10: Poor chance of generating hits 01: Don't change the LRU if it is a HIT 00: Reserved	u least Often in Caches.		
3:2	Target Cache	1		
	Default Value:	10b		
	Access:	R/W		
	This field allows the choice of LLC vs eLLC for caching 00: eLLC Only 01: LLC Only 10: LLC/eLLC Allowed 11: LLC/eLLC Allowed			
1:0	LLC/eDRAM cacheability control			
	Default Value:	11b		
	Access:	R/W		
	Memory type information used in LLC/eDRAM. 00: Use Cacheability Controls from page table / UC with Fence (if coherent cycle) 01: Uncacheable (UC) - non-cacheable 10: Writethrough (WT) 11: Writeback (WB)			



Graphics Mode Register

	GFX_MODE - Graphics Mode Register				
Register Space	e: MMIO: 0/2/0				
Source:	BSpec				
Default Value:	0x0000000				
Access:	r/w				
Size (in bits):	32				
Trusted Type:	1				
Address:	0229Ch-0229Fh				
Name:	Graphics Mode Register				
ShortName:	GFX_MODE_RCSUNIT				
Address:	1229Ch-1229Fh				
Name:	Graphics Mode Register				
ShortName:	GFX_MODE_VCSUNIT0				
Address:	1A29Ch-1A29Fh				
Name:	Graphics Mode Register				
ShortName:	GFX_MODE_VECSUNIT				
Address:	1C29Ch-1C29Fh				
Name:	Graphics Mode Register				
ShortName:	GFX_MODE_VCSUNIT1				
Address:	2229Ch-2229Fh				
Name:	Graphics Mode Register				
ShortName:	GFX_MODE_BCSUNIT				
This register of	ontains a control bit for the new execlist and 2-level PPGTT functions.				
DWord Bit	Description				
0 31:16	Mask				
	Access: WO				
	Format: Mask				
	Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)				
15	Execlist Enable				
	Mask: MMIO#31				
	When set, software can utilize the execlist registers to load a context into hardware. MI_SET_CONTEXT and MI_ARB_CHECK commands will be converted to NOOP if parsed.				
	When this bit is clear, the Execlist mechanism cannot be used. The context must be loaded via				
	MI_SET_CONTEXT and the ring must be loaded via MMIO access.				
	Programming Notes				



	This hi			raphics Mo		egister the value of this bit while	
	render		will have I	UNDEFINED resul	lts. This bit	t should be changed only <u>after a</u>	
14	Reserv	ed					
13	Reserved						
	Forma	t:				PBC	
12	Reserv	ed					
11	Reserv	ed					
10	Reserv Forma					PBC	
9	Per-Pro	ocess GTT Enable	e		<u> </u>		
	Forma				Enable		
	Per-Pr	ocess GTT Enable					
	Value	Name			Descri	ption	
	0h	PPGTT Disable [Default]	When clear, the Global GTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.				
	1h	PPGTT Enable	When set, the PPGTT will be used to translate memory access from designated commands and for commands that select the PPGTT as their translation space.				
				Programming	g Notes		
	contex before access Progra immed progra	et descriptor state e programming Pl amming this bit c diately; the chang ammed. Programi	es the same DP0/1/2/3 doesn't ena e comes in ming this b	e in Execlist Mode registers in order able or disable the to affect only whit must be follow	e of schedu to set the e PPGTT tr nen the Pa red by pro	le of scheduling. Privilege field in uling. This field should be set PPGTT translation of memory anslation of memory access ge Directory registers are gramming Page Directory of memory access.	
8	Reserv	ed					
8	Reserv	ed					
	Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS					entCS	
	Forma	t: PBC					
7	64Bit \	/irtual Addressir	ng Enable				
	Forma	t:			Enable		
	64Bit \	/irtual Addressing	Enable				
	Value	Name			D	escription	
	0h	64Bit Virtual Add	dressing	When clear indi	cates GFX	operating in 32bit Virtual	



GFX_MODE - Graphics Mode Register					
		Disable [Default]	Addressing for PPGTT	based memory access.	
	1h	64Bit Virtual Addressing Enable	When Set indicates GFX operating in 64bit (48bit Canonic Virtual Addressing for PPGTT based memory access.		
			Programming Not	es	
	Descri Whetl This fi for GG	ptor has a similar bit to cont ner this field is set or clear v eld should be programmed	r is enabled in ring buffer mode of scheduling. Context antrol 64bit virtual addressing in execlist mode of scheduling. virtual addresses translated through GGTT are always 32Bit. and before enabling PPGTT access. When this field is not set or hics Address [47:32] field of any commands or register rammed to 0x0.		
6:5	Reserv	ed			
4	Reserv	ed			
3	Reserved				
	Forma	t:		MBZ	
2:1	Reserved				
	Forma	t:		PBC	
0	Privilege Check Disable				
	Format: Enable				
	This field when set, disables Privilege Violation checks on non-privileged batch buffers. When see Privileged commands are allowed to be executed from non-privileged batch buffers.				



Graphics System Event

GSE_0_2_0_PCI - Graphics System Event

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 000E4h

This register can be accessed by either Byte, Word, or Dword PCI config cycles. A write to this register will cause the Graphics System Event display interrupt if it is enabled and unmasked in the display interrupt registers.

DWord	Bit	Description		
0	31:24	GSE Scratch Trigger 3		
		Default Value:	00000000ь	
		Access:	R/W	
	23:16	GSE Scratch Trigger 2		
		Default Value:	00000000ь	
		Access:	R/W	
	15:8 GSE Scratch Trig			
		Default Value:	0000000b	
		Access:	R/W	
	7:0	GSE Scratch Trigger 0		
		Default Value:	00000000ь	
		Access:	R/W	



Graphics Translation Table Memory Mapped Range Address

GTTMMADR_0_2_0_PCI - Graphics Translation Table Memory Mapped Range Address

Register Space: PCI: 0/2/0

Source: BSpec

Default Value: 0x00000004, 0x00000000

Size (in bits): 64

Address: 00010h

This register requests allocation for the combined Graphics Translation Table Modification Range and Memory Mapped Range. The range requires 16 MB combined for MMIO and Global GTT aperture, with 2MB of that used by MMIO, 6MB reserved, and 8MB used by GTT.

GTTADR will begin at (GTTMMADR + 8 MB) while the MMIO base address will be the same as GTTMMADR. The region between (GTTMMADR + 2MB) - (GTTMMADR + 8MB) is reserved.

For the Global GTT, this range is defined as a memory BAR in graphics device config space. It is an alias into which software is required to write Page Table Entry values (PTEs). Software may read PTE values from the global Graphics Translation Table (GTT). PTEs cannot be written directly into the global GTT memory area.

The device snoops writes to this region in order to invalidate any cached translations within the various TLB's implemented on-chip.

The allocation is for 16MB and the base address is defined by bits [38:24].

Note: Per PCI enumeration requirements, to determine the size of a BAR software should write all 1s to the BAR, read it back and see how many of the lower bits read as 0 (meaning that they didn't take the 1s). This indicates the size of the BAR. In order for this to work bits 63 down to the size of the BAR need to be writable to 1s.

DWord	Bit			Description		
0	63:39	Reserved for Memo	ory Base Addre	ss .		
		Default Value:	0000000	0000000000000000000000		
		Access:	R/W			
		Must be set to 0 sin	ice addressing a	pove 512GB is not supported.		
	38:24	Memory Base Address				
		Default Value:				
		Access:		R/W		
		Set by the OS, these bits correspond to address signals [38:24].				
	23:4	Address Mask				
		Default Value: 000000000000000000000000000000000000				
		Access: RO				
		Hardwired to 0s to indicate at least 16MB address range.				



GTTMMADR_0_2_0_PCI - Graphics Translation Table Memory Mapped Range Address Prefetchable Memory 3 0b Default Value: RO Access: Hardwired to 0 to prevent prefetching. 2:1 **Memory Type** Default Value: 10b RO Access: Hardwired to 2h to indicate 64 bit base address. 0 Memory/IO Space 0b Default Value: RO Access: Hardwired to 0 to indicate memory space.



GSA_AUDIO_BDF

GSA_AUDIO_BDF

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00100000

Access: R/W Size (in bits): 32

Address: 1300B0h-1300B3h
Name: GSA Audio BDF
ShortName: GSA_AUDIO_BDF

Power: PG0 Reset: global

BIOS must program this register with the PCI Bus, Device, and Function of the PCH audio device and set the lock.

Access is a variant of RW-L.

When Lock is not set (bit 0 = 0) the register can be written by any source.

After lock is set (bit 0 = 1), only writes from firmware (cfgspace 0x111111 and srcID 0x10) will update the register values. Writes from other sources will complete without updating the register values.

Any source can read the register.

This register is not reset by the device 2 FLR.

DWord	Bit	Description				
0	31:24	Bus				
		Default Value: 00000000b				
		Access is RW-L. This field specifies the PCI bus number of the PCH audio devi				
	23:19	Device				
		Default Value:	00010b			
		Access is RW-L. This field specifies the PCI	device num	nber of the PCH audio device.		
	18:16	Function				
		Default Value:		000b		
		Access is RW-L. This field specifies the PCI function number of the PCH audio device.				
	15:1	Reserved				
	13.1	Format:		MBZ		
	0	Lock				
		Access is RW-KL. This field locks all writeable settings in this register, including itself.				
		Value Name				
		0b Unlock				
		1b	Lock			



GSA_TOUCH_BDF

GSA 1	ΓOU	ICH	BDF
		_	_

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00100000

Access: R/W Size (in bits): 32

Address: 1300B4h-1300B7h
Name: GSA Touch BDF
ShortName: GSA_TOUCH_BDF

Power: PG0 Reset: global

BIOS must program this register with the PCI Bus, Device, and Function that the Display Engine should use for communication with the PCH touch device, and set the lock.

Access is a variant of RW-L.

When Lock is not set (bit 0 = 0) the register can be written by any source.

After lock is set (bit 0 = 1), only writes from firmware (cfgspace 0x111111 and srcID 0x10) will update the register values. Writes from other sources will complete without updating the register values.

Any source can read the register.

This register is not reset by the device 2 FLR.

DWord	Bit	Description				
0	31:24	Bus				
		Default Value:	00	d0000000		
		Access is RW-L. This field specifies the PCI	bus numb	ber.		
	23:19	Device				
		Default Value:		00010	Ob	
		Access is RW-L. This field specifies the PCI	device nu	ımber.		
	18:16	Function				
		Default Value: 000b				
		Access is RW-L. This field specifies the PCI function number.				
	15:1	Reserved				
		Format: MBZ				
	0	Lock				
		Access is RW-KL. This field locks all writeable settings in this register, including itself.				
		Value Name				
		0b Unlock				
		1b	Lock			



GS Invocation Counter

GS_INVOCATION_COUNT - GS Invocation Counter

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02328h

This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	GS Invocation Count UDW Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)
	31:0	GS Invocation Count LDW Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)



GS Primitives Counter

GS_PRIMITIVES_COUNT - GS Primitives Counter

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02330h

This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore..

DWord	Bit	Description
0	63:32	GS Primitives Count UDW
		Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)
	31:0	GS Primitives Count LDW Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)



GT4 Mode Control Register

	G	T4MODECTL - GT4 Mode Co	ontrol Register		
Register Space:		MMIO: 0/2/0			
Source:	Е	3Spec			
Default Value	e: (0x0000000			
Size (in bits):	3	32			
Address:	(09038h			
GT4 Mode C	ontrol Re	gister			
DWord	Bit	Descrip	otion		
0	31:18	RSVD			
		Access:	R/W		
	17:10	Reserved			
	9:2	Reserved			
	1:0	GT4 Mode Control			
		Access:	R/W		
		GT4 Usage mode: 00b: Non-GT4. 01b: GT4 is used in Alternate Frame rendering	Mode (AFR).		
		10b: Basic Split Frame rendering Mode (SFR). 11b: Complex Split Frame rendering Mode (SF	R w/ CBR).		



GTC_CTL

		GTC_C	TL			
Register Space: MMIO		MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x00000000				
Access:		R/W	R/W			
Size (in b	its):	32				
Address:		67000h-67003h				
Name:		Global Time Code Control				
ShortNa	me:	GTC_CTL				
Power:		PG1				
Reset: soft						
DWord	Bit	Description				
0	31	GTC Function Enable This bit enables the GTC counter.				
		Value		Name		
		0b	Disable			
		1b	Enable			
		Restriction				
Restriction: Enable this bit before enabling GTC controller operation on a pocapable device.		r operation on a port with a GTC				
	30:29	Reserved				
		Format:		MBZ		
	28:13 Reserved					
	12:1	Reserved				
		Format:		MBZ		
	0	Reserved				



$\mathbf{GTC_DDA_M}$

		GTC_DDA_M	
Register Space:		MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x0000000	
Access:		R/W	
Size (in b	oits):	32	
Address:		67010h-67013h	
Name:		Global Time Code DDA M	
ShortNa	me:	GTC_DDA_M	
Power:		PG1	
Reset:		soft	
DWord	Bit	Description	
0	31:24	Reserved	
	23:0	GTC DDA M	
	This field is used to program the M value of the GTC DDA.		
The ratio of M to N programmed depends on the GTC reference clock.		The ratio of M to N programmed depends on the GTC reference clock.	
The		The DDA programmed values are related by the following formula: 1/(accumulator increment) =	
	Reference Clock * DDA_M / DDA_N		



GTC_DDA_N

		GTC_DDA_N
Register Space:		MMIO: 0/2/0
Source:		BSpec
Default \	Value:	0x00000000
Access:		R/W
Size (in l	oits):	32
Address	•	67014h-67017h
Name:		Global Time Code DDA N
ShortNa	me:	GTC_DDA_N
Power:		PG1
Reset:		soft
DWord	Bit	Description
0	31:24	GTC Accum Inc
		Format: U7.1
		This field is the GTC accumulator increment value in nanoseconds each time the DDA trips. It is programmed in 7.1 fixed point binary format where the LSB represents 0.5ns increment.
any accumulation error in any 10ms interval period.		This field is used to program the N value of the GTC DDA. The ratio of M to N programmed depends on the GTC reference clock and should not result in any accumulation error in any 10ms interval period.
The DDA programmed values are related by the following formula: 1/(accumulator incremental Reference Clock * DDA_M / DDA_N		, ·



GTC_IIR

			GTC_IIR		
Register Space: MMIO: 0/2/		e: MMIO: 0/2/0			
Source:		BSpec			
Default \	/alue:	0x00000000			
Access:		R/WC			
Size (in b	oits):	32			
Address:		67058h-6705B	h		
Name:		Global Time Co	ode Interrupt Identity		
ShortNa	ne:	GTC_IIR			
Power:		PG1			
Reset:		soft			
See the	GTC i	nterrupt bit definition	to find the source event for each interrupt bit.		
DWord	Bit		Description		
0	31:0	GTC_IMR. Bits set in this register Interrupts. Bits set in this register '1' to the appropriate	s field holds the persistent values of the GTC interrupt bits which are unmasked by the _IMR. set in this register will propagate to the GTC interrupt in the Display Engine Miscellaneous		
			Value Name		
		0b	0b Condition Not Detected		
		1b	1b Condition Detected		



GTC_IMR

GTC IMR Register Space: MMIO: 0/2/0 Source: BSpec Default Value: 0xFFFFFFF Access: R/W Size (in bits): 32 Address: 67054h-67057h Name: Global Time Code Interrupt Mask ShortName: GTC_IMR Power: PG1 Reset: soft See the GTC interrupt bit definition to find the source event for each interrupt bit. **DWord Bit Description** 0 31:0 Interrupt Mask Bits This field contains a bit mask which selects which GTC events are reported int the GTC IIR.

All interrupts masked [Default]

Not Masked

Masked

Name

Value

0b

1b

FFFFFFFh



GTC_LIVE

		GTC_LIVE	
Register Space:		e: MMIO: 0/2/0	
Source:		BSpec	
Default \	/alue:	0x0000000	
Access:		RO	
Size (in b	oits):	32	
Address:		67020h-67023h	
Name:		Global Time Code Live	
ShortName:		GTC_LIVE	
Power:		PG1	
Reset:		soft	
DWord	Bit	Description	
0	31:0	GTC Live Value	
	This field contains the live current value of the GTC. It is inactive when the GTC controller function		
	is disabled.		
This register also samples and holds the live GTC value following a		This register also samples and holds the live GTC value following a Audio Time Capture (ATC)	
event until software reads this register. A subsequent read of this register will reflect the live value			



GTC_PORT_CTL

		GTC_PORT_CTL		
Register Space:		MMIO: 0/2/0		
Source:		BSpec		
Default V	'alue:	0x0000000		
Access:		R/W		
Size (in b	its):	32		
Address:		64070h-64073h		
Name:		DDI A GTC Port Control		
ShortNan	ne:	GTC_PORT_CTL_A		
Power:		PG1		
Reset:		soft		
Address:		64170h-64173h		
Name:		DDI B GTC Port Control		
ShortNan	ne:	GTC_PORT_CTL_B		
Power:		PG2		
Reset:		soft		
Address:		64270h-64273h		
Name:		DDI C GTC Port Control		
ShortNan	ne:	GTC_PORT_CTL_C		
Power:		PG2		
Reset:		soft		
Address:		64370h-64373h		
Name:		DDI D GTC Port Control		
ShortNan	ne:	GTC_PORT_CTL_D		
Power:		PG2		
Reset:		soft		
DWord	Bit	Description		
0	31	Port Global Time Code Enable		
·		This bit enables the GTC controller to start lock acquisition phase with remote GTC sink		
		connected to this port. This bit has no effect if the GTC controller is disabled.		
		Value Name		
		0b Disable		
		1b Enable		
		Restriction		



·				GTC	_PORT_CTL
		Restriction: The Maintenance Phase Enable bit must be initially written as '0' when this bit is set.			se Enable bit must be initially written as '0' when this bit is
30:25 Reserved					
24 Maintenance Phase Enable This bit is used by software to transition from lock acquisition to lock maintena The GTC controller generates an interrupt at the end of the lock phase as deter acquisition duration field. Software shall read the sink device GTC lock done bit. If set, software shall set the first writing the GTC skew value to the RX GTC skew DPCD offset with GTC skew '1'.		terrupt at the end of the lock phase as determined by lock GTC lock done bit. If set, software shall set this bit to '1' after			
		Value	Name		Description
		0b	Lock	Lock acquisition	phase. The controller writes or reads GTC every 1ms.
		1b	Maintain	Lock maintenan	ce phase. The controller writes or reads GTC every 10ms.
2	23:1	Reserved			
O Port RX Lock Done This bit indicates the remote GTC sink has achieved lock. This bit shall be written by software after reading remote G This bit shall be cleared by software when GTC controller is to lock acquisition mode or when the controller is disabled.		e after reading remote GTC sink DPCD register. e when GTC controller is reset from lock maintenance mode			
		Value		ie	Name
		0b			Not Locked
		1b			Locked



GTC_PORT_MISC

		GTC_PORT_MISC	
Register	gister Space: MMIO: 0/2/0		
Source:		BSpec	
Default \	Value:	0x00034A00	
Access:		R/W	
Size (in b	oits):	32	
Address:		64094h-64097h	
Name:		DDI A GTC Port Miscellaneous	
ShortNa	me:	GTC_PORT_MISC_A	
Power:		PG1	
Reset:		soft	
Address:		64194h-64197h	
Name:		DDI B GTC Port Miscellaneous	
ShortNa	me:	GTC_PORT_MISC_B	
Power:		PG2	
Reset:		soft	
Address:		64294h-64297h	
Name:		DDI C GTC Port Miscellaneous	
ShortNa	me:	GTC_PORT_MISC_C	
Power:		PG2	
Reset:		soft	
Address:		64394h-64397h	
Name:		DDI D GTC Port Miscellaneous	
ShortNa	me:	GTC_PORT_MISC_D	
Power:		PG2	
Reset: soft		soft	
DWord	Bit	Description	
0	31:22	Reserved	
		Format: MBZ	
	21:12	GTC Update Message Delay	
		Default Value: 00110100b 52 nanoseconds	
		This field programs the absolute delay in nanoseconds between the GTC at the aux sync point	
	event and the corresponding GTC value at the capture point.		
		It represents the delay between the GTC values at the aux sync point and capture point introduced due to synchronization and glitch suppression.	
		Sales and to synthetic strains and green suppression.	



	GTC_PORT_MIS	SC .
11:8	Min Lock Duration	
	Default Value:	1010b 10ms
	This field determines the minimum duration in milliseconds of lock acquisition and maintenance phase after which software is notified through interrupt. The GTC interrupt enable and mask register must be enabled beforehand. Software may also poll the interrupt identity bit in IIR.	
7:0	Reserved	
	Format:	MBZ



GTC_PORT_TX_CURR

GIC_PORI_	IX_CURR

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 64078h-6407Bh

Name: DDI A GTC Port TX Current ShortName: GTC_PORT_TX_CURR_A

Power: PG1 Reset: soft

Address: 64178h-6417Bh

Name: DDI B GTC Port TX Current ShortName: GTC_PORT_TX_CURR_B

Power: PG2 Reset: soft

Address: 64278h-6427Bh

Name: DDI C GTC Port TX Current ShortName: GTC_PORT_TX_CURR_C

Power: PG2 Reset: soft

Address: 64378h-6437Bh

Name: DDI D GTC Port TX Current ShortName: GTC_PORT_TX_CURR_D

Power: PG2 Reset: soft

Description

There is one instance of this register per port A, B, C, and D.

DWord	Bit	Description
0	31:0	Global Time Code Port TX Current
		This field contains the local GTC value sampled at the Aux sync point of the response message
		from the remote GTC sink following software read of the remote sink GTC DPCD register.



${\color{red}\mathsf{GTC_PORT_TX_PREV}}$

		GTC_PORT_TX_PREV		
Register S	расе	MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x0000000		
Access:		RO		
Size (in bit	ts):	32		
Address:		64080h-64083h		
Name:		DDI A GTC Port TX Previous		
ShortNam	ne:	GTC_PORT_TX_PREV_A		
Power:		PG1		
Reset:		soft		
Address:		64180h-64183h		
Name:		DDI B GTC Port TX Previous		
ShortNam	ne:	GTC_PORT_TX_PREV_B		
Power:		PG2		
Reset:		soft		
Address:		64280h-64283h		
Name:		DDI C GTC Port TX Previous		
ShortNam	ne:	GTC_PORT_TX_PREV_C		
Power:		PG2		
Reset:		soft		
Address:		64380h-64383h		
Name:		DDI D GTC Port TX Previous		
ShortNam	ne:	GTC_PORT_TX_PREV_D		
Power:		PG2		
Reset:		soft		
		Description		
There is c	one ii	stance of this register per port A, B, C, D and F.		
DWord	Bit	Description		
0 3		Global Time Code Port TX Previous This field contains the previous local GTC value sampled at Aux sync point. It is transferred from the GTC_PORT_TX_CURR register when the current value is updated.		



GTFORCEAWAKE

		GTFORCEAWAKE		
Register Space:		e: MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x0000000		
Access:		R/W		
Size (in l	oits):	32		
Address		130090h-130093h		
Name:		GT Force Awake		
ShortNa	me:	GTFORCEAWAKE		
Power:		PG0		
Reset:		soft		
DWord	Bit	Description		
0 31:1 Reserv		Reserved		
		Force Awake This field is no longer used. The multiple force wake mechanism has replaced it. Refer to MULTIFORCEWAKE 0xA188 register description for the usage.		



GT Function Level Reset Control Message

	FLR	CTLMSG - GT Fun	tion Level Reset Control Message		
Register Space:		MMIO: 0/2/0	_		
Source:		BSpec			
Default V	alue:	0x00000000			
Size (in b	its):	32			
Address:		08100h			
GT FLR C	ontrol	Register			
DWord	Bit		Description		
0	31:16	Message Mask			
		Access:	RO		
		Message Mask In order to write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1 : 40004000			
	15:1	Reserved			
		Access:	RO		
		Reserved			
	0	Initiate GT Function Level Reset Message			
		Access:	R/W Set		
			e to reset Render, Media, Blitter and GTI-Device domains. nit upon completion of the reset.		



GT Interrupt 0 Definition

GT Interrupt 0 Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 44300h-4430Fh
Name: GT 0 Interrupts
ShortName: GT 0 INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the GT Interrupt 0 registers.

Bits 15:0 are used for Render CS.

Bits 31:16 are used for Blitter CS.

The IER enabled Render Interrupt IIR (sticky) bits are ORed together to generate the Render Interrupts Pending bit in the Master Interrupt Control register.

The IER enabled Blitter Interrupt IIR (sticky) bits are ORed together to generate the Blitter Interrupts Pending bit in the Master Interrupt Control register.

0x44300 = ISR

0x44304 = IMR

0x44308 = IIR

0x4430C = IER

0x4430C = IER				
DWord	Bit	Description		
0	31	Spare 31		
	30	Spare 30		
	29	Spare 29		
28 Spare 28				
27 BCS Wait On Semaphore				
	26	Spare 26		
	25	Spare 25		
	24	BCS Context Switch Interrupt		
	23	Spare 23		
	22	Spare 22		
	21	Spare 21		
	20	BCS MI Flush DW Notify		
	19	BCS Error Interrupt		
	18	Spare 18		



	GT Interrupt 0 Definition		
17	Spare 17		
16	BCS MI User Interrupt		
15	Spare 15		
14	EU Restart Interrupt		
13	Spare 13		
12	Spare 12		
11	CS Wait On Semaphore		
10	CS L3 Counter Save		
9 CS TR Invalid Tile Detection			
8	CS Context Switch Interrupt		
7	Page Fault Interrupt This interrupt is for handling Legacy Page Fault interface for all Command Streamers [BCS, RC VCS, VECS]. When Fault Repair Mode is enabled, Interrupt mask register value is not looked at to generate interrupt due to page fault. Please refer to vol1c "page fault support" section for more details.		
6	CS Watchdog Counter Expired		
5	Spare 5		
4	CS PIPE_CONTROL Notify		
3	CS Error Interrupt		
2	Spare 2		
1	Reserved		
0	CS MI User Interrupt		



GT Interrupt 1 Definition

GT Interrupt 1 Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 44310h-4431Fh
Name: GT 1 Interrupts
ShortName: GT 1 INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the GT Interrupt 1 registers.

Bits 15:0 are used for VCS1.

Bits 31:16 are used for VCS2.

The VCS1 Interrupt IIR (sticky) bits are ORed together to generate the VCS1 Interrupts Pending bit in the Master Interrupt Control register.

The VCS2 Interrupt IIR (sticky) bits are ORed together to generate the VCS2 Interrupts Pending bit in the Master Interrupt Control register.

0x44310 = ISR

0x44314 = IMR

0x44318 = IIR

0x4431C = IER

DWord	Bit	Description
0	31	Spare 31
	30	Spare 30
	29	Spare 29
	28	Spare 28
	27	VCS2 Wait On Semaphore
	26	Spare 26
	25	Reserved
	24	VCS2 Context Switch Interrupt
	23	Spare 23
	22	VCS2 Watchdog Counter Expired
	21	Reserved
	20	VCS2 MI Flush DW Notify
	19	VCS2 Error Interrupt
	18	Spare 18



GT Interrupt 1 Definition					
17	Spare 17				
16	VCS2 MI User Interrupt				
15	Spare 15				
14	Spare 14				
13	Spare 13				
12	Spare 12				
11	VCS1 Wait On Semaphore				
10	Spare 10				
9	Reserved				
8	VCS1 Context Switch Interrupt				
7	Spare 7				
6	VCS1 Watchdog Counter Expired				
5	Reserved				
4	VCS1 MI Flush DW Notify				
3	VCS1 Error Interrupt				
2	Spare 2				
1	Spare 1				
0	VCS1 MI User Interrupt				



GT Interrupt 2 Definition

GT Interrupt 2 Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 44320h-4432Fh
Name: GT 2 Interrupts
ShortName: GT 2 INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the GT Interrupt 2 registers.

Bits 15:0 are used for GTPM.

The IER enabled GTPM Interrupt IIR (sticky) bits are ORed together to generate the GTPM Interrupts Pending bit in the Master Interrupt Control register.

0x44320 = ISR

0x44324 = IMR

0x44328 = IIR

0x4432C = IER

0x4432C = 11						
DWord	Bit	Description				
0	31	Reserved				
	30	Reserved				
	29	Reserved				
	28	Reserved				
	27	Reserved				
	26	Reserved				
	25	Reserved				
	24	Reserved				
	23	Reserved				
	22	Reserved				
	21	Reserved				
	20	Reserved				
	19	Reserved				
	18	Reserved				
	17	Reserved				
	16	Reserved				
	15	Spare 15				



GT Interrupt 2 Definition					
14	Spare 14				
13	Unslice Frequency Control Up Interrupt				
12	Unslice Frequency Control Down Interrupt				
11	NFADFL Frequency Up Interrupt				
10	NFADFL Frequency Down Interrupt				
9	Reserved				
8	GTPM Engines Idle Interrupt				
7	GTPM Uncore to Core Trap Interrupt				
6	GTPM Render Frequency Downwards Timeout During RC6 Interrupt				
5	GTPM Render P-State Up Threshold Interrupt				
4	GTPM Render P-State Down Threshold Interrupt				
3	Spare 3				
2	GTPM Render Geyserville Up Evaluation Interval Interrupt				
1	GTPM Render Geyserville Down Evaluation Interval Interrupt				
0	Spare 0				



GT Interrupt 3 Definition

GT Interrupt 3 Definition

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

Address: 44330h-4433Fh
Name: GT 3 Interrupts
ShortName: GT 3 INTERRUPT

Power: PG0 Reset: soft

This table indicates which events are mapped to each bit of the GT Interrupt 3 registers.

Bits 15:0 are used for VEBox.

Bits 27:16 are Reserved.

Bits 31:28 are used for OACS.

The VEBox Interrupt IIR (sticky) bits are ORed together to generate the VEBox Interrupts Pending bit in the Master Interrupt Control register.

0x44330 = ISR

0x44334 = IMR

0x44338 = IIR

0x4433C = IER

DWord	Bit	Description		
0	31	Spare 31		
	30	Spare 30		
	29	Spare 29		
	28	Performance Monitoring Buffer Half-Full Interrupt For internal trigger (timer event based) reporting, this interrupt is generated if the report buffer crosses the half full limit.		
	27	Spare 27		
	26	Spare 26		
	25	Spare 25		
	24	Spare 24		
	23	Spare 23		
	22	Spare 22		
	21	Spare 21		
	20	Spare 20		
	19	Spare 19		
	18	Spare 18		



	GT Interrupt 3 Definition
17	Reserved
16	Reserved
15	Spare 15
14	Spare 14
13	Spare 13
12	Spare 12
11	VECS Wait On Semaphore
10	Spare 10
9	Spare 9
8	VECS Context Switch Interrupt
7	Spare 7
6	Reserved
5	Spare 5
4	VECS MI Flush DW Notify
3	VECS Error Interrupt
2	Spare 2
1	Spare 1
0	VECS MI User Interrupt



GTI PFET control register with lock

	PFETCTL - GTI PFET control register with lock					
Register	Space:	: MMIO: 0/2/0				
Source:		BSpec				
Default \	/alue:	0x0004005A [KBL]				
Size (in b	its):	32				
Address:		24008h				
DWord	Bit	D	Description			
0	31	PFET Control Lock				
		Access:	R/W Lock			
		0 = Bits of GTI PFETCTL register are R/W 1 = All bits of GTI PFETCTL register are RO (including this lock bit) Once written to 1, the lock is set and cannot be cleared (that is, writing a 0 will not clear the lock). These bits are not reset on FLR.				
-	30:23	Reserved				
		Access:		RO		
		Reserved				
	22	Leave firewall disabled				
		Access:	R/W Lock			
		When this bit is set SPC will not firewall the gated domain for a power down flow. But it will pretend to complete the flow with PM. Encodings: 0 = Default mode, that is, firewall gated domain to ungated domain crossing during power down flows 1 = Leave firewall disabled, that is, don't firewall the gated domain, but complete logical flow				
	21	Leave FET On				
			R/W Lock			
		When This bit is set SPC will not turn off the PFET eventhough it will complete the flow with PM Encodings: 0 = Default mode, that is, power off fets during power down flows 1 = Leave ON mode, that is, don't power off pfet, but complete logical flow Programming Notes This bit should be programmed before the powerup sequence is initiated for GTI.				
-	20	Power Well Status	h h			
	20	Access:	R/WC			
		0 = Well is powered Down 1 = Well is powered Up Once written to 1, the lock is set and cannot These bits are not reset on FLR.	1	writing a 0 will not clear the lock).		



19	Powergood timer error					
	Access: R/WC					
	0 = Well is powered Down					
	1 = Well is powered Up					
		cannot be cleared (that is, writing a 0 will not clear the loc				
	These bits are not reset on FLR.					
18:16	Delay from enabling secondary PF	ETs to power good				
	Access:	R/W Lock				
	Delay from enabling secondary PFET:	s to power good				
	3'b000: SKL - 40ns					
	3'b001: SKL - 80ns,					
	3'b010: SKL - 160ns					
	3'b011: SKL - 320ns, 3'b100: SKL - 640ns					
	3'b101: SKL - 1280ns					
	3'b110: SKL - 2560ns					
	3'b111: SKL - 5120ns					
	Value	Name				
	100b	[Default]				
15:13	Time period last primay pfet strobe to secondary pfet strobe					
	Access:	R/W Lock				
	Time period last primary pfet strobe	to secondary pfet strobe				
	3'b000: SKL - 10ns (or 1 bclk)					
	3'b001: SKL - 20ns (or 2 bclk))					
	3'b010: SKL - 30ns (or 3 bclk)					
12:10	3'b111: SKL - 80ns (or 8 bclk) Time period b/w two adjacent strobes					
	Access:	R/W Lock				
	Time period b/w two adjacent strobes to the primary FETs					
	3'b000: SKL - 10ns (or 1 bclk)					
	3'b001: SKL - 20ns (or 2 bclk)					
	3'b010: SKL - 30ns (or 3 bclk)					
	3'b111: SKL - 80ns (or 8 bclk)					
9:7	FET setup margin from enable to s					
	Access:	R/W Lock				
		ing enable event at the first pre-charge sequencer/shift				
	register flop					
	3'b000: SKL - 10ns (or 1 bclk)					
	3'b001: SKL - 20ns (or 2 bclk)					
	3'b010: SKL - 30ns (or 3 bclk) 3'b111: SKL - 80ns (or 8 bclk)					
	I D D I I I . DINL - OUID (UI O DUIK)					



PFETCTL - GTI PFET control register with lock 6:0 Number of flops to enable primary FETs Access: R/W Lock Number of flops to enable primary FETs. For a setting of N there will be N+1 total strobes generated 7'b0000000: 10 Flops to be strobed 7'b000001: 11 Flops to be strobed 7'b00001: 12 Flops to be strobed 7'b0001111: 26 Flops to be strobed Value Name 1011010b [Default]



GTI Power Gate Control Request

		PGCTLREQ - GTI Power Gate Con	trol Request					
Register	Space:	MMIO: 0/2/0						
Source:		BSpec						
Default Value:		0x00000000						
Size (in bits):		32						
Address:		24000h						
Clock G	ating N	Messages Register						
DWord	Bit	Description						
0	31:16	Message Mask						
		Access:	RO					
		Message Mask - To write to bits 15:0, the corresponding message mask bits must be written. For example, for bit 14 to be set, bit 30 needs to be 1:40004000						
	15:1	1 Reserved						
		Access:	RO					
		Reserved						
	0	Power Gate Request						
		Access: R/W						
		Media1 power well request:						
		'0' : Initiate Power Down request						
		'1' : Initiate Power UP req						



GT Mode Register

			GT_MC	DE - GT	Mode Re	gister	
Register Space: MMIO: 0/2/0							
Source: RenderCS							
Default Value: 0x00000000 [KBL]							
Access: R/W							
Size (in b							
Trusted Type: 1							
Address: 07008h							
This Register is used to control the 6EU and 12EU configuration for GT. Writing 0x01FF01FF to this register enables the 6EU mode.							
DWord	Bit				Description		
0	31:16	Mask					
		Access:			WO		
		Format:			Mask[15:0]		
Must be set to modify corresponding bit in Bits 15:0. (All implemented bits)						l implemented bits)	
	15	EU Loca	l Thread Checking	g Enable			
Access:					r/w		
This field configures the EU local thread checkin against the local thread's scratch space size and				_			
		Value	Nan	ne	Description		
		0h	Disable [Defau	ilt]	EU local thread	checking is disabled.	
		1h Enable			EU local thread	checking is enabled.	
14:13 SFR mod			mode				
		Access:				r/w	
		Format:				U2	
This field must be zero when not in GT4(SFR) configuration i.e GTB_rendermo						ion i.e GTB_rendermode fuse set to SFR.	
12:11 Cross Slice Hashing Mode							
Access: r/w						r/w	
Format:					U2		
Value		Name	Desc	ription	Programming Notes		
			Normal Mode	GT3: 16x16 H	-		
		_	[Default]	enabled GT2 or lower	r modes: No		
	cross slice hashing						



		L	GT_	MOD	E - GT Mode	Reg	iste	er
					isables the cross slice ashing			
		2h	_		32x16 Pixel hashing across slices			
		3h	J J					tting must be used when sub- ashing mode is 16x16.
Pro			Programming	g Note:	S			
				ration in	GT3 mode will be to	use eith	her 16	5x16 Hashing or 32x32 Hashing.
	10	Reserve					,	
		Access:					r/v	
		Format					PB	<u> </u>
	9:8		e Hashing Mo	ode				
			Access:					r/w
		Format		hina maa	las across subslicas			U2
		This field defines hashing modes across s Value Name			Name	Description Description		
				[Default			hashing	
1h			Delauit	_		nashing		
	2h			8x4 hashing				
		3h			16x16 hashing			
				mig				
	7	Reserved Access: r/w						
		Format:					PB	
	7	<u> </u>					יון	
	7	Reserved					r/v	
			CCESS:				PBC	
	7							
7 Bindless Surface Base Address Select Access: r/w								
Format: Enable								
		This field selects Bindless_Surface_State_Base_Addr versus Dynamic_State_Base_Addr				mic State Base Addr for sampler		
		state heap base address. It only applies when Bindless Surfaces are being enabled via the						
encoding.				_				
		Value	Nam	е		Description		
		0h Disable [Default] Sele			elects Dynanmic State Base Addr for Sampler State.			
		1h Enable Selects Bindless Surface			ace Bas	se Ado	dress for Sampler State	



		GT_MOD	E - GT Mode Regis	ster		
6	Reserved					
	Access:			r/w		
	Format:		PBC			
5:4	Slice2 IZ H	ashing: 7 EU subs	lice encoding			
	Access: r/w					
	These bits	control 3-way sub-	slice hashing by conveying whic	ch sub-slice has 7 EUs.		
	Value	Name	Des	scription		
	0h	[Default]	All subslices have equal number of EUs.			
	1h		Subslice 2 has 7 EUs.			
	2h		Subslice 1 has 7 EU.			
	3h		Subslice 0 has 7 EUs.			
			Drogramming Notes			
	C\\/ moust n	ve aram thasa hita	Programming Notes	lies 2		
	<u> </u>		based on EU Disable Fuses in Sl	nice z.		
3:2		ashing: 7 EU subs	lice encoding	<u> </u>		
	Access:		P 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	r/w		
			slice hashing by conveying whic			
	Value	Name		scription		
	0h	[Default]	All subslices have equal number	er of Eus.		
	1h		Subslice 2 has 7 EUs.			
	2h		Subslice 1 has 7 EUs.			
	3h		Subslice 0 has 7 EUs.			
	Programming Notes					
	SW must program these bits based on EU Disable Fuses in Slice 1.					
1:0	Slice 0 IZ Hashing: 7 EU subslice encoding					
	Access: r/w					
	These bits of	control 3-way sub-	slice hashing by conveying whic	ch sub-slice has 7 EUs.		
	Value	Name	Des	scription		
	0h	[Default]	All subslices have equal number	er of EUs.		
	1h		Subslice 2 has 7 EUs.			
	2h		Subslice 1 has 7 EUs.			
	3h		Subslice 0 has 7 EUs.			
	Dunguamming Notes					
	Programming Notes SW must program these bits based on EU Disable Fuses in Slice 0.					
	Svv must p	nogram these bits	Daseu on Eo Disable Fuses In Si	iice U.		



GTSCRATCH

GTSCRATCH

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 4F100h-4F11Fh
Name: GT Scratchpad
ShortName: GTSCRATCH_*

Power: PG0 Reset: soft

There are 8 instances of this register format.

Restriction

Restriction: These registers are used by hardware and must not be used by software.

-		-		
DWord	Bit	Description		
0	31:0	GT Sratchpad		
		GT Scratchpad		



 GTSP0

 Register Space:
 MMIO: 0/2/0

 Source:
 BSpec

 Default Value:
 0x00000000

 Access:
 R/W

 Size (in bits):
 32

 Address:
 130040h-130043h

 Name:
 GT Scratchpad 0

 ShortName:
 GTSP0

ShortName: GTSP0
Power: PG0
Reset: soft

DWord Bit Description

0 31:0 GT scratch pad



		GTSP1			
Register Space: MMIO: 0/2/0					
Source: BSpec		BSpec			
Default \	/alue:	0x00000000			
Access:		R/W			
Size (in b	oits):	32			
Address:		130044h-130047h			
Name: GT Scratchpad 1		GT Scratchpad 1			
ShortName:		GTSP1			
Power: PG0		PG0			
Reset:		soft			
DWord	Bit	Description			
0	31:16	GT scratch pad			
	15:0	Multiple Force Wake			
GT programs this field with the multiple force wake status. Software reads this field to					
	status.				
	Refer to MULTIFORCEWAKE 0xA188 register description for the usage.				



GTSP2

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 130048h-13004Bh Name: GT Scratchpad 2

ShortName: GTSP2
Power: PG0
Reset: soft

DWord Bit Description

0 31:0 GT scratch pad



GTSP3				
Register Space:	MMIO: 0/2	2/0		
Source:	BSpec			
Default Value:	0x000000	00		
Access:	R/W			
Size (in bits):	32			
Address:	13004Ch-13004Fh			
Name:	GT Scratchpad 3			
ShortName:	GTSP3			
Power:	PG0			
Reset: soft				
DWord		Bit	Description	
0		31:0	GT scratch pad	



GTSP4

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 130050h-130053h Name: GT Scratchpad 4

ShortName: GTSP4
Power: PG0
Reset: soft

DWord Bit Description
0 31:0 GT scratch pad



GTSP5

			GTSP5
Register Space:	MMIO: 0/2	2/0	
Source:	BSpec		
Default Value:	0x0000000	00	
Access:	R/W		
Size (in bits):	32		
Address:	130054h-	130057h	
Name:	GT Scratch	npad 5	
ShortName:	GTSP5		
Power:	PG0		
Reset:	soft		
DWord		Bit	Description
0		31:0	GT scratch pad



GTSP6

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 130058h-13005Bh Name: GT Scratchpad 6

ShortName: GTSP6
Power: PG0
Reset: soft

DWord Bit Description

0 31:0 GT scratch pad



GTSP7

			GTSP7
Register Space:	MMIO: 0/	2/0	
Source:	BSpec		
Default Value:	0x000000	00	
Access:	R/W		
Size (in bits):	32		
Address:	13005Ch-	13005Fh	
Name:	GT Scratc	hpad 7	
ShortName:	GTSP7		
Power:	PG0		
Reset:	soft		
DWord	d	Bit	Description
0		31:1	GT scratch pad
		0	Reserved



GTT Cache Enable

		GTT_CACHE_EN - GTT Cac	he Enable
Register Spac	Register Space: MMIO: 0/2/0		
Default Value:		0x00000000 [KBL]	
Size (in bits):		32	
Address: 04024h			
Enable GTT C 1898112	Cache foi	respective client(s), A0: Must program/observed	this to all 0 due to Big Pages Bug
DWord	Bit	Descript	ion
0	31:0	GTT Cache Enable for CS	
		Access:	R/W
		31: BLIT Engine (overrides individual enables of t 30: VEBX Engine (overrides individual enables of 29: MFX Engine (overrides individual enables of t 28: GFX Engine (overrides individual enables of t 27-15: Reserved 14: VMCunit 13: VLFunit 12: BLBunit 11: VFWunit 10: VEOunit 9: HIZunit 8: RCZunit 7: RCCunit 6: ISCunit 5: DCunit 4: MTunit 3: SOLunit 2: VFunit 1: RSunit 0: CSunit 0: CSunit	the units) the units)
		Value	Name
		0000000h	[Default]



Hardware Scratch Read Write

HSRW_0_2_0_PCI - Hardware Scratch Read Write

Register Space: PCI: 0/2/0 Source: BSpec

Default Value: 0x00000000

Size (in bits): 16

Address: 00060h

This register is reserved as a HW scratchpad.

	Description		
15:0	Reserved R/W		
	Default Value:	0000000000000000	
	Access:	R/W	
	Reserved for future usage	ge.	
	15:0	Default Value: Access:	Default Value: 000000000000000000000000000000000000



Hardware Status Mask Register

	HWSTAM - Hardware Status Mask Register
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0xFFFFFFF
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Address:	02098h-0209Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_RCSUNIT
Address:	12098h-1209Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT0
Address:	1A098h-1A09Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VECSUNIT
Address:	1C098h-1C09Bh
Name:	Hardware Status Mask Register
ShortName:	HWSTAM_VCSUNIT1
Address:	22098h-2209Bh
Name:	Hardware Status Mask Register

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.

HWSTAM_BCSUNIT

DWord	Bit		Description
0	31:0	Hardware Status Mask	
		Format:	Array of Masks
		Refer to the Interrupt Control R	egister section for bit definitions. Reserved bits are RO.

ShortName:



HWSTAM - Hardware Status Mask Register			
		Value	Name
		FFFFFFFh	[Default]



Hardware Status Page Address Register

Register Space: MMIO: 0/2/0 Source: B5pec Default Value: 0x00000000 Access: 0x00000000 Size (in bits): 32 Trusted Type: 1 Address: 02080h-02083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_RCSUNIT Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: Hardware Status Page Address Register ShortName: HARDWare Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-12083h Name: HWS_PGA_VECSUNIT Address: HWS_PGA_VECSUNIT Address: HWS_PGA_VECSUNIT Address: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report in the dispersion of the Very Early in the V		Н	WS_PGA - Hardware Status Page Address Register
Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 02080h-02083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_RCSUNIT Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description Address: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Register	Space:	MMIO: 0/2/0
Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 02080h-02083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_RCSUNIT Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1C080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord 0	Source:		BSpec
Size (in bits): 32 Trusted Type: 1 Address: 02080h-02083h Name: Hardware Status Page Address Register ShortName: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNITO Address: 14080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 14080h-12083h Name: HWS_PGA_VECSUNIT Address: 14080h-12083h Name: HWS_PGA_VECSUNIT Address: 14080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT1 Address: 22080h-22083h Name: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report the ware status into (typically cacheable) System Memory. DWord Bit Description Address: Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is	Default Value: 0x00000000		0x00000000
Trusted Type:	Access: R/W		R/W
Address:	Size (in bits): 32		32
Name: Hardware Status Page Address Register ShortName: HWS_PGA_RCSUNIT Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Trusted ⁻	Trusted Type: 1	
ShortName: HWS_PGA_RCSUNIT Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 22080h-22083h Name: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description Address Format: GraphicsAddress[31:12] This field is used by W of specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Address:		02080h-02083h
Address: 12080h-12083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Name:		Hardware Status Page Address Register
Name:	ShortNa	me:	HWS_PGA_RCSUNIT
ShortName: HWS_PGA_VCSUNIT0 Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT1 This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Address:		12080h-12083h
Address: 1A080h-1A083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Name:		Hardware Status Page Address Register
Name: Hardware Status Page Address Register ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	ShortNa	me:	HWS_PGA_VCSUNIT0
ShortName: HWS_PGA_VECSUNIT Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Address:		1A080h-1A083h
Address: 1C080h-1C083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Name:		Hardware Status Page Address Register
Name: Hardware Status Page Address Register ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	ShortNa	me:	HWS_PGA_VECSUNIT
ShortName: HWS_PGA_VCSUNIT1 Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported.	Address:		1C080h-1C083h
Address: 22080h-22083h Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 0 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Name:		Hardware Status Page Address Register
Name: Hardware Status Page Address Register ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. DWord Bit Description 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	ShortNa	me:	HWS_PGA_VCSUNIT1
ShortName: HWS_PGA_BCSUNIT This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. Dword Bit Description Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Address:		22080h-22083h
This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. Dword Bit Description 31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Name:		Hardware Status Page Address Register
Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. Description	ShortNa	me:	HWS_PGA_BCSUNIT
31:12 Address Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	_		
Format: GraphicsAddress[31:12] This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. Reserved	DWord	Bit	Description
This field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory address of the 4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. Reserved	0	31:12	Address
4 KB page known as the Hardware Status Page. The Global GTT is used to map this page from the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. Reserved			Format: GraphicsAddress[31:12]
the graphics virtual address to physical address. Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved			
Programming Notes If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved			
If the Per-Process Virtual Address Space and Exec List Enable bit is set, HW requires that the status page is programmed to allow for the context switch status to be reported. 11:0 Reserved	Programming Notes		
status page is programmed to allow for the context switch status to be reported. 11:0 Reserved			
			·
		11:0	Reserved



HCP Bitstream Output Minimal Size Padding Count Report Register

HCP_MINSIZE_PADDING_COUNT - HCP Bitstream Output Minimal Size Padding Count Report Register

Register Space: MMIO: 0/2/0
Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E9B4h

This register stores the count in bytes of **minimal size padding insertion**. **It is primarily provided for statistical data gathering**. This register is part of the context save and restore.

DWord	Bit	Description			
0	31:0	HCP MinSize Padding Count			
		Format: U32			
		Total number of bytes in the bitstream output contributing to This count is updated each time when the padding count is in	. 5 .		



HCP CABAC Status

		HCP_CABAC_STATUS - H	CP CABAC Statu	IS
Register	Space:	MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x00000000		
Size (in b	oits):	32		
Trusted [*]	Type:	1		
Address:		1E904h		
HCP CA	BAC st	atus.		
DWord	Bit	Descr	ription	
0	31:12	Reserved		
		Format:	MBZ	
	11	Temporal Direction Motion Vector Out-of-Bo	und Error	
		Default Value:		0
		Access:		RO
		Format:		U1
		This flag indicates motion vectors calculated from	n the Temporal Direct Mo	tion vector is larger
		than the allowed range.		
	10:7	Reserved		
		Format:	MBZ	
	6	Motion Vector Delta SE	<u> </u>	
		Default Value:		0
		Access:		RO
		Format:		U1
		This flag indicates out-of-bound motion vector of	dalka CCa aadad in tha lait	
			delta SES coded in the bit-	stream.
	5	Delta QP SE	delta Ses coded in the bit-	stream.
	5	Delta QP SE Default Value:	delta Ses Coded in the bit-	otream.
	5		delta Ses coded in the bit-	
	5	Default Value:	delta SES Coded in the bit-	0
	5	Default Value: Access:		0 RO U1
	5	Default Value: Access: Format:		0 RO U1
		Default Value: Access: Format: This flag indicates leading-one overflow during (0 RO U1
		Default Value: Access: Format: This flag indicates leading-one overflow during (Residual Error		0 RO U1 elta_abs.
		Default Value: Access: Format: This flag indicates leading-one overflow during (Residual Error Default Value:		0 RO U1 elta_abs.



3	Slice and Error		
	Default Value:		0
	Access:		RO
	Format:		U1
2:1	a slice.	to the slice or an inconsistent end of sli	ce on the last ets of
۷, ۱	Format:	MBZ	
	Ctb Concealment Flag		
0			•
0	Default Value:		0
0	Default Value: Access:		RO



HCP Decode Status

		HCP_DEC_STATUS - HCP Decode Statu	IS	
Register	Space:	MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x00000000		
Access:		RO		
Size (in b	oits):	32		
Trusted	Туре:	1		
Address:		1E900h		
HCP De	code st	ratus.		
DWord	Bit	Description		
0	31:18	Number of Ctbs Concealed		
		Default Value:	0	
		Format:	U14	
		This 16-bit field indicates the number of Ctbs concealed during the decoding of the current		
		frame. This field is cleared with the HCP_PIPE_MODE_SELECT command.		
	17	Frame Dec Active		
		Default Value:	0	
		Format:	U1	
		This flag indicates that the decoder hardware is actively decoding a picture.	ure.	
	16	Indirect Bitstream ObjectAccess Upper Bound Error		
		Default Value:	0	
		Format:	U1	
This flag indicates that the upper bound bit-stream		This flag indicates that the upper bound bit-stream address was reached	i.	
15:0 Bit-stream Error Flags				
		Default Value:	0	
		Format:	U16	
This 16-bit field indicates the number of bit stream errors detected for each bit fi the CABAC Status register.		ach bit field indicated in		



HCP Frame BitStream BIN Count

		HCP_BIN_CT - HCP F	rame BitStream BIN Count	
Register Space: MMIO: 0/2/0				
Source:		VideoCS		
Default Value:		0x723BA5C0		
Access: RO		RO		
Size (in bits): 32				
Trusted Type: 1				
Address: 1E980h				
_		tores the number of BINs decoded in s not part of hardware context save ar		
DWord	Bit		Description	
0	31:0	HCP Frame Bit-stream BIN Count		
		Default Value:	723ba5c0h	
		Format:	U32	
		Total number of BINs decoded/ in current frame. This number is used with frame performance count to derive Bin/clk.		



HCP Frame Motion Comp Miss Count

HCP_MISS_CT - HCP Frame Motion Comp Miss Count

Register Space:

MMIO: 0/2/0

Source:

VideoCS

Default Value:

0x00000000

Access:

RO

Size (in bits):

22

Trusted Type:

32 1

Address:

1E988h

This register stores the total number of cacheline hits occurred in the motion compensation cache per frame.

DWord	Bit	Description		
0	31:16	Reserved		
		Format:	MBZ	
	15:0	HCP Frame Motion Comp cache miss Count		
		Format:	U16	
	Total number of CL misses occurred in the 12KB cache of the motion compensation		he motion compensation engine per	
		frame. This number is used along with HCP Frame Motion Comp Read Count to derive motion		
		comp cache miss/hit ratio.		



HCP Frame Motion Comp Read Count

HCP_READ_CT - HCP Frame Motion Comp Read Count

Register Space:

MMIO: 0/2/0

Source:

VideoCS

Default Value:

0x00000000

Access:

RO

Size (in bits):

Trusted Type:

32

1

Address:

1E984h

This register stores the total number of reference picture read requests made by the Motion Compensation engine per frame.

DWord	Bit	Description		
0	31:20	Reserved		
		Format: MBZ		
	19:0	HCP Frame Motion Comp CL read request Count		
		Format: U20		
Total number of reference picture read requests by the frame.		Total number of reference picture read requests by the m frame.	otion compensation engine per	



HCP Frame Performance Count

HCP_FRAME_PERF_CNT - HCP Frame Performance Count

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E960h

This register stores the number of clock cycles spent decoding/encoding the current frame.

DWord	Bit	Description		
0	31:0	Count		
		Format:	U32	
		Total number of clocks between frame start and frame end. This count is incremented on crm_clk.		



HCP Image Status Control

Н	CP_I	MAGE_STATUS_C	ONTROL - HCP Image Status Control			
Register	Space:	MMIO: 0/2/0				
Source:		VideoCS				
Default Value:		0x00000000				
Access:		R/W				
Size (in l	oits):	32				
Trusted Type:		1				
Address		1E9BCh				
DWord	Bit		Description			
0	31:24	Cumulative Frame Delta Q	/QIndex			
		Format:	S7			
		Used for Frame Level Multi-pass Rate Control. HEVC: cu_qp = input (first pass) cu_qp + Cumulative Frame Delta Qp. Pak d value based on bitdepth. Bit31 is the sign bit. VP9: cu_qindex = input (first pass) cu_qindex + Cumulative Frame Delta Qir clamping to -127127 after adding. Bit31 is the sign bit.				
-	23 Reserved					
		Format:	MBZ			
	22:16	Cumulative Frame Delta L				
		Access:	RO			
		Format:	S6			
		Used for Frame Level Multi- LF_level = input (first pass) 6363 after adding.	ass Rate Control. F_level + Cumulative Frame Delta LF level. Pak does clamping to -			
	15:12	Reserved				
		Format:	MBZ			
	11:8	Total Num-Pass				
		Format:	U4			
	7:3	Reserved				
		Format:	MBZ			
	2	Frame Bit Count Violate -	nder run			
		Access:	RO			
		Format:	U1			
		This can trigger Frame Leve Set to 1 if frame bit count is	Multi-pass Rate Control. less than or equal to FrameBitRateMin			



Н	HCP_IMAGE_STATUS_CONTROL - HCP Image Status Control		
1 Frame Bit Count Violate - over run			
		Access:	RO
		Format:	U1
		This can trigger Frame Level Multi-pass Rate Control. Set to 1 if frame bit count is less than or equal to FrameBitRateMax	
	0	LCU Bit Count Violate- overrun	



HCP Image Status Mask

Н	HCP_IMAGE_STATUS_MASK - HCP Image Status Mask				
Register Space:		1MIO: 0/2/0			
Source:		ideoCS			
Default Value:		×0000000			
Access:	R	0			
Size (in bits):	3	2			
Trusted Type:	1				
Address: 1		E9B8h			
This register stores the image status(flags).					
DWord	Bit	Desc	ription		
0	31:3	Reserved			
		Format:		MBZ	
2		FrameBitRateMinReportMask Same as FrameSzUnderStatusEn in HCP_PIC_STATE.			
		FrameBitRateMaxReportMask Same as FrameSzOverStatusEn in HCP_PIG	C_STATE.		
	0	FrameLcuMaxReportMask			



		HCP_LAT_CT1 - HCP Memory Latency Co	ount1
Register	Space:	e: MMIO: 0/2/0	
Source:		VideoCS	
Default \	Value:	0x00000000	
Access:		RO	
Size (in bits):		32	
Trusted	Type:	1	
Address		1E968h	
This reg	jister st	stores the max and min memory latency counts reported on reference re	ead requests.
This reg	jister is	s not part of hardware context save and restore.	
DWord	Bit	Description	
0	31:24	Max Request Count	
		Format: U8	3
		This field indicates the maximum number of requests allowed by the channel.	memory sub-system
	23:16	Current Request Count	
		Format: U8	3
		This field indicates the number of requests currently outstanding in the	he memory sub-system.
		This field should report with a value of zero at the end of frame; othe compensation engine is most likely hung waiting for read data to be	
	15:8	HCP Reference picture read request - Max Latency Count in 8xMe	edia clock cycles
		Format: U8	3
This field reports the maximum memory latency count on all reference reads motion compensation engine.		ce reads requested by the	
	7:0	HCP Reference picture read request - Min Latency Count in 8xMe	dia clock cycles
		Format: U8	3
This field reports the minimum memory latency count on all reference reads re motion compensation engine.		e reads requested by the	



	HCP_LAT_CT2 - HCP Memory Latency Count2
Register Space:	MMIO: 0/2/0
Source:	VideoCS
Default Value:	0x00000000
Access:	RO

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E96Ch

This register stores the accumulative memory latency count on reference picture read requests.

DWor	d Bit	Description		
0	25:0	HCP Reference picture read request		
		ormat: U26		
		Accumulative Memory Latency Count for the entire frame in 8xMedia clock cycles. The accumulative memory latency count of all reference reads requested by motion compensative engine per frame. This number is used with HCP Frame Motion Comp Read Count to derive exerage memory latency.		



		HCP_LAT_CT3 - HCP Memor	ry Latency Count3
Register Space: MMIO: 0/2/0		MMIO: 0/2/0	
Source:		VideoCS	
Default \	Value:	0x00000000	
Access:		RO	
Size (in l	oits):	32	
Trusted	Туре:	1	
Address		1E970h	
	•	ores the max and min memory latency counts rep nt requests into memory sub-system engine.	orted on row-stored/bit-stream read requests.
This reg	jister is	not part of hardware context save and restore.	
DWord	Bit	Descri	ption
0	31:24	Max Request Count	-
		Format:	U8
		This field indicates the maximum number of requestionnel.	uests allowed by the memory sub-system
	23:16	Current Request Count	
		Format:	U8
		This field indicates the number of requests curre	ntly outstanding in the memory sub-system.
		This field should report with a value of zero at the most likely hung waiting for read data to be retu	
	15:8	HCP row-stored/bit-stream read request - Ma	x Latency Count in 8xMedia clock cycles
		Format:	U8
		This field reports the maximum memory latency requested by the memory pre-fetch engine.	count on all row-stored/bit-stream reads
	7:0	HCP row-stored/bit-stream read request - Mir	1 Latency Count in 8xMedia clock cycles
		Format:	U8
		This field reports the minimum memory latency requested by the memory pre-fetch engine.	count on all row-stored/bit-stream reads



HCP_LAT_CT4 - HCP Mei	mory Latency Count4
-----------------------	---------------------

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E974h

This register stores the accumulative memory latency count on row-stored/bit-stream read requests.

DWord	Bit	Description				
0	31:0	HCP row-stored/bit-stream read request				
		Format: U32				
		Accumulative Memory Latency Count for the entire frame in 8xMedia clock cycles. The accumulative memory latency count of all row-stored/bit-stream reads requested by pre-fe engine per frame. This number is used with Frame row-stored/bit-stream memory read to derive average memory latency.				



		HCP_LAT_CT5 - HCP Memo	ory Latency Count5
Register	Space:	MMIO: 0/2/0	-
Source: VideoCS			
Default Value: 0x00000000			
Access:		RO	
Size (in I	oits):	32	
Trusted	Туре:	1	
Address	:	1E978h	
current	reques	ores the max and min memory latency counts r ts into memory sub-system engine.	eported on PAK Object read requests. Max and
This reg	gister is	not part of hardware context save and restore.	
DWord	Bit	Des	cription
0	31:24	Max Request Count	
		Format:	U8
		This field indicates the maximum number of rechannel.	equests allowed by the memory sub-system
	23:16	Current Request Count	
		Format:	U8
		This field indicates the number of requests cur	rently outstanding in the memory sub-system.
		This field should report with a value of zero at most likely hung waiting for read data to be re	the end of frame; otherwise the pre-fetch engine eturned from sub-system.
	15:8	MFX PAK Object read request - Max Latency	Count in 8xMedia clock cycles
		Format:	U8
		This field reports the maximum memory latend memory pre-fetch engine.	cy count on all PAK Object reads requested by the

MFX PAK Object read request - Min Latency Count in 8xMedia clock cycles

This field reports the minimum memory latency count on all PAK Object reads requested by the

U8

7:0

Format:

memory pre-fetch engine.



		HCP_LAT_CT6 - HCP Memory Late	ncy Count6	
Register Spa	ace:	: MMIO: 0/2/0		
Source:		VideoCS		
Default Valu	ue:	0x0000000		
Access:		RO		
Size (in bits)	s):	32		
Trusted Typ	oe:	1		
Address:		1E97Ch		
		tores the max and min memory latency counts reported on Sc sts into memory sub-system engine.	ource Pixel read requests. Max and	
This registe	er is	not part of hardware context save and restore.		
DWord B	Bit	Description		
0 31:	:24	Max Request Count		
		Format:	U8	
		This field indicates the maximum number of requests allowed by the memory sub-system channel.		
23:	3:16	Current Request Count		
		Format:	U8	
		This field indicates the number of requests currently outstanding in the memory sub-system.		
		This field should report with a value of zero at the end of fra most likely hung waiting for read data to be returned from s		
15	5:8	FX Source Pixel read request - Max Latency Count in 8xN	ledia clock cycles	
		Format:	U8	
		This field reports the maximum memory latency count on al memory pre-fetch engine	Source Pixel reads requested by the	
7:	' :0	MFX Source Pixel read request - Min Latency Count in 8x	Media clock cycles	
		Format:	U8	
This field reports the minimum memory latency count on all Source Pixel reads requirememory pre-fetch engine.			Source Pixel reads requested by the	



HCP Picture Checksum cldx0

HCP_PICTURE_CHECKSUM_CIDX0 - HCP Picture Checksum cldx0

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E91Ch

- The HCP Picture Checksum cldx0 register reports the 32-bit unsigned picture checksum for cldx=0 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.
- This calculated value is updated at the end of the frame.

DWord	Bit	Description	
0	31:0	Picture checksum cldx0	
		Default Value: 0	
		Format:	U32



HCP Picture Checksum cldx1

HCP_PICTURE_CHECKSUM_CIDX1 - HCP Picture Checksum cldx1

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E920h

- The HCP Picture Checksum cldx1 register reports the 32-bit unsigned picture checksum for cldx=1 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.
- This calculated value is updated at the end of the frame.

DWord	Bit	Description	
0	31:0	Picture checksum cldx1	
		Default Value:	0
		Format: U3	



HCP Picture Checksum cldx2

HCP PICTURE CHECKSUM CIDX2 - HCP Picture Checksum cldx2

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E924h

- The HCP Picture Checksum cldx2 register reports the 32-bit unsigned picture checksum for cldx=2 calculated by the HCP hardware and whose algorithm is defined in Annex D of the HEVC standard specification.
- This calculated value is updated at the end of the frame.

DWord	Bit	Description	
0	31:0	Picture checksum cldx2	
		Default Value: 0	
		Format:	U32



HCP Qp Status Count

	HCP_QP_STATUS_COUNT - HCP Qp Status Count				
Register S	Register Space: MMIO: 0/2/0				
Source:		VideoCS			
Default Va	alue:	0x00000000, 0x00000000			
Access:		RO			
Size (in bit	ts):	64			
Trusted Ty	/pe:	1			
Address:		1E9C0h			
DWord	Bit	Description			
0	31:24	Reserved			
		Format:	MBZ		
	23:0	Cumulative QP			
		Format:	U24		
	Cumulative QP for all LCU of a Frame (Can be used for computing average QP).				
1	31:12	Reserved			
	11:6	Frame Max CU QP			
	5:0	Frame Min CU QP			



HCP Reported Bitstream Output CABAC Bin Count Register

Н	CP_	CABAC_BIN_COUNT_FRAM Output CABAC Bir	/IE - HCP Reported Bitstream Count Register			
Register	Register Space: MMIO: 0/2/0					
Source:		VideoCS				
Default \	Value:	0x0000000				
Access:		RO				
Size (in l	oits):	32				
Trusted	Туре:	1				
Address	•	1E9ACh				
This reg	ister	stores the count of number of bins per frame				
DWord	Bit	ı	Description			
0	31:0	HCP Cabac Bin Count				
		Default Value:	0			
		Format:	U32			
		Total number of BINs in the bitstream outport for every time the bin counter is incremented	ut per frame from the encoder. This count is updated d and its reset at image start.			



HCP Slice Performance Count

HCP_SLICE_PERF_CNT - HCP Slice Performance Count

Register Space: MMIO: 0/2/0 Source: VideoCS

Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E964h

This register stores the number of clock cycles spent decoding/encoding the current slice.

DWord	Bit	Description			
0	31:0	Count			
		Format:	U32		
		Total number of clocks between slice start and slice end	d. This count is incremented on crm_clk.		



HCP Unit Done

HCP_UNIT_DONE - HCP Unit Done

Register Space: MMIO: 0/2/0

Source: VideoCS
Default Value: 0x00000000

Access: RO
Size (in bits): 32
Trusted Type: 1

Address: 1E9D8h

DWord	Bit		Description
0	31:25	Reserved	
		Format:	MBZ
	24:15	Reserved	
		Format:	MBZ
	14:11	Reserved	
		Format:	MBZ
	10:9	Reserved	
	5	HLC unit done	
		Format:	U1
	4	HLE unit done	
		Format:	U1
	3	HFQ unit done	-
		Format:	U1
	2	HFT unit done	
		Format:	U1
	1	HRS unit done	
		Format:	U1
	0	HPO unit done	
		Format:	U1



HDC TLB REQUEST CONTROL REGISTER

HDCTLB_REQ_CTRL - HDC TLB REQUEST CONTROL REGISTER

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Size (in bits): 32

This is a basic register template

DWord	Bit	Description		
0 31:19		Reserved		
		Default Value:	0000000000000	
		Access:	RO	



HDPORT_STATE

HDPORT STATE

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 45050h-45053h
Name: HDPORT State
ShortName: HDPORT_STATE

Power: PG0 Reset: soft

This register is used to indicate when display resources have been pre-empted by hardware for the HDPORT feature. The usage is set during boot, before BIOS or software is active.

The list of DPLLs and DDIs in this register many not accurately reflect the total number of DPLLs and DDIs supported by display engine. HDPORT will not use any DPLL or DDI not listed here. It will not use any DPLL or DDI that is listed here, but not supported by the particular product or SKU.

Restriction

Restriction: Display software must not use resources that are marked as being used by HDPORT.

Restriction	destriction. Display software must not use resources that are marked as being used by HDPOKT.				
DWord	Bit	Description			
0	31:16	Reserved			
		Format:	MBZ		
	15	DPLL2 Used			
		This field indicates whether DPLL 2 is	s being used by HDPORT.		
		Value	Name		
		0b	Not used		
		1b	Used		
	14	DPLL3 Used			
		This field indicates whether DPLL 3 is	s being used by HDPORT.		
		Value	Name		
		0b	Not used		
		1b	Used		
	13	DPLL1 Used			
		This field indicates whether DPLL 1 is	s being used by HDPORT.		
		Value	Name		
		0b	Not used		
		1b	Used		



HDPORT_STATE							
	12						
		This field indicates whether DPLL 0 is being used by HDPORT.					
		Value	Value Name				
		0b	Not used				
		1b Used					
	11	Spare 11					
	10	Spare 10					
	9	Spare 9					
	8	DDI3 Type This field indicates whether DDI 3 (DDI D) is being used in HDMI or DP mode by HDPORT.					
		Value		Name			
		0b		DP			
		1b		HDMI			
	7	DDI3 Used This field indicates whether DDI 3 (DDI D) is being used by HDPORT.					
		Value	T T T T T T T T T T T T T T T T T T T				
		0b	Not used				
		1b	Used				
	6	DDI2 Type This field indicates whether DDI 2 (DHDPORT.	being used in HDMI or DP mode by				
		Value		Name			
		0b		DP			
		1b		HDMI			
-	5	5 DDI2 Used This field indicates whether DDI 2 (DDI C) is being used by HDPORT.					
		Value		Name			
		0b	Not used				
		1b	Used				
	4	DDI1 Type This field indicates whether DDI 1 (DDI B) is being used by the HDPORT in HDMI or DP mode.					
		Value		Name			
		0b		DP			
		1b		HDMI			



HDPORT_STATE						
3	DDI1 Used This field indicates whether DDI 1 (DDI B) is being used by HDPORT.					
	Value	Name				
	0b	Not used				
	1b	Used				
2	DDI0 Type This field indicates whether DDI 0 (DDI A and DDI E) is being used in HDMI or DP mode by HDPORT.					
	Value		Name			
	0b		DP			
	1b		HDMI			
1	DDIO Used This field indicates whether DDI 0 (DDI A and DDI E) is being used by HDPORT.					
	Value		Name			
	0b	Not used				
	1b	Used				
0	HDPORT Enabled This field indicates whether HDPORT is enabled.					
	Value		Name			
	0b	Disab	pled			
	1b	Enab	led			



Header Type

			HDR2_0_2_0_PCI - Head	er Type	
Register	Spa	ce:	PCI: 0/2/0	CI: 0/2/0	
Source:			BSpec		
Default \	√alu∈	e:	0x00000000		
Size (in b	oits):		8		
Address:			0000Eh		
This reg	ister	contain	s the Header Type of the IGD.		
DWord	Bit		Description		
0	7	Multi F	unction Status		
		Default	t Value:		0b
		Access:			RO
	Indicates if the device is a Multi-Function Device. The Value of this register is hardwired to internal graphics is a single function.				hardwired to 0,
	6:0	Header	Code		
		Default	t Value:	0000000b	
		Access	:	RO	
			a 7-bit value that indicates the Header Code for the licating a type 0 configuration space format.	ne IGD. This code is	nardwired to the value



HEVC GAM Slave Counter High part

HEVC_GAM	SLAVE_0	CTR_H - HEVC GAM Sla	ve Counter High part
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0x00000000		
Size (in bits):	32		
Address:	04880h		
Name:	HEVC slave co	unter high for VDBOX0	
ShortName:	HEVC_VDBOX)_CTR_H	
Address:	04884h		
Name:	HEVC slave co	unter high for VDBOX1	
ShortName:	HEVC_VDBOX	I_CTR_H	
Address:	04888h		
Name:	HEVC slave co	unter high for VDBOX2	
ShortName:	HEVC_VDBOX2	2_CTR_H	
Address:	0488Ch		
Name:	HEVC slave co	unter high for VDBOX3	
ShortName:	HEVC_VDBOX3	3_CTR_H	
Address:	04890h		
Name:	HEVC slave co	unter high for VDBOX4	
ShortName:	HEVC_VDBOX4	1_CTR_H	
Address:	04894h		
Name:	HEVC slave co	unter high for VDBOX5	
ShortName:	HEVC_VDBOX5	S_CTR_H	
Address:	04898h		
Name:	HEVC slave co	unter high for VDBOX6	
ShortName:	HEVC_VDBOX	S_CTR_H	
Address:	0489Ch		
Name:	HEVC slave co	unter high for VDBOX7	
ShortName:	HEVC_VDBOX7	⁷ _CTR_H	
DWord	Bit	Descri	iption
0	31:0	HEVC GAM SLave Counter High	
		Default Value:	00000000h
		Access:	R/W
		HEVC GAM Slave counter[63:32]	



HEVC GAM Slave Counter Low part

HEVC_GAN	M_SLAVE_	CTR_L - HEVC GAM	Slave Counter Low part
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0x00000000		
Size (in bits):	32		
Address:	04840h		
Name:	HEVC slave cou	unter low for VDBOX0	
ShortName:	HEVC_VDBOX)_CTR_L	
Address:	04844h		
Name:	HEVC slave cou	unter low for VDBOX1	
ShortName:	HEVC_VDBOX1	_CTR_L	
Address:	04848h		
Name:	HEVC slave cou	unter low for VDBOX2	
ShortName:	HEVC_VDBOX2	2_CTR_L	
Address:	0484Ch		
Name:	HEVC slave cou	unter low for VDBOX3	
ShortName:	HEVC_VDBOX3	S_CTR_L	
Address:	04850h		
Name:	HEVC slave cou	unter low for VDBOX4	
ShortName:	HEVC_VDBOX4	-CTR_L	
Address:	04854h		
Name:	HEVC slave cou	unter low for VDBOX5	
ShortName:	HEVC_VDBOX5	S_CTR_L	
Address:	04858h		
Name:	HEVC slave cou	unter low for VDBOX6	
ShortName:	HEVC_VDBOX6	5_CTR_L	
Address:	0485Ch		
Name:	HEVC slave cou	unter low for VDBOX7	
ShortName:	HEVC_VDBOX7	_CTR_L	
DWord	Bit		Description
0	31:0	HEVC GAM SLave Counter Low	1
		Default Value:	00000000h
		Access:	R/W
		HEVC GAM Slave counter[31:0]	



HEVC Local APIC Retry Vector

HEVC_LAPIC_RETRY_VECT - HEVC Local APIC Retry Vector

Register Space: MMIO: 0/2/0

Source: VideoCS

Default Value: 0x00000000

Access: RO Size (in bits): 32

Address: 0D594h

Holds the 4 last retry interrupt vectors. The retry vector register holds the last 4 values acknowledged as an interrupt retry. Retries are errors in hardware and are not expected. HUCINT handles retries by logging the interrupt vector in this register. No interrupt is actually retried, and the interrupt stimulus will be lost if a retry occurs. The system will hang eventually. A 2-bit counter (starting at reset value of 0) is used to point to the slot/byte location from which to load the next retry vector (into the 4 available slots) in sequence. This means if a 5th retry vector shows up, it will be loaded into slot 0 again (as the counter wraps around), over-writing the retry vector which existed there in slot 0.

DWord	Bit	Description	
0	31:24	Vector Slot 3	
		Format:	U8
	23:16	Vector Slot 2	
		Format:	U8
	15:8	Vector Slot 1	00
		Format:	U8
	7:0	Vector Slot 0	
		Format:	U8



HEVC Microcontroller Header Info

HU	C_U	KERNEL_HDR_INFO - HEVO	Microcontroller Header Info			
Register Space:		MMIO: 0/2/0				
Source:		VideoCS				
Default \	Value:	0x0000000				
Size (in l	oits):	32				
Address		0D014h				
Access:		RO				
Address		FFE0D014h				
Access:		R/W				
The Add	dress 0	0014h is accessible in the MCI register space				
DWord	Bit	Description				
0	31:10	Reserved				
		Format:	MBZ			
	9:2	Kernel ID				
		Access:	RO			
		Format:	U8			
		Kernel specified by the HUC_IMEM_STATE of	ommand.			
	1	Reserved				
		Format:	MBZ			
	0 uKernel Header Valid					
		Access:	RO			
		Format:	U1			
		A value of 1 indicates that the register contovalid.	ents are loaded successfully and Kernel ID field is			



HS Invocation Counter

HS INVOCATION COUNT - HS Invocation Counter

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02300h

This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.

DWord	Bit	Description	
0	63:32	HS Invocation Count UDW	
		Number of patch objects processed by the HS stage. Updated only when HS Enable and HS	
		Statistics Enable are set in 3DSTATE_HS	
	31:0	HS Invocation Count LDW	
		Number of patch objects processed by the HS stage. Updated only when HS Enable and HS	
		Statistics Enable are set in 3DSTATE_HS	



IA32 MTRR FIX4K_C0000 High

M	MTRR_FIX4K_C0000_H - IA32 MTRR FIX4K_C0000 High				
Register Space:		MMIO: 0/2/0			
Default Value:		0x0000000			
Size (in bits):		32			
Address:		0F13Ch			
Fixed MTRR t	Fixed MTRR to identify (C0000-C8000h).				
DWord	Bit	Description			
0	0 31:0 Range0 to Range7 Memory Type				
		Default Value:	0000000h		
		Access:	R/W		
Bit[55:48]: Identifies the me Bit[47:40]: Identifies the me		Bit[63:56]: Identifies the memory type 00h-FFh of Bit[55:48]: Identifies the memory type 00h-FFh of Bit[47:40]: Identifies the memory type 00h-FFh of Bit[39:32]: Identifies the memory type 00h-FFh of	range#6. range#5.		



IA32 MTRR FIX4K_C0000 Low

N	/ITRR	_FIX4K_C0000_L - IA32 MTRR	FIX4K_C0000 Low	
Register Space:		MMIO: 0/2/0		
Default Value:		0x0000000		
Size (in bits):		32		
Address:		0F138h		
Fixed MTRR	to identi	fy (C0000-C8000h).		
DWord	Bit	Description		
0	31:0	Range0 to Range7 Memory Type		
		Default Value:	0000000h	
		Access:	R/W	
Bit[23:16]: Identifies the memory type 00 Bit[15:8]: Identifies the memory type 00h		Bit[31:24]: Identifies the memory type 00h-FFh of Bit[23:16]: Identifies the memory type 00h-FFh of Bit[15:8]: Identifies the memory type 00h-FFh of rails [7:0]: Identifies [7:0]: Ide	range#2. ange#1.	



IA32 MTRR FIX4K_C8000 High

M	TRR_	FIX4K_C8000_H - IA32 MTRR	FIX4K_C8000 High		
Register Space:		MMIO: 0/2/0			
Default Value:		0x00000000			
Size (in bits):		32			
Address:		0F144h			
Fixed MTRR t	Fixed MTRR to identify (C8000-D0000h).				
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		range#6. range#5.			



IA32 MTRR FIX4K_C8000 Low

N	/ITRR	_FIX4K_C8000_L - IA3	2 MTRR FIX4K_C8000 Low
Register Space:		MMIO: 0/2/0	
Default Value	2:	0x0000000	
Size (in bits):		32	
Address:		0F140h	
Fixed MTRR	to identi	fy (C8000-D0000h).	
DWord	Bit		Description
0	31:0	Range0 to Range7 Memory Type	,
		Default Value:	0000000h
		Access:	R/W
		Bit[31:24]: Identifies the memory ty Bit[23:16]: Identifies the memory ty Bit[15:8]: Identifies the memory typ Bit[7:0]: Identifies the memory type	rpe 00h-FFh of range#2. De 00h-FFh of range#1.



IA32 MTRR FIX4K_D0000 High

M [*]	TRR_	FIX4K_D0000_H - IA32 MTRR	FIX4K_D0000 High	
Register Space:		MMIO: 0/2/0		
Default Value:		0x0000000		
Size (in bits):		32		
Address:		0F14Ch		
Fixed MTRR 1	Fixed MTRR to identify (D0000-D8000h)			
DWord	Bit	Description		
0	31:0 Range0 to Range7 Memory Type			
		Default Value:	0000000h	
		Access:	R/W	
		Bit[63:56]: Identifies the memory type 00h-FFh of Bit[55:48]: Identifies the memory type 00h-FFh of Bit[47:40]: Identifies the memory type 00h-FFh of Bit[39:32]: Identifies the memory type 00h-FFh of	range#6. range#5.	



IA32 MTRR FIX4K_D0000 Low

N	ITRR	_FIX4K_D0000_L - IA	32 MTRR FIX4K_D0000 Low	
Register Space	ce:	MMIO: 0/2/0		
Default Value	2:	0x0000000		
Size (in bits):		32		
Address:		0F148h		
Fixed MTRR	to identi	fy (D0000-D8000h)		
DWord	Bit	Description		
0	31:0	Range0 to Range7 Memory Typ	oe	
		Default Value:	0000000h	
		Access:	R/W	
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.		



IA32 MTRR FIX4K_D8000 High

M	TRR_	FIX4K_D8000_H - IA32	2 MTRR FIX4K_D8000 High
Register Space: MMIO: 0/2/0			
Default Value	<u>:</u>	0x0000000	
Size (in bits):		32	
Address:		0F154h	
Fixed MTRR	to identi	fy (D8000-E0000h)	
DWord	Bit	Description	
0	31:0	Range0 to Range7 Memory Type	
		Default Value:	00000000h
		Access:	R/W
Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		pe 00h-FFh of range#6. pe 00h-FFh of range#5.	



IA32 MTRR FIX4K_D8000 Low

MTRR_FIX4K_D8000_L - IA32 MTRR FIX4K_D8000 Low				
Register Space: MMIO: 0/2/0				
Default Value	2:	0x0000000		
Size (in bits):		32		
Address:		0F150h		
Fixed MTRR	to identi	fy (D8000-E0000h)		
DWord	Bit	Description		
0	31:0	Range0 to Range7 Memory Type	•	
		Default Value:	00000000h	
		Access:	R/W	
	Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.		pe 00h-FFh of range#2. oe 00h-FFh of range#1.	



IA32 MTRR FIX4K_E0000 High

M	MTRR_FIX4K_E0000_H - IA32 MTRR FIX4K_E0000 High				
Register Space:		MMIO: 0/2/0			
Default Value	:	0x00000000			
Size (in bits):		32			
Address:		0F15Ch			
Fixed MTRR	to identi	fy (E0000-E8000h).			
DWord	Bit	Descriptio	n		
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
	Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		range#6. range#5.		



IA32 MTRR FIX4K_E0000 Low

N	MTRR_FIX4K_E0000_L - IA32 MTRR FIX4K_E0000 Low				
Register Space: M		MMIO: 0/2/0			
Default Value	<u>:</u>	0x0000000			
Size (in bits):		32			
Address:		0F158h			
Fixed MTRR	to identi	fy (E0000-E8000h).			
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.			



IA32 MTRR FIX4K_E8000 High

M	MTRR_FIX4K_E8000_H - IA32 MTRR FIX4K_E8000 High				
Register Space:		MMIO: 0/2/0			
Default Value:		0x0000000			
Size (in bits):		32			
Address:		0F164h			
Fixed MTRR 1	to identi	fy (E8000-F0000h).			
DWord	Bit	Descriptio	n		
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
		Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.			



IA32 MTRR FIX4K_E8000 Low

MTRR_FIX4K_E8000_L - IA32 MTRR FIX4K_E8000 Low			
Register Space: MMIO: 0/2/0			
Default Value	e:	0x0000000	
Size (in bits):		32	
Address:		0F160h	
Fixed MTRR	to identi	fy (E8000-F0000h).	
DWord	Bit		Description
0	31:0	Range0 to Range7 Memory Typ	e
		Default Value:	0000000h
		Access:	R/W
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.	



IA32 MTRR FIX4K_F0000 High

M	ITRR	FIX4K_F0000_H - IA32	MTRR FIX4K_F0000 High	
Register Space: MMIO: 0/2/0				
Default Value	: :	0x0000000		
Size (in bits):		32		
Address:		0F16Ch		
Fixed MTRR	to identi	fy (F0000-F8000h).		
DWord	Bit		Description	
0	31:0	Range0 to Range7 Memory Type		
		Default Value:	00000000h	
		Access:	R/W	
Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		00h-FFh of range#6. 00h-FFh of range#5.		



IA32 MTRR FIX4K_F0000 Low

MTRR_FIX4K_F0000_L - IA32 MTRR FIX4K_F0000 Low				
Register Space:		MMIO: 0/2/0		
Default Value	2:	0x0000000		
Size (in bits):		32		
Address:	ldress: 0F168h			
Fixed MTRR	to identi	fy (F0000-F8000h).		
DWord	Bit	Description		
0	31:0	Range0 to Range7 Memory Type		
		Default Value:	0000000h	
		Access:	R/W	
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.		



IA32 MTRR FIX4K_F8000 High

M	MTRR_FIX4K_F8000_H - IA32 MTRR FIX4K_F8000 High				
Register Space:		MMIO: 0/2/0			
Default Value	:	0x0000000			
Size (in bits):		32			
Address:		0F174h			
Fixed MTRR	to identi	fy (F8000-100000h).			
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	00000000h		
		Access:	R/W		
Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		range#6. range#5.			



IA32 MTRR FIX4K_F8000 Low

MTRR_FIX4K_F8000_L - IA32 MTRR FIX4K_F8000 Low				
Register Space: MMIO: 0/2/0		MMIO: 0/2/0		
Default Value	2:	0x0000000		
Size (in bits):		32		
Address:	ddress: 0F170h			
Fixed MTRR	to identi	fy (F8000-100000h).		
DWord	Bit	Description		
0	31:0	Range0 to Range7 Memory Type		
		Default Value:	0000000h	
		Access:	R/W	
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.		



IA32 MTRR FIX16K_80000 High

MT	MTRR_FIX16K_80000_H - IA32 MTRR FIX16K_80000 High				
Register Space: MMIO: 0/2/		MMIO: 0/2/0			
Default Value	:	0x0000000			
Size (in bits):		32			
Address:		0F12Ch			
Fixed MTRR t	o identif	y 512K-768K of the main memory (80000-A0000h)			
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
	Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		range#6.		



IA32 MTRR FIX16K_80000 Low

M	MTRR_FIX16K_80000_L - IA32 MTRR FIX16K_80000 Low				
Register Space:		MMIO: 0/2/0			
Default Value	:	0x0000000			
Size (in bits):		32			
Address:		0F128h			
Fixed MTRR t	to identi	fy 512K-768K of the main memory (800	00-A0000h).		
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	00000000h		
		Access:	R/W		
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#.0			



IA32 MTRR FIX16K_A0000 High

MTRR_FIX16K_A0000_H - IA32 MTRR FIX16K_A0000 High					
Register Space: MMIO: 0/2/0					
Default Value: 0x00000000					
Size (in bits):		32			
Address:	(0F134h			
Fixed MTRR 1	to identif	y 768K-1024K of the main memory (A0000-C	0000h).		
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	0000000h		
		Access:	R/W		
		Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.			



IA32 MTRR FIX16K_A0000 Low

MTRR_FIX16K_A0000_L - IA32 MTRR FIX16K_A0000 Low					
Register Space	egister Space: MMIO: 0/2/0				
Default Value	:	0x0000000			
Size (in bits):		32			
Address:		0F130h			
Fixed MTRR	to identif	y 768K-1024K of the main memory	(A0000-C0000h).		
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type	•		
		Default Value:	00000000h		
		Access:	R/W		
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.			



IA32 MTRR FIX64K_00000 High

MT	RR_F	IX64K_00000_H - IA32 MTRR	FIX64K_00000 High	
Register Space: MMIO: 0/2/0				
Default Value	: (0x0000000		
Size (in bits):	:	32		
Address:		0F124h		
Fixed MTRR t	o identif	y 0-512K of the main memory (0-80000h).		
DWord	Bit	Description	on	
0	31:0	Range0 to Range7 Memory Type		
		Default Value:	00000000h	
		Access:	R/W	
		Bit[63:56]: Identifies the memory type 00h-FFh of range#7. Bit[55:48]: Identifies the memory type 00h-FFh of range#6. Bit[47:40]: Identifies the memory type 00h-FFh of range#5. Bit[39:32]: Identifies the memory type 00h-FFh of range#4.		



IA32 MTRR FIX64K_00000 Low

MTRR_FIX64K_00000_L - IA32 MTRR FIX64K_00000 Low					
Register Spac	Space: MMIO: 0/2/0				
Default Value	: :	0x0000000			
Size (in bits):		32			
Address:		0F120h			
Fixed MTRR	to identi	fy 0-512K of the main memory (0-80000h).			
DWord	Bit	Description			
0	31:0	Range0 to Range7 Memory Type			
		Default Value:	00000000h		
		Access:	R/W		
		Bit[31:24]: Identifies the memory type 00h-FFh of range#3. Bit[23:16]: Identifies the memory type 00h-FFh of range#2. Bit[15:8]: Identifies the memory type 00h-FFh of range#1. Bit[7:0]: Identifies the memory type 00h-FFh of range#0.			



IA32 MTRR PHYSBASE0 High

IV	ITRR_	PHYSBASEO_H	H - IA32 MTRR	PHYSBASE0 Hig	h
Register Space	e: M	1IO: 0/2/0			
Default Value:	0>	(0000000			
Size (in bits):	32	2			
Address:	OF	-184h			
Variable MTRI	R0				
DWord	Bit	Description			
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	00000000000b	
		Access:	RO		
	6:0	PhysBase			
		Default Value: 0000000b			
		Access: R/W			
		Physical Base address	[38:32] of the variable N	ATRR.	



IA32 MTRR PHYSBASE0 Low

N	/ITRR_I	PHYSBASEO_L - IA32 MT	RR PHYSE	BASE	E0 Low		
Register Space	: MN	IO: 0/2/0					
Default Value:	0x0	0x0000000					
Size (in bits):	32	32					
Address:	0F1	80h					
Variable MTRR	RO						
DWord	Bit	Description					
0	31:12	PhysBase					
		Default Value:		00000l	า		
		Access:		R/W			
		Physical Base address[31:0] of the varia	able MTRR.				
	11:8	Reserved					
		Default Value:		000	0b		
		Access:		RO			
	7:0	Memory Type					
Default Value:				00h			
		Access:			R/W		
		Identifies the memory type 00h-FFh.					



IA32 MTRR PHYSBASE1 High

M	ITRR_	PHYSBASE1_I	H - IA32 MTRR P	HYSBASE1 High	
Register Space	e: N	IMIO: 0/2/0	/IIO: 0/2/0		
Default Value:	0:	×00000000			
Size (in bits):	32	2			
Address: 0F194h					
Variable MTR	R1				
DWord	Bit		Description		
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysBase			
		Default Value: 0000000b		000000b	
		Access: R/W		R/W	
		Physical Base addres	Physical Base address[38:32] of the variable MTRR.		



IA32 MTRR PHYSBASE1 Low

N	/ITRR_I	PHYSBASE1_L - IA32	2 MTRR PHYS	BASE	1 Low	
Register Space	: MN	IIO: 0/2/0				
Default Value:	0x0	0x0000000				
Size (in bits):	32					
Address:	0F1	90h				
Variable MTRF	R1					
DWord	Bit	Bit Description				
0	31:12	PhysBase				
		Default Value:		00000h	1	
		Access:		R/W		
		Physical Base address[31:0] of	the variable MTRR.			
	11:8	Reserved				
		Default Value:		0000	Ob	
		Access:		RO		
	7:0	Memory Type				
		Default Value:			00h	
		Access:			R/W	
		Identifies the memory type 00h	n-FFh.			



IA32 MTRR PHYSBASE2 High

M	TRR_	PHYSBASE2_H	- IA32 MTRR PI	HYSBASE2 High	
Register Space	: М	/IIO: 0/2/0			
Default Value:	0×	00000000			
Size (in bits):	32	2			
Address:	OF	1A4h			
Variable MTRF	R2				
DWord	Bit		Description	1	
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysBase			
		Default Value: 0000000b		0000000Ь	
		Access: R/W		R/W	
		Physical Base address[3	Physical Base address[38:32] of the variable MTRR.		



IA32 MTRR PHYSBASE2 Low

N	/ITRR_F	PHYSBASE2_L - IA32 MTRR PHYSI	BAS	E2 Low		
Register Space	: MM	IO: 0/2/0				
Default Value:	0x00	0000000				
Size (in bits):	32					
Address:	0F1/	0F1A0h				
Variable MTRR	R2					
DWord	Bit	Description				
0	31:12	PhysBase				
		Default Value:	00000)h		
		Access:	R/W			
		Physical Base address[31:0] of the variable MTRR.				
	11:8	Reserved				
		Default Value:	000	00b		
		Access:	RO			
	7:0	Memory Type				
Default Value:			00h			
		Access:		R/W		
		Identifies the memory type 00h-FFh.				



IA32 MTRR PHYSBASE3 High

M	TRR_	PHYSBASE3_	H - IA32 MTRR P	HYSBASE3 High	
Register Space	: М	IIO: 0/2/0			
Default Value:	0>	00000000			
Size (in bits):	32	2			
Address:	OF	-1B4h			
Variable MTRF	R3				
DWord	Bit		Description		
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysBase			
		Default Value: 0000000b		0000000Ь	
		Access: R/W		R/W	
		Physical Base addres	Physical Base address[38:32] of the variable MTRR.		



IA32 MTRR PHYSBASE3 Low

N	TTRR_F	PHYSBASE3_L - IA32 MTRR PHYS	BAS	E3 Low		
Register Space:	MM	IO: 0/2/0				
Default Value:	0x0	0x00000000				
Size (in bits):	32					
Address:	0F1	B0h				
Variable MTRR	.3					
DWord	Bit	Description				
0	31:12	PhysBase				
		Default Value:	00000	h		
		Access:	R/W			
		Physical Base address[31:0] of the variable MTRR.				
	11:8	Reserved				
		Default Value:	000	00b		
		Access:	RO			
	7:0	Memory Type				
		Default Value:		00h		
		Access:		R/W		
		Identifies the memory type 00h-FFh.				



IA32 MTRR PHYSBASE4 High

N	ITRR_	PHYSBASE4_I	H - IA32 M	TRR PHYSBASE4 High	
Register Space	e: M	MIO: 0/2/0	O: 0/2/0		
Default Value:	0>	(00000000			
Size (in bits):	32	2			
Address:	OF	-1C4h			
Variable MTRI	R4				
DWord	Bit		De	escription	
0	31:7	Reserved			
		Default Value:	000000000	0000000000000000	
		Access:	RO		
	6:0	PhysBase			
		Default Value:	Default Value: 0000000b		
		Access: R/W		R/W	
		Physical Base addres	ss[38:32] of the varia	able MTRR.	



IA32 MTRR PHYSBASE4 Low

N	TRR_F	PHYSBASE4_L - IA32 MTRR PHYS	BAS	E4 Low		
Register Space:	Register Space: MMIO: 0/2/0					
Default Value:	0x00	0x00000000				
Size (in bits):	32					
Address:	0F10	C0h				
Variable MTRR	4					
DWord	Bit	Description				
0	31:12	PhysBase				
		Default Value:	00000	h		
		Access:	R/W			
		Physical Base address[31:0] of the variable MTRR.				
	11:8	Reserved				
		Default Value:	000	00b		
		Access:	RO			
	7:0	Memory Type				
		Default Value:		00h		
		Access:		R/W		
		Identifies the memory type 00h-FFh				



IA32 MTRR PHYSBASE5 High

V	ITRR_	PHYSBASE5_I	H - IA32 M1	RR PHYSBASE5 High		
Register Space	e: M	IMIO: 0/2/0	O: 0/2/0			
Default Value:	0>	<00000000				
Size (in bits):	32	2				
Address:	OF	-1D4h				
Variable MTRI	R5					
DWord	Bit		De	scription		
0	31:7	Reserved				
		Default Value:	0000000000	000000000000000		
		Access:	RO			
	6:0	PhysBase				
		Default Value:	Default Value: 0000000b			
		Access: R/W				
		Physical Base addres	ss[38:32] of the varia	ble MTRR.		



IA32 MTRR PHYSBASE5 Low

N	/ITRR_F	PHYSBASE5_L - IA32 MTRR PHYS	BAS	E5 Low			
Register Space	: MM	ИМIO: 0/2/0					
Default Value:	0x0	0000000	00000				
Size (in bits):	32						
Address:	0F1	D0h					
Variable MTRR	R5						
DWord	Bit	Description					
0	31:12	PhysBase					
		Default Value:	00000)h			
		Access:	R/W				
		Physical Base address[31:0] of the variable MTRR.					
	11:8	Reserved					
		Default Value:	000	00b			
		Access:	RO				
	7:0	Memory Type					
		Default Value: 00h					
		Access:		R/W			
		Identifies the memory type 00h-FFh.					



IA32 MTRR PHYSBASE6 High

IV	ITRR_	PHYSBASE6_I	H - IA32 MTR	R PHYSBASE6 Hi	gh
Register Space	e: M	MIO: 0/2/0	IO: 0/2/0		
Default Value:	0>	d0000000			
Size (in bits):	32	2			
Address:	OF	-1E4h			
Variable MTRI	R6				
DWord	Bit		Descr	iption	
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	000000000000b	
		Access:	RO		
	6:0	PhysBase			
		Default Value:	Default Value: 0000000b		
		Access: R/W			
		Physical Base addres	s[38:32] of the variable	MTRR.	



IA32 MTRR PHYSBASE6 Low

N	/ITRR_I	PHYSBASE6_L - IA32 N	ITRR PHYSE	BASE6 L	ow		
Register Space	: MN	IIO: 0/2/0					
Default Value:	0x0	0000000	00000				
Size (in bits):	32						
Address:	0F1	E0h					
Variable MTRF	₹6						
DWord	Bit		Description				
0	31:12	PhysBase					
		Default Value:		00000h			
		Access:		R/W			
		Physical Base address[31:0] of the v	variable MTRR.				
	11:8	Reserved					
		Default Value:		0000b			
		Access:		RO			
	7:0	Memory Type					
		Default Value: 00h					
		Access:		R/W			
		Identifies the memory type 00h-FF	h.				



IA32 MTRR PHYSBASE7 High

M	ITRR_	PHYSBASE7_H -	IA32 MTRR PI	HYSBASE7 High	
Register Space	: М	MIO: 0/2/0	IO: 0/2/0		
Default Value:	0×	00000000			
Size (in bits):	32	2			
Address:	OF	1F4h			
Variable MTRF	R7				
DWord	Bit		Description		
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysBase			
		Default Value:	Default Value: 0000000b		
		Access:		R/W	
		Physical Base address[38:	32] of the variable MTRR		



IA32 MTRR PHYSBASE7 Low

N	/ITRR_I	PHYSBASE7_L - IA32 MTRR PHYS	BAS	E7 Low			
Register Space	: MM	IO: 0/2/0					
Default Value:	0x0	0000000					
Size (in bits):	32						
Address:	0F1	F0h					
Variable MTRR	R7						
DWord	Bit	Description					
0	31:12	PhysBase					
		Default Value:	00000)h			
		Access:	R/W				
		Physical Base address[31:0] of the variable MTRR.					
	11:8	Reserved					
		Default Value:	000	00b			
		Access:	RO				
	7:0	Memory Type					
		Default Value: 00h					
		Access:		R/W			
		Identifies the memory type 00h-FFh.					



IA32 MTRR PHYSBASE8 High

M	MTRR_PHYSBASE8_H - IA32 MTRR PHYSBASE8 High						
Register Space	: М	MIO: 0/2/0	IO: 0/2/0				
Default Value:	0×	00000000					
Size (in bits):	32	2					
Address:	OF	-204h					
Variable MTRF	88						
DWord	Bit		Description	1			
0	31:7	Reserved					
		Default Value:	000000000000000000000000000000000000000	0000000b			
		Access:	RO				
	6:0	PhysBase					
		Default Value:	Default Value: 0000000b				
		Access: R/W					
		Physical Base address	Physical Base address[38:32] of the variable MTRR.				



IA32 MTRR PHYSBASE8 Low

N	TTRR_F	PHYSBASE8_L - IA32 MTRR PH	YSBA	ASE8 Low		
Register Space:	MM	MMIO: 0/2/0				
Default Value:	0x00	0x0000000				
Size (in bits):	32					
Address:	0F20	00h				
Variable MTRR	.8					
DWord	Bit	Description				
0	31:12	PhysBase				
		Default Value:	00	000h		
		Access: R/W				
		Physical Base address[31:0] of the variable MTRR				
	11:8	Reserved				
		Default Value:		0000b		
		Access:		RO		
	7:0	Memory Type				
		Default Value: 00h				
		Access:		R/W		
		Identifies the memory type 00h-FFh.				



IA32 MTRR PHYSBASE9 High

M	ITRR_	PHYSBASE9_H -	IA32 MTRR PH	HYSBASE9 High		
Register Space	: М	MIO: 0/2/0	IO: 0/2/0			
Default Value:	0×	00000000				
Size (in bits):	32	2				
Address:	OF	-214h				
Variable MTRF	₹9					
DWord	Bit		Description			
0	31:7	Reserved				
		Default Value:	000000000000000000000000000000000000000	0000000Ь		
		Access:	RO			
	6:0	PhysBase				
		Default Value:	Default Value: 0000000b			
		Access:		R/W		
		Physical Base address[38:3	32] of the variable MTRR			



IA32 MTRR PHYSBASE9 Low

N	/ITRR_I	PHYSBASE9_L - IA32 M	TRR PHYSE	ASE	9 Low		
Register Space	: MN	IO: 0/2/0					
Default Value:	0x0	000000	00000				
Size (in bits):	32						
Address:	0F2	0F210h					
Variable MTRF	R9						
DWord	Bit		Description				
0	31:12	PhysBase					
		Default Value:	(0000h			
		Access:	F	R/W			
		Physical Base address[31:0] of the va	riable MTRR.				
	11:8	Reserved					
		Default Value:		0000)b		
		Access:		RO			
	7:0	Memory Type					
		Default Value: 00h					
		Access:			R/W		
		Identifies the memory type 00h-FFh.					



IA32 MTRR PHYSMASKO High

IV	ITRR	PHYSMASK0_	H - IA32 MTRR P	HYSMASK0 High
Register Space	Register Space: MMIO: 0/2/0			
Default Value	e:	0x00000000		
Size (in bits):		32		
Address: 0F18Ch				
Variable MTRR0				
DWord	Bit		Description	
0	31:7	Reserved		
		Default Value:	000000000000000000000000000000000000000	0000000Ь
		Access:	RO	
	6:0	PhysMask		
		Default Value:		0000000Ь
		Access:		R/W
		Physical MASK for the address[38:32] of the variable MTRR.		



IA32 MTRR PHYSMASK0 Low

MTRR_PHYSMASK0_L - IA32 MTRR PHYSMASK0 Low					
Register Space	ace: MMIO: 0/2/0				
Default Value	e: (0x00000000			
Size (in bits):	3	32			
Address:	()F188h			
Variable MTI	RR0				
DWord	Bit	Desc	cription		
0	31:12	PhysMask			
		Default Value:	(00000h	
		Access:	F	R/W	
		Physical MASK for the address[31:0] of the	variable MTRR		
	11	Valid			
		Default Value:		0b	
		Access:		R/W	
		Valid bit showing that MTRR decode is active.			
	10:0	Reserved			
		Default Value:			
		Access:	RO		



IA32 MTRR PHYSMASK1 High

IV	ITRR	PHYSMASK1	_H - IA32	MTRR	PHYSMASK1 High		
Register Spa	ce:	MMIO: 0/2/0	ИМIO: 0/2/0				
Default Value	e:	0x00000000					
Size (in bits):		32					
Address:		0F19Ch					
Variable MTRR1							
DWord	Bit			Descriptio	n		
0	31:7	Reserved					
		Default Value:	000000	00000000000	0000000b		
		Access:	RO				
	6:0	PhysMask					
		Default Value:			0000000Ь		
		Access:			R/W		
		Physical MASK for the address[38:32] of the variable MTRR.			le MTRR.		



IA32 MTRR PHYSMASK1 Low

MTRR_PHYSMASK1_L - IA32 MTRR PHYSMASK1 Low						
Register Space	ce: N	MMIO: 0/2/0				
Default Value	e: C	0x00000000				
Size (in bits):	3	22				
Address:	C)F198h				
Variable MTI	RR1					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:	0000	00h		
		Access:	R/W			
		Physical MASK for the address[31:0] of the	variable MTRR.			
	11	Valid				
		Default Value:		0b		
		Access:		R/W		
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value: 0000000000b				
		Access:	RO			



IA32 MTRR PHYSMASK2 High

N	ITRR	PHYSMASK2_	H - IA32 MTRR P	HYSMASK2 High	
Register Space	ce:	MMIO: 0/2/0			
Default Value	e:	0x00000000			
Size (in bits):		32			
Address:		0F1ACh			
Variable MT	RR2				
DWord	Bit		Description		
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysMask			
		Default Value:		000000b	
		Access:		R/W	
		Physical MASK for the a	Physical MASK for the address[38:32] of the variable MTRR.		



IA32 MTRR PHYSMASK2 Low

MTRR_PHYSMASK2_L - IA32 MTRR PHYSMASK2 Low						
Register Space: MMIO: 0/2/0						
Default Value	e: 0	x0000000				
Size (in bits):	3	2				
Address:	O	F1A8h				
Variable MTI	RR2					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:	(00000h		
		Access:		R/W		
		Physical MASK for the address[31:0] of the	variable MTRR			
	11	Valid				
		Default Value:		0b		
		Access:	Access: R/W			
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value:	00000000000	b		
		Access:	RO			



IA32 MTRR PHYSMASK3 High

N	ITRR	PHYSMASK3	H - IA32	MTRR F	PHYSMASK3 High		
Register Space	ce:	MMIO: 0/2/0	- ИМІО: 0/2/0				
Default Value	e:	0x00000000					
Size (in bits):		32					
Address:		0F1BCh					
Variable MTRR3							
DWord	Bit			Description	1		
0	31:7	Reserved					
		Default Value:	0000000	000000000000000000000000000000000000000	0000000b		
		Access:	RO				
	6:0	PhysMask			-		
		Default Value:			0000000Ь		
		Access:			R/W		
		Physical MASK for the address[38:32] of the variable MTRR.			le MTRR.		



IA32 MTRR PHYSMASK3 Low

N	MTRR_PHYSMASK3_L - IA32 MTRR PHYSMASK3 Low					
Register Space	e: N	MMIO: 0/2/0				
Default Value	e: 0	x0000000				
Size (in bits):	3	2				
Address:	0	F1B8h				
Variable MTF	RR3					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:		00000h		
		Access:		R/W		
		Physical MASK for the address[31:0] of the	variable MTR	kR.		
	11	Valid				
		Default Value:			0b	
		Access:			R/W	
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value: 0000000000b				
		Access:	RO			



IA32 MTRR PHYSMASK4 High

N	ITRR	PHYSMASK4	H - IA32 MTRR P	HYSMASK4 High	
Register Space: MMIO: 0/2/0					
Default Value	e:	0x00000000			
Size (in bits):		32			
Address: 0F1CCh					
Variable MTRR4					
DWord	Bit		Description		
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysMask			
		Default Value:		0000000Ь	
		Access:		R/W	
		Physical MASK for the	Physical MASK for the address[38:32] of the variable MTRR.		



IA32 MTRR PHYSMASK4 Low

N	MTRR_PHYSMASK4_L - IA32 MTRR PHYSMASK4 Low					
Register Space	re: MMIO: 0/2/0					
Default Value	e: 0	x0000000				
Size (in bits):	3	2				
Address:	C	F1C8h				
Variable MTF	RR4					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:		00000h		
		Access:		R/W		
		Physical MASK for the address[31:0] of the	variable MTR	R.		
	11	Valid				
		Default Value:			0b	
		Access:			R/W	
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value:				
		Access:	RO			



IA32 MTRR PHYSMASK5 High

M	ITRR	PHYSMASK5_H	- IA32 MTRR P	HYSMASK5 High
Register Space	ce:	MMIO: 0/2/0		
Default Value	: :	0x00000000		
Size (in bits):		32		
Address: 0F1DCh				
Variable MTI	RR5			
DWord	Bit		Description	
0	31:7	Reserved	_	
		Default Value:	000000000000000000000000000000000000000	0000000Ь
		Access:	RO	
	6:0	PhysMask		
		Default Value:		0000000Ь
		Access:		R/W
		Physical MASK for the address[38:32] of the variable MTRR.		



IA32 MTRR PHYSMASK5 Low

MTRR_PHYSMASK5_L - IA32 MTRR PHYSMASK5 Low							
Register Space	ce: I	MMIO: 0/2/0					
Default Value	e: (0x0000000	x0000000				
Size (in bits):	3	32					
Address:	(DF1D8h					
Variable MT	RR5						
DWord	Bit	Desc	ription				
0	31:12	PhysMask					
		Default Value:	000	000h			
		Access:	R/\	N			
		Physical MASK for the address[31:0] of the	variable MTRR.				
	11	Valid					
		Default Value:		0b			
		Access:		R/W			
		Valid bit showing that MTRR decode is active.					
	10:0	Reserved					
		Default Value:	T T				
		Access:	RO				



IA32 MTRR PHYSMASK6 High

N	ITRR	PHYSMASK6	H - IA32 MTRR	PHYSMASK6 High	
Register Spa	ce:	MMIO: 0/2/0			
Default Value	efault Value: 0x00000000				
Size (in bits):		32			
Address:		0F1ECh			
Variable MT	RR6				
DWord	Bit	Description			
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000b	
		Access:	RO		
	6:0	PhysMask			
		Default Value:		0000000Ь	
		Access:		R/W	
		Physical MASK for the	address[38:32] of the variab	ole MTRR.	



IA32 MTRR PHYSMASK6 Low

I	/TRR	PHYSMASK6_L - IA32 MT	RR PHYSM	IASK6 Low		
Register Space	gister Space: MMIO: 0/2/0					
Default Value	e: (0x0000000				
Size (in bits):	3	2				
Address:	(DF1E8h				
Variable MT	RR6					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:	000	000h		
		Access: R/W				
		Physical MASK for the address[31:0] of the variable MTRR.				
	11 Valid					
		Default Value:		0b		
		Access:		R/W		
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value:	0000000000b			
		Access:	RO			



IA32 MTRR PHYSMASK7 High

V	ITRR	_PHYSMASK7_	H - IA32 MTRR F	PHYSMASK7 High	
Register Space	ce:	MMIO: 0/2/0			
Default Value	refault Value: 0x00000000				
Size (in bits):		32			
Address:		0F1FCh			
Variable MT	RR7				
DWord	Bit	Description			
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000b	
		Access:	RO		
	6:0	PhysMask			
		Default Value:		0000000Ь	
		Access:		R/W	
		Physical MASK for the	address[38:32] of the variable	e MTRR.	



IA32 MTRR PHYSMASK7 Low

N	/ITRR_	PHYSMASK7_L - IA32 MTI	RR PHYS	MASK7 Low		
Register Space	ce: I	MMIO: 0/2/0				
Default Value	e: (x00000000				
Size (in bits):	3	32				
Address:	()F1F8h				
Variable MT	RR7					
DWord	Bit	Desc	ription			
0	31:12	PhysMask				
		Default Value:		00000h		
		Access: R/W				
		Physical MASK for the address[31:0] of the variable MTRR.				
	11	Valid				
		Default Value:		0b		
		Access:		R/W		
		Valid bit showing that MTRR decode is active.				
	10:0	Reserved				
		Default Value:	00000000000	b		
		Access:	RO			



IA32 MTRR PHYSMASK8 High

V	ITRR	_PHYSMASK8_	H - IA32 MTRR P	HYSMASK8 High		
Register Spa	gister Space: MMIO: 0/2/0					
Default Value	e:	0x0000000				
Size (in bits):		32				
Address:		0F20Ch	DF20Ch			
Variable MT	RR8					
DWord	Bit	Description				
0	31:7	Reserved				
		Default Value:	000000000000000000000000000000000000000	0000000Ь		
		Access:	Access: RO			
	6:0	PhysMask	PhysMask			
		Default Value:		0000000Ь		
		Access:		R/W		
		Physical MASK for the	address[38:32] of the variable	e MTRR.		



IA32 MTRR PHYSMASK8 Low

I	/ITRR	PHYSMASK8_L - IA	32 MT	RR PHYS	SMASK8 Low	
Register Space	ce: I	MMIO: 0/2/0				
Default Value	e: (x0000000				
Size (in bits):	3	32	2			
Address:	(0F208h				
Variable MT	RR8					
DWord	Bit		Desc	cription		
0	31:12	PhysMask				
		Default Value:	Default Value: 00000h			
		Access: R/W				
		Physical MASK for the address[31:0] of the variable MTRR.				
	11	Valid				
		Default Value:			0b	
		Access:			R/W	
		Valid bit showing that MTRR d	decode is act	ive.		
	10:0	Reserved				
		Default Value:		00000000000	Ob	
		Access:		RO		



IA32 MTRR PHYSMASK9 High

V	ITRR	PHYSMASK9	H - IA32 MTRR P	HYSMASK9 High	
Register Space	ce:	MMIO: 0/2/0			
Default Value	efault Value: 0x00000000				
Size (in bits):		32			
Address:		0F21Ch			
Variable MT	RR9				
DWord	Bit	Description			
0	31:7	Reserved			
		Default Value:	000000000000000000000000000000000000000	0000000Ь	
		Access:	RO		
	6:0	PhysMask			
		Default Value:		0000000Ь	
		Access:		R/W	
		Physical MASK for the	address[38:32] of the variable	e MTRR.	



IA32 MTRR PHYSMASK9 Low

N	/ITRR_	PHYSMASK9_L - IA32 MTI	RR PHYS	MASK9 Low	
Register Space	Register Space: MMIO: 0/2/0				
Default Value	e: (x00000000			
Size (in bits):	3	32			
Address:	()F218h			
Variable MTI	RR9				
DWord	Bit	Desc	cription		
0	31:12	PhysMask			
		Default Value:	(00000h	
		Access: R/W			
		Physical MASK for the address[31:0] of the variable MTRR.			
	11 Valid				
		Default Value:		0b	
		Access:		R/W	
		Valid bit showing that MTRR decode is active.			
	10:0	Reserved			
		Default Value:	00000000000	b	
		Access:	RO		



IA Vertices Count

IA_VERTICES_COUNT - IA Vertices Count

Register Space: MMIO: 0/2/0

Source: RenderCS

Default Value: 0x00000000, 0x00000000

Access: R/W
Size (in bits): 64
Trusted Type: 1

Address: 02310h

This register stores the count of vertices processed by VF. This register is part of the context save and restore.

DWord	Bit	Description
0	63:32	IA Vertices Count Report UDW
		Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)
	31:0	IA Vertices Count Report LDW Total number of vertices fetched by the VF stage. This count is updated for every input vertex as
		long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)



IDI Cacheable Register

		IDICA - IDI Cachea	able Register
Register S	расе:	MMIO: 0/2/0	
Source:		BSpec	
Default Value:		0x0000000	
Size (in bi	ts):	32	
Address:		09014h	
Cacheable	9		
DWord	Bit	D	escription
0	31:30	LLCWBCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR.	AMMED TO 00b.
	29:28	LLCPRFOCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR	AMMED TO 00b.
	27:26	LLCPCCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR	AMMED TO 00b.
	25:24	LLCPDCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR	AMMED TO 00b.
	23:22	CLFCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR	AMMED TO 00b.
	21:20	POCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR.	AMMED TO 00b.
	19:18	ITMCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR.	AMMED TO 00b.
	17:16	WCILFCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR.	AMMED TO 00b.
	15:14	WILCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PROGR	AMMED TO 00b. CANNOT BE FLEXED.



13:12	WCILCA	-
	Access:	R/W
	>NOTE - THIS SHOULD ALWAY	S BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
11:10	WBMCA	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b.
9:8	RFOCA	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b.
7:6	PORINCA	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b.
5:4	PRDCA	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS BE PROGRAMMED TO 00b.	
3:2	DRDCA	
	Access:	R/W
	-	(so force feature is disabled) - Default.
	01b: Always drive 0.	
	10b: Always drive 1. 11b: Reserved.	
	Tib. Reserved.	
1:0	CRDCA	3
	Access:	R/W
	_	(so force feature is disabled) - Default.
	01b: Always drive 0. 10b: Always drive 1.	
	LIUU AIWAVS ONVE I	



IDI Control register

Register S Source: Default V Size (in bi Address:	'alue: its):	BSpec 0x00000181 32 09008h	Description
Source: Default V Size (in bi	'alue: its):	BSpec 0x00000181 32 09008h	Description
Size (in bi	its):	0x00000181 32 09008h	Description
Address:	Bit	09008h	Description
			Description
DWord			Description
Diloid	31:24		Description
0 3		Spares	-
		Access:	R/W
		ECO purposes and Reserved.	
	23:22	QOS setting for Frame Buffer Caching	
		Access:	R/W
		Level Cache/eDRAM. GFX Driver has to see and deciding which ways of LLC is allocat 00: QOS setting of 00 used for Frame Bu 01: QOS setting of 01 used for Frame Bu 10: QOS setting of 10 used for Frame Bu 11: QOS setting of 11 used for Frame Bu	ffers ffers ffers
7	21:16	IDI HASH MASK	_
		Access:	R/W
		calculation is forced to logic0. 21=> Address Bit[11] 20=> Address Bit[10] 19=> Address Bit[9] 18=> Address Bit[8] 17=> Address Bit[7] 16=> Address Bit[6] Note: It is required for GFX Driver to set [oit is set, the address line going into HASH for CBO ID 19:16] to 1 when eDRAM configuration is enabled. m this register as eDRAM is a memory side cache.
	15	GFX Data regulation	
		Access:	R/W
		BGF data regulation for incoming stream	s with chunkID detection.
	14:10	Reserved	



9	RSVD	RSVD	
J	Access:	RO	
8	Push Write Enable	,	
	Default Value:		1b
	Access:		R/W
	Push Write Enable: Push writes are a new two advantages. 1) Reduced TAG pass r going thru LLC. The downside is the fact that push write is required to guarantee consistency of	equirements 2) Only way to allows are weakly ordered which me	ocate into eLLC withou
7	Snoop Request control		
	Default Value:		1b
	Access:		R/W
	1: Snoop is allowed only when there are 0: Means after every 24 u2c response w		ypass.
6:4	LRUHint		
	Access:	R/W	
	send an LlcPrefData. 101b: If LRUHint is asserted from SQ wit send an LLCPrefCode command on the 010b: If LRUHint is asserted from SQ wit an LlcPrefRFO command on the C2U rec 011b: If LRUHint is asserted from SQ wit command on the C2U request channel. chooses to send LlcPrefRFO command on 111b: If LRUHint is asserted from SQ wit command on the C2U request channel.	001b: If LRUHint is asserted from SQ with a read or write command, IDI dispatcher chooses to	
3	RSVD		
	Access:	RO	
2	Resport 1 disable		
	Access:	R/W	
	0: Default value - Both the Response po 1: Rsp Port1 Disable - Response Port1 is		l.



1:0	SQ Grant Counter	
	Default Value:	01b
	Access:	R/W
	SQ grant counter - 2-bit grant counter for SC 00b: 1 grant. 01b: 2 grants. 10b: 4 grants. 11b: 8 grants.	requests



IDI HASH Mask Register

		DRBIDI3 - IDI HASH Mask R	Register	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x00000000		
Size (in b	oits):	32		
Address:		01948h		
DWord	Bit	Description		
0	31:10	Reserved		
		Access:	RO	
		Reserved		
	9:8	Reserved		
	7:6	Reserved		
		Access:	RO	
		Reserved		
	5:0	IDI HASH MASK		
		Access:	R/W	
		When corresponding MASK bit is set, the masked address	bit going into HASH calculator is	
		forced to be logic0.		
		21=> Address Bit[11]		
		20=> Address Bit[10] 19=> Address Bit[9]		
		18=> Address Bit[8]		
		17=> Address Bit[7]		
		16=> Address Bit[6]		
		For Gen8 with 128MB eDRAM eLLC, bits[5:0] should be set	to 001111 (matching 9008[21:16] IDI	
		hash mask)	oi an that appears in	
		In SKL, it is no longer needed for s/w to program this field cache	given that eDRAM is a memory side	



IDI Look up Register

		IDILK2 - IDI Lo	ook up Register
Register	Space:	: MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x0000000	
Size (in b	oits):	32	
Address	:	08514h	
IDI Lool	k up Re	egister	
DWord	Bit		Description
0	31:30	Spares	
		Access:	R/W Lock
	28	Colloc bit for Slice 5	
		Access:	R/W Lock
		Co-located indicates that the Collocated	d Cbo should receive this request.
	27	Direction bit for Slice 5	
		Access:	R/W Lock
		In Half ring uncore topologies this indicate: 1: Going Up. 0: Going Down.	ates if the
	26	Polarity bit for Slice 5	
	20	Access:	R/W Lock
		1	ID and the Destination Cbo ID - should this request be this is basically the Distance between the source and
	25	For Me for Slice 5	
		Access:	R/W Lock
		The next slice the Target of this request	(MyNeigbourld == DestCbold).
	24	Spares2	
		Access:	R/W Lock
		Reserved for Slice 4.	



23	Colloc bit for Slice 4	
	Access:	R/W Lock
	Co-located indicates that the Col	llocated Cbo should receive this request.
22	Direction bit for Slice 4	
	Access:	R/W Lock
	In Half ring uncore topologies this 1: Going Up. 0: Going Down.	s indicates if the
21	Polarity Bit for Slice 4	
	Access:	R/W Lock
	destination). 1 - Even. 0 - Odd.	cycles (this is basically the Distance between the source and
20	For Me bit for Slice 4	
	Access:	R/W Lock
	The next slice the Target of this request (MyNeigbourld == DestCbold).	
19	Spare for Slice 3	
	Access:	R/W Lock
	Reserved for Slice 3.	
18	Colloc bit for Slice 3	
	Access:	R/W Lock
	Co-located indicates that the Col	llocated Cbo should receive this request.
17	Direction bit for S3	
	Access:	R/W Lock
	In Half ring uncore topologies this 1: Going Up. 0: Going Down.	s indicates if the
16	Polarity Bit for Slice 3	
	Access:	R/W Lock
	Polarity based on the current core	e Slice ID and the Destination Cbo ID - should this request cycles (this is basically the Distance between the source and



0 - Odd.		1 - Even.	
Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 2		0 - Odd.	
Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 2			
The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 2	15		
Spare for Slice 2 Access: Reserved for Slice 2.			
Access: Reserved for Slice 2. R/W Lock Reserved for Slice 2. Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request.		The next slice the Target of	this request (MyNeigbourld == DestCbold).
Reserved for Slice 2. Colloc bit for Slice 2	14	Spare for Slice 2	
Colloc bit for Slice 2 Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request. Direction Bit for Slice 2 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1		Access:	R/W Lock
Access: R/W Lock Co-located indicates that the Collocated Cbo should receive this request. Direction Bit for Slice 2		Reserved for Slice 2.	
Co-located indicates that the Collocated Cbo should receive this request. Direction Bit for Slice 2 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	13	Colloc bit for Slice 2	
Direction Bit for Slice 2 Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.		Access:	R/W Lock
Access: In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requesent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourId == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.		Co-located indicates that the	e Collocated Cbo should receive this request.
Access: R/W Lock In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requesent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	12	Direction Bit for Slice 2	
In Half ring uncore topologies this indicates if the 1: Going Up. 0: Going Down. 11 Polarity Bit for Slice 2 Access: Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock The next slice 1 Access: R/W Lock Reserved for Slice 1.			R/W Lock
1: Going Up. 0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.			
0: Going Down. Polarity Bit for Slice 2 Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requesent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.			
Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.			
Access: R/W Lock Polarity based on the current core Slice ID and the Destination Cbo ID - should this requisent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.		3	
Polarity based on the current core Slice ID and the Destination Cbo ID - should this requesent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11		
sent to the rings in Even or Odd cycles (this is basically the Distance between the source destination). 1 - Even. 0 - Odd. 10 For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11	Polarity Bit for Slice 2	D AM Lock
destination). 1 - Even. 0 - Odd. 10 For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11	Polarity Bit for Slice 2 Access:	·
0 - Odd. 10 For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourId == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11	Polarity Bit for Slice 2 Access: Polarity based on the curren	t core Slice ID and the Destination Cbo ID - should this request
For me Bit for Slice 2 Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11	Polarity Bit for Slice 2 Access: Polarity based on the current sent to the rings in Even or 0	t core Slice ID and the Destination Cbo ID - should this request
Access: R/W Lock The next slice the Target of this request (MyNeigbourld == DestCbold). 9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.	11	Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or 0 destination).	t core Slice ID and the Destination Cbo ID - should this request
The next slice the Target of this request (MyNeigbourld == DestCbold). 9	11	Polarity Bit for Slice 2 Access: Polarity based on the current sent to the rings in Even or 0 destination). 1 - Even.	t core Slice ID and the Destination Cbo ID - should this request
9 Spare for Slice 1 Access: R/W Lock Reserved for Slice 1.		Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or 0 destination). 1 - Even. 0 - Odd.	t core Slice ID and the Destination Cbo ID - should this request
Access: R/W Lock Reserved for Slice 1. 8 Colloc Bit for Slice 1		Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or 0 destination). 1 - Even. 0 - Odd. For me Bit for Slice 2	t core Slice ID and the Destination Cbo ID - should this request Odd cycles (this is basically the Distance between the source and
Reserved for Slice 1. 8 Colloc Bit for Slice 1		Polarity Bit for Slice 2 Access: Polarity based on the current sent to the rings in Even or Odestination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access:	t core Slice ID and the Destination Cbo ID - should this request Odd cycles (this is basically the Distance between the source and
8 Colloc Bit for Slice 1	10	Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or 0 destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: The next slice the Target of	t core Slice ID and the Destination Cbo ID - should this request Odd cycles (this is basically the Distance between the source and
	10	Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or Odestination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: The next slice the Target of Spare for Slice 1	R/W Lock this request (MyNeigbourld == DestCbold).
Access: R/W Lock	10	Polarity Bit for Slice 2 Access: Polarity based on the current sent to the rings in Even or Odestination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: The next slice the Target of Spare for Slice 1 Access:	R/W Lock this request (MyNeigbourld == DestCbold).
11	10	Polarity Bit for Slice 2 Access: Polarity based on the curren sent to the rings in Even or 0 destination). 1 - Even. 0 - Odd. For me Bit for Slice 2 Access: The next slice the Target of Spare for Slice 1 Access: Reserved for Slice 1.	t core Slice ID and the Destination Cbo ID - should this request Odd cycles (this is basically the Distance between the source and R/W Lock this request (MyNeigbourld == DestCbold).



	IDILK2 - IDI Look up Register		
7	7 Direction Bit for Slice 1		
	Access: R/W Lock		
	In Half ring uncore topologies this indicates if the		
	1: Going Up.		
	0: Going Down.		
6	Polarity Bit for Slice 1		
	Access: R/W Lock		
	Polarity based on the current core Slice ID and the Destination Cbo ID - should	this request be	
	sent to the rings in Even or Odd cycles (this is basically the Distance between t	he source and	
	destination).		
	1 - Even.		
	0 - Odd.		
5	For Me Bit for Slice 1		
	Access: R/W Lock		
	The next slice the Target of this request (MyNeigbourld == DestCbold).		
4	4 Spare for Slice 0		
	Access: R/W Lock		
	Reserved for Slice 0.		
3	Colloc Bit for Slice 0		
	Access: R/W Lock		
	Co-located indicates that the Collocated Cbo should receive this request.		
2	Direction Bit in Slice0		
	Access: R/W Lock		
	Direction bit for Slice0:		
	In Half ring uncore topologies this indicates if the request needs to be driven on the Up going (1)		
	or the down (0) going ring direction. For Full ring it indicates Clock-wise (1) or counter clock-wise		
	directions.		
	1: Going Up. 0: Going Down.		
	o. doing bown.		
1			
	Access: R/W Lock		
	Polarity based on the current core Slice ID and the Destination Cbo ID - should	•	
	sent to the rings in Even or Odd cycles (this is basically the Distance between t	he source and	
	destination).		
	1 - Even.		



	IDILK2 - IDI Loo	k up Register
	0 - Odd.	
0	For Me bit for Slice0	
	Access:	R/W Lock
	The next slice the Target of this request (N	lyNeigbourld == DestCbold).



IDILook up Table register

		IDILK1 - IDILook u	p Table register
Register	Space:	: MMIO: 0/2/0	
Source:	·	BSpec	
Default \	Value:	0x0000000	
Size (in b	oits):	32	
Address		08510h	
IDI Lool	CUp re	gister l	
DWord	Bit		Description
0	31:21	Spares	
		Access:	R/W Lock
	20:16	GT Logical ID	
		Access:	R/W Lock
		Logical ID for GT.	
	15:14	Spares1	
		1	R/W Lock
		Reserved for SA slice.	
	13	Colloc bit for SA Slice	
			R/W Lock
		Co-located indicates that the Collocated Ch	oo should receive this request.
	12	Direction Bit for SA	
		Access:	R/W Lock
			if the request needs to be driven on the Up going (1) Il ring it indicates Clock-wise (1) or counter clock-wise
	11	Polarity bit for SA Slice	
		Access:	R/W Lock
		I	and the Destination Cbo ID - should this request be is basically the Distance between the source and
		o odd.	



10	For Me bit for SA	
	Access:	R/W Lock
	The next slice the Target of	this request (MyNeigbourld == DestCbold).
9:5	Number of LLC SA Slices	
	Access:	R/W Lock
	Number of Slice information	n in the system.
		ımber of LLC cache slices on the RING.
	Default: 0000b.	
4:0	Colocated Slice ID for GT	
	Access:	R/W Lock
	This register contains the ID slice0 to service GT.	of the slice that is servicing GT's co-located cycles. The default is



IDI MESSAGES

		IDIMSG - IDI MESS	SAGES	
Register	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x00000000		
Size (in l	oits):	32		
Address:	•	08500h		
IDI Mes	sage Re	egister		
DWord	Bit	Descript	tion	
0 3	31:16	Mask Bits		
		Access:		RO
		Reserved.		
	15:13	RSVD		
		Access:		RO
	12	MCHECK COMPLETE	_	
		Access:	R/W	1
		iMPH writes to this bit to initiate MCHECK COMPLE MBCunit will clear this bit once the PPPE flow is cor		(PPPE flow).
	11	Spare		
		Access:	R/W	1
		Spare Messaging Bit with self-clear.		
	10	MBC Busy ACK		
		Access:	R/W	1
		1 - Busy ACK from GPMunit(Non-Idle).		
		0 - Non Busy ACK from Gpmunit (Idle). This bit is valid only if 26th Bit is set.		
	9	Reserved		
	8	Reserved		
	7	RSVD		
	/	Access:		RO
	6	Request to Block IDI		
	0	Access:	R/W	ı
		Block and Unblock IDI Request - usually done during		
		22nd bit is set.	ng CFD Entry	y and Exits. This is valid Offig II
		Block IDI - CPD Entry = 1.		
		Unblock IDI CPD Exit = 0.		



_		IDI MESSAGES	
5	Unblock MMIO ack		
	Access:	R/W	
	Unblock MMIO ACK coming from SA	A. This is valid only if 21st bit is set.	
4	Mbcunit Arbitration request/Relea	se ACK	
	Access:	R/W	
	This is valid only if 20th bit is set. Arb req ack = 1. Arb release ack = 0.	MAE update. The ack is received from GPMunit.	
3	IDI Shutdown request		
	Access:	R/W	
	IDI Shutdown Request from GPM to MBCunit. This is valid only if the 19th bit is set.		
2	IDI Wakeup Message		
	Access:	R/W	
	IDI wakeup message from PM to MB	Cunit. This is valid only if 18th bit is set.	
1	Credit Active De-assertreq ACK		
•	Access:	R/W	
	ACCESS.	Credit Active De-assertreq ACK - GPMunit sends to the MBCunit.	
		Junit sends to the MBCunit.	



IDI Self Snoop Register

		IDISLFSNP - IDI Se	If Snoop Register
Register S	pace:	MMIO: 0/2/0	
Source:		BSpec	
Default Va	alue:	0x0000000	
Size (in bi	ts):	32	
Address:		09018h	
Cacheable	9		
DWord	Bit		Description
0	31:30	LLCWBSNP	
		Access:	R/W
		00b: Whatever the logic decides (so for	ce feature is disabled) - Default.
		01b: Always drive 0.	
		10b: Always drive 1. 11b: Reserved.	
		TIB. Reserved.	
	29:28	LLCPRFOSNP	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PRO	OGRAMMED TO 00b. CANNOT BE FLEXED.
	27.26		
	27:26	LLCPCSNP	Day
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PRO	OGRAMMED TO 00b. CANNOT BE FLEXED.
	25:24	LLCPDSNP	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PRO	OGRAMMED TO 00b. CANNOT BE FLEXED.
	23:22	CLFCA	
		Access:	R/W
		NOTE - THIS SHOULD ALWAYS BE PRO	OGRAMMED TO 00b. CANNOT BE FLEXED.
	21:20	POCA	
	21.20	Access:	R/W
			DGRAMMED TO 00b. CANNOT BE FLEXED.
	19:18	ITMSNP	
		Access:	R/W
		00b: Whatever the logic decides (so for	ce feature is disabled) - Default.



	IDISLFSNP - ID	I Self Snoop Register
	01b: Always drive 0. 10b: Always drive 1. 11b: Reserved.	
17:16	WCILFSNP	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
15:14	WILSNP	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
13:12	WCILSNP	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
11:10	WBMSNP	
	Access:	R/W
0.0		BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
9:8	RFOSNP	la av
	Access:	R/W
	01b: Always drive 0. 10b: Always drive 1. 11b: Reserved.	(so force feature is disabled) - Default.
7:6	PORINSNP	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
5:4	PRDSNP	
	Access:	R/W
	NOTE - THIS SHOULD ALWAYS	BE PROGRAMMED TO 00b. CANNOT BE FLEXED.
3:2	DRDSNP	
	Access:	R/W
	<u> </u>	(so force feature is disabled) - Default.
	01b: Always drive 0.	
	10b: Always drive 1.	
	11b: Reserved.	



	IDISLFSNP - IDI Se	If Snoop Register	
1:0	CRDSP		
	Access:	R/W	
	00b: Whatever the logic decides (so for	ce feature is disabled) - Default.	
	01b: Always drive 0.		
	10b: Always drive 1. 11b: Reserved.		
	TID. Reserveu.		



Idle Switch Delay

	IDLEDLY - Idle Switch Delay
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	0223Ch-0223Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_RCSUNIT
Address:	1223Ch-1223Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT0
Address:	1A23Ch-1A23Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VECSUNIT
Address:	1C23Ch-1C23Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_VCSUNIT1
Address:	2223Ch-2223Fh
Name:	Idle Switch Delay
ShortName:	IDLEDLY_BCSUNIT
The IDITOLY we winte	expensions on Idla Dalay field which specifies eight times the time stemp base units allowed

The IDLEDLY register contains an Idle Delay field which specifies eight times the time stamp base units allowed for command streamer to wait before a context is switched out leading to IDLE state in Execlist mode, i.e following this context switch there is no active element available in HW to execute. Refer "Time Stamp Bases[SKL+]" subsection in Power Management chapter for time stamp base unit granularity. Example: An IDLE Delay count of "2" with Time stamp base unit value of 80ns would mean an idle delay wait of 1280ns (2*8*80). A default value of 0, means that by default, there is no restriction to wait on a context switch leading to IDLE. This register has no significance when Execlists are not enabled.

DWord	Bit	Description	
0	31:21	Reserved	
		Format:	MBZ
	20:0	IDLE Delay	
		Format:	U21
		Eight times the time stamp base units allowed.	
		Refer "Time Stamp Bases[SKL]" subsection in Power Manage	•
		unit granularity. Example: An IDLE Delay count of "2" with would mean an idle delay wait of 1280ns (2*8*80).	Time stamp base unit value of 80ns



Indirect Context Offset Pointer

INDIRE	ECT_CTX_OFFSET - In	idirect Context (Offset Pointer
ter Space:	MMIO: 0/2/0		

Registe Source:

BSpec

Default Value: 0x00000980 [KBL]

Access: R/W Size (in bits): 32 Trusted Type: 1

021C8h-021CBh Address:

Name: Indirect Context Offset Pointer ShortName: INDIRECT_CTX_OFFSET_RCSUNIT

Address: 121C8h-121CBh

Name: Indirect Context Offset Pointer ShortName: INDIRECT_CTX_OFFSET_VCSUNIT0

Address: 1A1C8h-1A1CBh

Name: Indirect Context Offset Pointer ShortName: INDIRECT_CTX_OFFSET_VECSUNIT

Address: 1C1C8h-1C1CBh

Indirect Context Offset Pointer Name: ShortName: INDIRECT_CTX_OFFSET_VCSUNIT1

Address: 221C8h-221CBh

Indirect Context Offset Pointer Name: ShortName: INDIRECT_CTX_OFFSET_BCSUNIT

This register is used to program the offset where commands RCS_INDIRECT_CTX points to will be executed as part of engine context restore.

Programming Notes	Source
BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS: This register functionality is not supported and must not be programmed for these command streamers.	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
Offset of Indirect CS context must be always programmed to a command boundary and cacheline boundary inside the context image.	
Indirect context pointer itself is restored during context restore and hence Indirect Context Offset must not be programmed with value less than 0x5.	

DWord	Bit	Description	
0	31:16	Reserved	
		Format:	MBZ



	IND	IRECT_CTX_OFFSET - In	direct Conte	ext Offset Pointer
	15:6	Offset of Indirect CS Context		
		Format:		U10
		SVG context. It is not valid to program t	lirect CS context. This defaults to execute between CS and this to a value that is greater or equal to the starting e programmed at the end of engine context then program	
		Value		Name
		26h	[Default]	
-	5:0	Reserved		
		Format:	MBZ	



Indirect Context Pointer

INDIRECT_CTX - Indirect Context Pointer
MMIO: 0/2/0
BSpec
0x0000000
R/W
32
1
021C4h-021C7h
Indirect Context Pointer
INDIRECT_CTX_RCSUNIT
121C4h-121C7h
Indirect Context Pointer
INDIRECT_CTX_VCSUNIT0
1A1C4h-1A1C7h
Indirect Context Pointer
INDIRECT_CTX_VECSUNIT
1C1C4h-1C1C7h
Indirect Context Pointer
INDIRECT_CTX_VCSUNIT1
221C4h-221C7h
Indirect Context Pointer
INDIRECT_CTX_BCSUNIT

This register is used to program the indirect address to be executed between CS and SVG engine context if enabled. This will only get executed due to regular context save/restore and not during power restore. This register is part of the execution list context and will be executed per context. Only supported if execution list is enabled. There is no preempting workloads within this context.

Programming Notes		Source
BlitterCS/VideoCS/VideoCS2/VideoEnhancementCS: This renot supported and must not be programmed for these com	,	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS
The following commands are not supported within Render	CS indirect context:	RenderCS
Command Name		
MI_WAIT_FOR_EVENT		
MI_SEMAPHORE_SIGNAL		
MI_ARB_CHECK		
MI_RS_CONTROL		



INDIRECT_CTX - **Indirect Context Pointer**

INDIRECT_CTX - Indire
MI_REPORT_HEAD
MI_URB_ATOMIC_ALLOC
MI_SUSPEND_FLUSH
MI_TOPOLOGY_FILTER
MI_RS_CONTEXT
MI_SET_CONTEXT
MI_URB_CLEAR
MI_SEMAPHORE_WAIT in register poll mode is supported.
MI_BATCH_BUFFER_START
MI_CONDITIONAL_BATCH_BUFFER_END
MEDIA_OBJECT_WALKER
GPGPU_WALKER
3DPRIMITIVE
3DSTATE_BINDING_TABLE_POINTERS_VS
3DSTATE_BINDING_TABLE_POINTERS_HS
3DSTATE_BINDING_TABLE_POINTERS_DS
3DSTATE_BINDING_TABLE_POINTERS_GS
3DSTATE_BINDING_TABLE_POINTERS_PS
3DSTATE_GATHER_CONSTANT_VS
3DSTATE_GATHER_CONSTANT_GS
3DSTATE_GATHER_CONSTANT_HS
3DSTATE_GATHER_CONSTANT_DS
3DSTATE_GATHER_CONSTANT_PS
3DSTATE_DX9_CONSTANTF_VS
3DSTATE_DX9_CONSTANTF_HS
3DSTATE_DX9_CONSTANTF_DS
3DSTATE_DX9_CONSTANTF_GS
3DSTATE_DX9_CONSTANTF_PS
3DSTATE_DX9_CONSTANTI_VS
3DSTATE_DX9_CONSTANTI_HS
3DSTATE_DX9_CONSTANTI_DS
3DSTATE_DX9_CONSTANTI_GS
3DSTATE_DX9_CONSTANTI_PS
3DSTATE_DX9_CONSTANTB_VS



		INDIRECT_CTX - Indirect	Context Pointer			
3DSTAT	E_DX9	_CONSTANTB_HS				
3DSTAT	E_DX9	_CONSTANTB_DS				
		_CONSTANTB_PS				
3DSTAT	E_DX9	_LOCAL_VALID_VS				
3DSTAT	E_DX9	_LOCAL_VALID_DS				
3DSTAT	E_DX9	_LOCAL_VALID_HS				
3DSTAT	E_DX9	_LOCAL_VALID_GS				
3DSTAT	E_DX9	_LOCAL_VALID_PS				
3DSTAT	E_DX9	_GENERATE_ACTIVE_VS				
3DSTAT	E_DX9	_GENERATE_ACTIVE_HS				
3DSTAT	E_DX9	_GENERATE_ACTIVE_DS				
3DSTAT	E_DX9	_GENERATE_ACTIVE_GS				
3DSTAT	E_DX9	_GENERATE_ACTIVE_PS				
3DSTAT	E_BIN[DING_TABLE_EDIT_VS				
3DSTAT	E_BINI	DING_TABLE_EDIT_GS				
3DSTAT	E_BINI	DING_TABLE_EDIT_HS				
3DSTAT	E_BIN[DING_TABLE_EDIT_DS				
3DSTAT	E_BIN[DING_TABLE_EDIT_PS				
3DSTAT	E_CON	NSTANT_VS				
3DSTAT	E_CON	NSTANT_GS				
3DSTAT	E_CON	NSTANT_PS				
3DSTAT	E_CON	NSTANT_HS				
3DSTAT	E_CON	NSTANT_DS				
MI_BAT	CH_BU	IFFER_END				
DWord	Bit	Desc	ription			
0	31:6	Indirect CS Context Address				
		Format: GraphicsAddress[31]	:6]			
		Pointer to the Context in memory to be execut	ed as a batch.			
	5:0	Size of Indirect CS Context				
		Format:	U6			
		This is the size of the Indirect Context for CS. The commands where a cache line is 64B. If program				
		context is disabled. Value	Nome			
		[0,63]	Name			



INF unit Level Clock Gating Control 9560

	INFCGCTL9560 - INF unit Level Clock Gating Control 9560						
Register	Space	e: MMIO: 0/2/0					
Source:		BSpec					
Default \	√alue:	0x000000FF					
Size (in b	oits):	32					
Address:	:	09560h					
Unit Lev	el Clo	ock Gating Disable bits					
DWord	Bit		Description				
0	31:8	Reserved					
		Access:	R/W				
		Reserved					
	7	CPMAunit Clock Gating Disable					
		Default Value:		1b			
		Access:		R/W			
		CPMAunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be functionality) '1': Clock Gating Disabled. (i.e., clocks are to		equired to toggle for			
	6	GTFSunit Clock Gating Disable					
		Default Value:		1b			
		Access:		R/W			
		GTFSunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)					
	5	RPMunit Clock Gating Disable					
		Default Value:		1b			
		Access:		R/W			
		RPMunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)					



4	MBGFUCunit Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	MBGFUCunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
3	CGPSFunit Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	CGPSFunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
2	MDRBunit Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	'0': Clock Gating Enabled. (i.e., clocks can be gated when they are not required to toggle for functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, always)		
1	MGSRunit Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	MGSRunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alway)		
0	MRCunit Clock Gating Disable		
	Default Value:	1b	
	Access:	R/W	
	MRCunit Clock Gating Disable Control: '0': Clock Gating Enabled. (i.e., clocks can be gated when functionality) '1': Clock Gating Disabled. (i.e., clocks are toggling, alway)		



Instruction Parser Mode Register

INSTPM - Instruction Parser Mode Register Register Space: MMIO: 0/2/0 Source: **BSpec** Default Value: 0x00000000 Access: r/w Size (in bits): 32 Trusted Type: 1 Address: 020C0h-020C3h Name: Instruction Parser Mode Register ShortName: INSTPM_RCSUNIT Address: 120C0h-120C3h Name: Instruction Parser Mode Register ShortName: INSTPM_VCSUNIT0 Address: 1A0C0h-1A0C3h Name: Instruction Parser Mode Register ShortName: INSTPM VECSUNIT Address: 1C0C0h-1C0C3h

Name: Instruction Parser Mode Register

ShortName: INSTPM_VCSUNIT1

Address: 220C0h-220C3h

Name: Instruction Parser Mode Register

ShortName: INSTPM_BCSUNIT

The INSTPM register is used to control the operation of the Instruction Parser. Certain classes of instructions can be disabled (ignored) - often useful for detecting performance bottlenecks. Also, Synchronizing Flush operations can be initiated - useful for ensuring the completion (vs. only parsing) of rendering instructions.

Programming Notes

- If an instruction type is disabled, the parser will read those instructions but not process them.
- Error checking will be performed even if the instruction is ignored.
- All Reserved bits are implemented.
- This Register is saved and restored as part of Context.

DWord	Bit	Description		
0	31:16	Mask		
		Access:	WO	
		Format:	Mask	



	INSTP	M - Instruction Pa	arser Mo	de Register	
	Masks: These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.				
15:1	4 Reserved				
	Format:			MBZ	
13	Reserved				
	Format:			MBZ	
12	Reserved				
	Format:			MBZ	
11	CLFLUSH To	ggle			
	Source:		RenderCS		
	Access:	Access:		RO	
	Format:	Format:		U1	
	This bit chan Only.	This bit changes polarity each time the MI_CLFLUSH command completes. This bit is Read Only.			
11	Reserved	Reserved			
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS		cementCS	
	Format:	Format: MBZ			
10	Implied Ator	Implied Atomic Fences To Write Fences			
	Format:	Format: U1			
	operations (F affect data or	If set, all implied atomic fences generated by Render Command Streamer during various operations (Flushes, Context Switch) are converted to regular write fences. Setting this bit will affect data ordering functionalityf. When reset HW behaves as expected.			
9:0	Reserved			-	
	Format:			MBZ	



Internal GAM State

INTSTATE - Internal GAM State

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 040C0h

7.000.000.		
DWord	Bit	Description
0	31:0	Reserved



Interrupt Line

	INTRLINE_0_2_0_PCI - Interrupt Line					
Register Space: PCI: 0/2/0						
Source:		BSpec				
Default \	Value	e: 0x00000000				
Size (in l	oits):	8				
Address		0003Ch				
_		•	routing information. The device itself does not use this value, tems to determine priority and vector information.			
DWord	Bit		Description			
0	7:0	Interrupt Connection				
		Default Value:	00000000Ь			
Access: R/W			R/W			
	Used to communicate interrupt line routing information. POST software writes the rout information into this register as it initializes and configures the system. The value in this indicates to which input of the system interrupt controller the device's interrupt pin is controller.					



Interrupt Mask Register

IMR - Interrupt Mask Register			
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0xFFFFFFF		
Access:	R/W		
Size (in bits):	32		
Address:	020A8h-020ABh		
Name:	Interrupt Mask Register		
ShortName:	IMR_RCSUNIT		
Address:	120A8h-120ABh		
Name:	Interrupt Mask Register		
ShortName:	IMR_VCSUNIT0		
Address:	1A0A8h-1A0ABh		
Name:	Interrupt Mask Register		
ShortName:	IMR_VECSUNIT		
Address:	1C0A8h-1C0ABh		
Name:	Interrupt Mask Register		
ShortName:	IMR_VCSUNIT1		
Address:	220A8h-220ABh		
Name:	Interrupt Mask Register		
ShortName:	IMR_BCSUNIT		
The IMR register is	used by software to control which Interrupt Status Register bits are masked or unmasked.		

The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.

DWord	Bit	Description					
0	31:0	Interrupt Mask Bits					
		Format: InterruptMask[32] Refer to the Interrupt Control Register section for bit definitions.					
		This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR. Reserved bits in the Interrupt Control Register are RO.					
		Value	Value Name Description				
		FFFF FFFFh [Default]					
		0h Not Masked Will be reported in the IIR					
		1h	Masked	Will not be reported in the IIR			



Interrupt Pin

	INTRPIN_0_2_0_PCI - Interrupt Pin					
Register Space:		re: PCI: 0/2/0				
Source:		BSpec				
Default \	/alue	: 0x00000001				
Size (in b	oits):	8				
Address:		0003Dh				
This reg	ister	tells which interrupt pin the device uses.				
DWord	Bit	Descripti	on			
0	7:0	Interrupt Pin				
	Default Value:		0000001b			
		Access:	RO			
		As a single function device, the IGD specifies INTA# as its interrupt pin. Hardwired to 01h = INTA#.				



I/O Base Address

	IOBAR_0_2_0_PCI - I/O Base Address
Register Space:	PCI: 0/2/0
Source:	BSpec
Default Value:	0x0000001
Size (in bits):	32
Address:	00020h

This register provides the Base offset of the I/O registers within Device #2. Bits 15:6 are programmable allowing the I/O Base to be located anywhere in 16bit I/O Address Space. Bits 2:1 are fixed and return zero; bit 0 is hardwired to a one indicating that 8 bytes of I/O space are decoded. Access to the 8Bs of IO space is allowed in PM state D0 when IO Enable (PCICMD bit 0) set. Access is disallowed in PM states D1-D3 or if IO Enable is clear or if Device #2 is turned off or if Internal graphics is disabled through the fuse or fuse override mechanisms. Note that access to this IO BAR is independent of VGA functionality within Device #2.

If accesses to this IO bar is allowed then all 8, 16 or 32 bit IO cycles from IA cores that falls within the 8B are claimed.

DWord	Bit	Description			
0	15:6	IO Base Address			
		Default Value: 0000000000b			
		Access:	R/W		
		Set by the OS, these bits corres	S, these bits correspond to address signals [15:6].		
	5:3	Reserved			
		Format:	MBZ		
	2:1	Memory Type			
		Default Value:		00b	
		Access:		RO	
		Hardwired to 0s to indicate 32-	bit address.		
	0	Memory/IO Space			
		Default Value:		1b	
		Access:		RO	
		Hardwired to "1" to indicate IO	space.		



IPC PER SUBSLICE

EUMETRICS EVENT1 - IPC PER SUBSLICE

Register Space: MMIO: 0/2/0 Default Value: 0x00000000

Size (in bits): 32

Address: 00D90h

This register mirrors an accumulating count for EU Metric Event1.

It is enabled by configuration bits in GPMunit and SPMunits.

Note that count is never cleared and delta should be calculated by sampling the initial register value at the start and subtracting that value off from the final sample value.

DWord	Bit	Description	
0	31:0	EU Metric Event Count	
		Access:	RO



KCR GAM slave counter High part

KCR	CTR_SL	AVE_H - KCR GAN	I slave counter High part
Register Space:	MMIO: 0/2/0		
Source:	BSpec		
Default Value:	0x0000000		
Size (in bits):	32		
Address:	0482Ch		
DWord	Bit		Description
0	31:0	KCR Slave Counter High	
		Default Value:	0000000h
		Access:	R/W
		Slave High counter[63:32] for KCR	



KCR GAM slave counter Low part

KCR_CTR_SLAVE_L - KCR GAM slave counter Low part				
Register Space:	MMIO: 0/2/0			
Source:	BSpec	BSpec		
Default Value:	0x0000000			
Size (in bits):	32			
Address:	04828h			
DWord	Bit		Description	
0	31:0 KCR Slave Counter Low			
		Default Value:	0000000h	
		Access:	R/W	
		Slave Low counter[31:0] for	KCR	



L3 Bank Status

		L3STAT - L3 Bank Status					
Register Space:		ace: MMIO: 0/2/0					
Source:		BSpec					
Default Value:		ue: 0x00000000					
Size (in b	oits):): 32					
Address:		0B128h					
L3 Statu	s reg	egister					
DWord	Bit	t Description					
0	31	L3 Fill Access Status bit					
		Access: RO					
		This register is Hardware Set and Clear.					
		Set condition: set when the first command is seen on LTCC-LTCD interface.					
		Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTC					
		Reset condition: This Flag will be reset only if we have atleast 1 modified line in the car	che written				
		by DC client.					
-	30						
		Access: RO					
		This register is Hardware Set and Clear					
		Set condition : set when the first command is seen on LTCC-LTCD interface.					
		Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTCD interfa					
	29	Constant access Status bit					
		Access: RO					
		This register is Hardware Set and Clear					
		Set condition: set when the first command is seen on LTCC-LTCD interface.					
		Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTC	CD interface.				
	28	State access Status bit					
		Access: RO					
		This register is Hardware Set and Clear					
		Set condition: set when the first command is seen on LTCC-LTCD interface.					
		Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTC					
-	27	7 EU data traffic access Status bit					
		Access: RO					
		This register is Hardware Set and Clear					
		Set condition: set when the first command is seen on LTCC-LTCD interface.					
		Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTC	D interface.				



	L3STAT - L3 Bank Status			
2	26 I	A coherent access Status bit		
		Access:	RO	
	5	This register is Hardware Set and Clear Set condition: set when the first command is seen on LTCC-LTCD interface. Reset condition: reset when the first Pipeline Flush command is seen on the LTCC-LTCD interface.		
2	25:0 Reserved			
		Access:	RO	



L3 Control Register

L3CNTLREG - L3 Control Register

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000 [KBL]

Access: R/W Size (in bits): 32

Address: 07034h

Programming Notes

The L3 allocation programming should assign all ways of the cache with no left over ways. Refer to L3 section for the recommended settings.

Any L3 configuration change that reduces the data cache allocation when strong IA coherency is used requires the full flush of L3 prior to the programming update.

An explicit or implicit flush of L3 (DC Flush) through the command streamer doesn't result in flushing/invalidating the IA Coherent lines from L3. However this can be achieved by setting the "**Pipe line flush Coherent lines**" control bit in the "L3SQCREG4" register.

Tiush Conerent lines Control bit in the L3SQCREG4 register.				
DWord	Bit	Description		
0	31:25	All L3 Client Pool		
		Access:	R/W	
		Number of ways allocated for the all client pool. This is a combined pool for all clients.		
		Value	Name	
		30h	[Default]	
		Programming Notes		
		When this field is non-zero, DC Way Assignment and Read Only Client Pool should be 0KB.		
	24:18	DC Way Assignment		
		Access:	R/W	
		Number of ways allocated for DC. Note this allocation is only for DC data types.		
		Programming Notes		
		Note: This field must be 0KB if All L3 Client Pool is non-zero. Please refer to L3 HAS for valid programming values		
	17:11	Read Only Client Pool		
		Access:	R/W	
		Number of ways allocated for Read Only L3 clients. This is a combined pool for all Read Only clients.		
		Programming Notes		
		Note: This field must be 0KB if All L3 Client Pool is non-zero. Please refer to L3 HAS for valid programming values		



	L3CNTLREG - L3 Control Register						
10	Reserved						
	Access:					R/W	
	Format:					PBC	
9	Error Det	tection Behav	ior Control				
	Access:				R/W		
	Format:				Enable		
	type ever requireme Once err model) pr	its. Such option ents. or detection is fior to execution	on will be used v s enabled, s/w h	when corresponds as to initialized	oonding ze URB c	or a non-recoverable error due to SER context has data consistency or SLM to all 0's (based on usage required to clean up the error	
	Value Name Description					cription	
	0h	[Default]	RTL does not h	nang on pari	ty errors	s or double bit error	
	1h		RTL enforces a	hang on pa	rity erro	rs or double bit error	
8	GPGPU L	3 Credit Mod	le Enable				
	Access:				R/W		
	Format:	Format:			Enable		
	from L3 c	•	erride the regis			to provide the MAX latency coverage and 0xB100[23:19], to 0 and the	
7:1	URB Allo	cation					
	Access:					R/W	
	Number	Number of ways allocated for URB usage					
		Value				Name	
	30h			[Default]			
	Programming Notes						
	Please refer to L3 HAS for valid programming values. At least one way needs to be programmed in L3 space.						
0	SLM Mode Enable						
	Access:	ac Eliabic			R/W		
	Format:				Enable		
	L	abled, a 64KB	(per bank) regi	on of L3 is re			



L3 Control Register1

	L3CNTLREG1 - L3 Control Register1						
Register	Snace.		Control Register I				
Source:	Space.	BSpec					
Default \	اعليام.	0x8007FFF0 [KBL]					
Size (in b		32					
Address:		0B10Ch					
DWord	Bit	OBTOCII	Description				
0	31:28	Data Fifo Depth Control	Description				
U	31.20	Access: R/W					
		recess.	119 **				
		Data Fifo Depth Control (TS mode).					
		Value cannot be zero for normal operation.					
		lbcf_csr_lc_datafifo_depth[3:0].					
		Value	Name				
		1000b	[Default]				
	27.24		[Delauit]				
	27:24	Data Clock off time	R/W				
		Access:	I R/ VV				
			Description				
		Data Clock off time (DATACLKOFF): Data Clock off time - Data block is shut this register bits. lbcf_csr_lc_dataclkoff_time[3:0]. Min value to be 4'h0100. It should be between 4'h4: 4'hf.	t off after these many number of clocks programmed in				
		Value	Name				
		1100b	[Default]				
	23:20	TAG CLK OFF TIME	-				
		Access: R/W					
		Description					
		TAG CLK OFF TIME (TAGCLKOFF): TAG Clock Off time. This is the time, which Clock gating Logic checks before it turns off the clock. Ibcf_csr_lc_tagclkoff_time[3:0]. Value can be between 4'h4 - 4'hf.					



Default Value: Ob		Value	N	ame		
Default Value: Access: L3 Aging Disable Bit (L3AGDIS): Aging Disable. Ibcf_csr_lc_agingdis. 18:15 Fill aging Default Value: Access: Fill aging (L3AGF): Aging Counter for Fill. Ibcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 14:11 Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: L3 Aging Counter for SNOOP Default Value: Access: L3 Aging Counter for SNOOP: R/W		0100b	[Default]			
Default Value: Access: L3 Aging Disable Bit (L3AGDIS): Aging Disable. Ibcf_csr_lc_agingdis. 18:15 Fill aging Default Value: Access: Fill aging (L3AGF): Aging Counter for Fill. Ibcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 14:11 Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: L3 Aging Counter for SNOOP Default Value: Access: L3 Aging Counter for SNOOP: R/W	19	L3 Aging Disable Bit	<u> </u>			
L3 Aging Disable Bit (L3AGDIS): Aging Disable. Ibcf_csr_lc_agingdis. Fill aging Default Value: Access: R/W Fill aging (L3AGF): Aging Counter for Fill. Ibcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 14:11 Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: L3 Aging Counter for SNOOP:				0b		
L3 Aging Disable Bit (L3AGDIS): Aging Disable. Ibcf_csr_lc_agingdis. Fill aging Default Value: Access: R/W Fill aging (L3AGF): Aging Counter for Fill. Ibcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 14:11 Aging Counter for Read 1 Port Default Value: Access: Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero.		Access:		R/W		
Bot_csr_lc_agingdis. Bot_csr_lc_agingdis. Bot_csr_lc_agingdis. Bot_csr_lc_agingdis. Bot_csr_lc_agingdis. Bot_csr_lc_fill_aging (L3AGF): Aging Counter for Fill. Bot_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. Bot_csr_lc_fill_aging_cnt[3:0]. Bot_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. Bot_csr_lc_r1_aging_cnt[3:0]. Bot_csr_lc_r1_aging_cnt[3:0]. Bot_csr_lc_r1_aging_cnt[3:0]. Bot_csr_lc_r1_aging_cnt[3:0]. Bot_csr_lc_r1_aging_cnt[3:0]. Bot_csr_lc_r0_aging_cnt[3:0]. Bot_csr_lc_r0_r0_r0_r0_r0_r0_r0_r0_r0_r0_r0_r0_r0_						
18:15 Fill aging Default Value: 1111b Access: R/W						
Default Value: Access: R/W		lbcf_csr_lc_agingdis.				
Access: R/W Fill aging (L3AGF): Aging Counter for Fill. lbcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 14:11 Aging Counter for Read 1 Port Default Value: 1111b Access: R/W Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: 1111b Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. lbcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero.	18:15	Fill aging				
Fill aging (L3AGF): Aging Counter for Fill. lbcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. Aging Counter for Read 1 Port Default Value:		Default Value:	1	111b		
Aging Counter for Fill.		Access:	R	/W		
Ibcf_csr_lc_fill_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. Id:11						
If bit B103.19 is 0 then this register value has to be nonzero. Aging Counter for Read 1 Port						
14:11 Aging Counter for Read 1 Port Default Value: Access: R/W Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:						
Default Value: Access: R/W Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:		If bit B103.19 is 0 then this register valu	e has to be nonzero.			
Access: Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:	14:11	Aging Counter for Read 1 Port				
Aging Counter for Read 1 Port (L3AGR1): Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: 111b Access: R/W L3 Aging Counter for SNOOP:		Default Value:	1	111b		
Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. L3 Aging Counter for R0 Default Value:		II -		A A I		
Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value: 1111b Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 111b Access: R/W L3 Aging Counter for SNOOP Default Value: 111b Access: R/W L3 Aging Counter for SNOOP: R/W R/W				/ VV		
If bit B103.19 is 0 then this register value has to be nonzero. 10:7 L3 Aging Counter for R0 Default Value:		Aging Counter for Read 1 Port (L3AGR1		/VV		
10:7 L3 Aging Counter for R0 Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port.		/W		
Default Value: Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0].):	/W		
Access: R/W L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: 111b Access: R/W L3 Aging Counter for SNOOP:		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value):	/VV		
L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value: Access: R/W L3 Aging Counter for SNOOP:	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value.	e has to be nonzero.			
Aging Counter for R0 Port. lbcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. L3 Aging Counter for SNOOP	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value:	e has to be nonzero.	111b		
Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value has to be nonzero. E3 Aging Counter for SNOOP	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access:	e has to be nonzero.	111b		
If bit B103.19 is 0 then this register value has to be nonzero. 6:4 L3 Aging Counter for SNOOP Default Value:	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. lbcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0):	e has to be nonzero.	111b		
6:4 L3 Aging Counter for SNOOP Default Value: 111b Access: R/W L3 Aging Counter for SNOOP:	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port.	e has to be nonzero.	111b		
Default Value: 111b Access: R/W L3 Aging Counter for SNOOP:	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0].	e has to be nonzero.	111b		
Access: R/W L3 Aging Counter for SNOOP:	10:7	Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0].	e has to be nonzero.	111b		
L3 Aging Counter for SNOOP:		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for SNOOP	e has to be nonzero.	111b /W		
		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for SNOOP	e has to be nonzero.	111b /W		
I Aging Counter for Speed Bort		Aging Counter for Read 1 Port (L3AGR1 Aging Counter for Read 1 Port. Ibcf_csr_lc_r1_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for R0 Default Value: Access: L3 Aging Counter for R0 (L3AGR0): Aging Counter for R0 Port. Ibcf_csr_lc_r0_aging_cnt[3:0]. If bit B103.19 is 0 then this register value. L3 Aging Counter for SNOOP Default Value: Access:	e has to be nonzero.	111b /W		



L3CNTLREG1 - L3 Control Register1							
	3:0 Reserved						
		Default Value:	0000b				
		Access:	RO				
		Reserved.					



L3 LRA 0

		L3_LRA_0	- L3 LRA 0			
Register Space: Source:	MMIO: BSpec	MMIO: 0/2/0				
Default Value:	0x0E03	7.00				
Size (in bits):	32	7000				
Exists If:		[Platform] == 'Client'				
Address:	04A10ł					
DWord	Bit		Description			
0	31:30	L3				
		Default Value:		00b		
		Access:		R/W		
		Which LRA should L3 use.				
_	29:20	L3 LRA1 Min				
		Default Value:	0011100000b			
		Access:	R/W			
		Minimum value of progr	rammable LRA1.			
_	19:10	L3 LRA0 Max				
		Default Value:	0011011111b			
		Access:	R/W			
		Maximum value of programmable LRA0.				
	9:0	L3 LRA0 Min				
		Default Value:	000000000b			
		Access:	R/W			
		Minimum value of progr	rammable LRA0.			



L3 LRA 0 GPGPU

	L3	B_LRA_0_GPGPU -	L3 LRA 0 GPGPU			
Register Space:	MMIO:	MMIO: 0/2/0				
Source:	BSpec	BSpec				
Default Value:	0x0501	3C00				
Size (in bits):	32					
Address:	04DD0	h				
DWord	Bit		Description			
0	31:30	L3 GPGPU				
		Default Value:		00b		
		Access:		R/W		
		Which LRA should L3 use.				
	29:20	L3 LRA1 Min GPGPU				
		Default Value:	0001010000b			
		Access:	R/W			
		Minimum value of prograr	mmable LRA1.			
-	19:10	L3 LRA0 Max GPGPU				
		Default Value:	0001001111b			
		Access:	R/W			
		Maximum value of programmable LRA0.				
	9:0	L3 LRA0 Min GPGPU				
		Default Value:	000000000b			
		Access:	R/W			
		Minimum value of prograr	nmable LRA0.			
		Minimum value of prograr	mmable LRA0.			



L3 LRA 1

		L3_LRA_1 -	L3 LRA 1			
Register Space:	MMIO: (MMIO: 0/2/0				
Source:	BSpec					
Default Value:	0x67F70	1BF				
Size (in bits):	32					
Exists If:	Device[F	Platform] == 'Client'				
Address:	04A14h					
DWord	Bit		Description			
0	31:30	DC				
		Default Value:		01b		
		Access:		R/W		
		Which LRA should DC use.				
	29:20	L3 LRA2 Max				
		Default Value:	1001111111b			
		Access:	R/W			
		Maximum value of programmable LRA2.				
-	19:10	L3 LRA2 Min				
		Default Value:	0111000000b			
		Access:	R/W			
		Minimum value of programmable LRA2.				
	9:0	L3 LRA1 Max				
		Default Value:	0110111111b			
		Access:	R/W			
		Maximum value of programmable LRA1.				



L3 LRA 1 GPGPU

	L3	B_LRA_1_GPGPU	- L3 LRA 1 GPGPU	J		
Register Space:	MMIO:	MMIO: 0/2/0				
Source:	BSpec					
Default Value:	0x67F8	721B				
Size (in bits):	32					
Address:	04DD4	h				
DWord	Bit		Description			
0	31:30	DC GPGPU				
		Default Value:		01b		
		Access:		R/W		
		Which LRA should DC use.				
	29:20	L3 LRA2 Max GPGPU				
		Default Value:	10011111111)		
		Access:	R/W			
		Maximum value of prog	grammable LRA2.			
	19:10	L3 LRA2 Min GPGPU				
		Default Value:	1000011100k)		
		Access:	R/W			
		Minimum value of programmable LRA2.				
	9:0	L3 LRA1 Max GPGPU				
		Default Value:	10000110111)		
		Access:	R/W			
		Maximum value of prog	rammable LRA1.			



L3 LRA 2

	L3_LRA_2 - L3 LRA 2				
Register Space	e:	MMIO: 0/2/0			
Source:		BSpec			
Default Value:	:	0x00000002			
Size (in bits):		32			
Exists If:		Device[Platform] == 'Clie	nt'		
Address:		04A18h			
DWord	Bit		Description		
0	31:2	Reserved			
		Default Value:	0000000000000000000000000000000000000		
		Access:	RO		
	1:0	Texture			
		Default Value: 10b			
		Access: R/W			
		Which LRA should Text	ure use.		



L3 LRA 2 GPGPU

L3_LRA_2_GPGPU - L3 LRA 2 GPGPU				
Register Space	e:	MMIO: 0/2/0		
Source:		BSpec		
Default Value:		0x00000002		
Size (in bits):		32		
Address:		04DD8h		
DWord	Bit		Description	
0	31:2	Reserved		
		Default Value:	00000000000000000000000000000000000	
		Access:	RO	
	1:0	Texture GPGPU		
		Default Value: 10b		
		Access: R/W		
		Which LRA should Textu	ire use.	



L3 LRA 0 3D

		L3_LRA_0_3D	- L3 LRA 0 3D			
Register Space:	MMIO:	MMIO: 0/2/0				
Source:	BSpec	BSpec				
Default Value:	0x0501	3C00				
Size (in bits):	32					
Address:	04A10h	1				
DWord	Bit		Description			
0	31:30	L3 3D				
		Default Value:		00b		
		Access:		R/W		
		Which LRA should L3 use.				
	29:20	L3 LRA1 Min 3D				
		Default Value:	0001010	0000b		
		Access:	R/W			
		Minimum value of programmable LRA1.				
-	19:10	L3 LRA0 Max 3D				
		Default Value:	0001001	l111b		
		Access:	R/W			
		Maximum value of programmable LRA0.				
_	9:0	L3 LRA0 Min 3D				
		Default Value:	0000000	0000b		
		Access:	R/W			
		Minimum value of progr	rammable LRA0.			



L3 LRA 1 3D

		L3_LRA_1_3D -	L3 LRA 1 3D			
Register Space:	MMIO: (MMIO: 0/2/0				
Source:	BSpec	BSpec				
Default Value:	0x66F2E	OOB3 [KBL]				
Size (in bits):	32					
Address:	04A14h					
DWord	Bit		Description			
0	31:30	DC 3D				
		Default Value:		01b		
		Access:		R/W		
_		Which LRA should DC use.				
	29:20	L3 LRA2 Max 3D				
		Default Value:	1001101111b			
		Access:	R/W			
		Maximum value of program	mmable LRA2.			
-	19:10	L3 LRA2 Min 3D				
		Default Value:	0010110100b			
		Access:	R/W			
		Minimum value of programmable LRA2.				
	9:0	L3 LRA1 Max 3D				
		Default Value:	0010110011b			
		Access:	R/W			
		Maximum value of program	mmable LRA1.			



L3 LRA 2 3D

		L3_LRA_	2_3D - L3 LRA 2 3D			
Register Space	e:	MMIO: 0/2/0				
Source:		BSpec				
Default Value:	:	0x00000002				
Size (in bits):		32				
Address:		04A18h				
DWord	Bit	Description				
0	31:2	Reserved				
		Default Value:	0000000000000000000000000000000			
		Access:	RO			
	1:0	Texture 3D				
		Default Value: 10b				
		Access: R/W				
		Which LRA should Text	ure use.			



L3 LRA 2 3D

		L3_LRA	_2_3D - L3 LR	A 2 3D		
Register	Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	Value:	0x009FE70E				
Size (in b	oits):	32				
Address:	•	04A18h				
DWord	Bit		Descriptio	n		
0	31:24	Reserved				
		Default Value:		0000000b		
		Access:		RO		
	23:14	L3 LRA3 Max 3D				
		Default Value:	100)1111111b		
		Access:	R/V	V		
	13:4	If L3LRA3Min_3D == L3LRA3M L3LRA3Max_3D to reuse GATE L3 LRA3 Min 3D		Subject, ESEIVAZIVII	ux_5D will delault to	
	13.1	Default Value:	100)1110000b		
		Access:	R/V	V		
		Minimum value of programm	able LRA3.			
	3:2	GATR_3D				
		Default Value:			11b	
		Access:			R/W	
		Which LRA should GATR use.				
	1:0	Texture 3D				
		Default Value:			10b	
		Access:			R/W	
		Which LRA should Texture us	e.			



L3 SLM Register

		L3SLMREG - L3 SLM Registe	er	
Register Space: MMIO: 0/2/0				
Source: BSpec				
Default V	/alue:	0x40000000		
Size (in b	its):	32		
Address:		0B110h		
DWord	Bit	Description		
0	31	Disable Periodic SLM/SQ slot allocation		
		Default Value:		0b
		Access:		R/W
		Disable Periodic SLM/SQ slot allocation: When cfg_lslm_livelock has the higher priority and lslm_lsqc_block to lsqcunit is asserted SLM FIFO. lbcf_csr_lslm_livelock_fairarb_dis.		
-	30:26	LSLM_SQ_PENDING_MAX		
		Default Value:	10000b	
		Access:	R/W	
		If Islmunit has read data to be sent to Icbrunit this cfg register solocks for which LSLMunit can block SQ request from being ser Default value = 8. Value cannot be zero. Ibcf_csr_lslm_sqpend_max[4:0].	•	
=	25	LSLM address disable		
		Default Value:		0b
		Access:		R/W
		 0 - Enable b2b addr matching fix. Islmunit should not block the the pipeline. 1 - Disable b2b addr matching fix. Islmunit should block the cyclopipeline. lbcf_csr_lslm_same_addr_dis. Default = 0. 	•	
=	24:0	Reserved		
		Access:	RO	



L3 SQC register 4

		L3SQCREG4 - L3 SQC register 4		
Register	Space:	MMIO: 0/2/0		
Source: BSpec				
Default \				
Size (in b	its):	32		
Address:		0B118h		
DWord	Bit	Description		
0	31	Reserved		
-	30	L3SQ URB Read CAM Match Disable		
		Default Value:	1b	
		Access:	R/W	
mode where URB reads are not dependent upon one another but only on any previous writes to the same address. This allows many URB reads to the same cacheline at any instead of serializing the requests. 1 = URB Read CAM matching is disabled; multiple URB reads to the same cacheline to be concurrent (default). 0 = URB Read CAM matching is enabled; multiple URB reads to the same cacheline a lbcf_csr_lsqc_urbrdcam_dis.				
	29:28	Traffic regulation in LSQC for URB lookup traffic		
		Default Value:	00b	
		Access:	R/W	
		Traffic regulation in LSQC for URB lookup traffic (URB lookups are issue clocks apart). 00b - Continuous. 01b - 4 clocks apart. 10b - 8 clocks apart. 11b - 16 clocks apart. lbcf_lsqc_urb_traffic.	ed to ltcc these many	
-	27	LQSC RO PERF DIS		
		Default Value:	0b	
		Access:	R/W	
		Default: 0. when set, RO performance mode is disabled and all Reads proceed on lbcf_csr_lsqc_roperf_dis.	y after Parent recycles.	



	L3SQCREG4 - L3 SQC re	egister 4			
2	1 7				
	Default Value:	0b			
	Access:	R/W			
	Default: 0. when set, all slots resulting in matches to snp addr res lbcf_csr_lsqc_ordercam_snpreject.	sult in snprsp as REJECT instead of MISS.			
2	5 LQSC RW PERF DIS				
	Default Value:	0b			
	Access:	R/W			
	Default: 0. 0: Performance mode is enabled. when set, Rd to RW performance mode is disabled a recycles.	0: Performance mode is enabled. when set, Rd to RW performance mode is disabled and all cycles proceed only after Parent			
	lbcf_csr_lsqc_rwperf_dis.				
2.	4 LSQC read rtrn local crdt pre-consume disable				
	Default Value:	0b			
	Access:	R/W			
	0 - Default, LSQD consumes the LNE local slicecredit v1 - LSQD consumes read rtrn credit in the clock it is relbcf_csr_lsqd_rdtrn_precrdt_dis.				
2.	3 LSQC Mem Write sqcam HITM response disable				
	Default Value:	0b			
	Access:	R/W			
	0 - Default. 1 - This disables any Memory Write from cache with H lbcf_csr_lsqc_sqcam_l3tagrsphitm_dis.	litM tag response to respond for SQCAMs.			
2	Non-IA coherent atomics enable				
	Default Value:	1b			
	Access:	R/W			
	0: Atomics in GTI. 1: Atomics in L3 (non-IA atomic) (default). Ibcf_csr_lsqc_glblatmcs_I3. Value of this bit should be same as LNCF register bit 0 Value of this bit should be same as LBCF register bit 0				



	L3SQCREG4 - L3	SQC register 4			
21	Pipe line flush Coherent lines				
	Default Value:	0b			
	Access:	R/W			
	0: Flush invalidates non coherent lines only lbcf_csr_lsqc_pipeflush_coh.	coherent lines along with non coherent lines . /-			
20:6	Reserved				
	Access:	RO			
5	Reserved2				
	Access:	RO			
4	Reserved	I			
	Access:	RO			
3	Islm flush denorm				
J	Default Value:	0b			
	Access:	R/W			
2	De-Norm. Isqc disable sla coh				
	Default Value:	0b			
	Access:	R/W			
	lbcf_lsqc_disable_sla_coh If this bit is set to 1b, it will disable Short loop atomics access for Coherent atomics.				
1	Isqc disable sla				
	Default Value:	0b			
	Access:	R/W			
	Ibcf_lsqc_disable_sla If this bit is set to 1b, it will disable Short loop atomics access for Coherent and non-coherent atomics.				
0	Isqd flush denorm				
	Default Value:	0b			
	Access:	R/W			
		1.4			



L3 SQC registers 1

		L3SQCREG1 - L3 SQC registe	rs 1			
Register	Space:	MMIO: 0/2/0				
Source: BSpec						
Default \	/alue:	0x00810000 [KBL]				
Size (in b	oits):	32				
Address:		0B100h				
DWord	Bit	Description				
0	31:24	Reserved				
		Access:	RO			
		Reserved.				
	23:19	L3SQ General Priority Credit Initialization				
		Default Value:	10000b			
		Access:	R/W			
		L3SQ General Priority Credit Initialization (SQGPCI):	·			
		Number of general and high priority credits that SQ presents to L3 Arbiter blocks This inherently				
		also determines the depth of the SQ; reduce the number of cro	edits and SQ uses fewer slots.			
		This field can be programmed only after a stalling flush Any value not listed here is considered Reserved.				
		Gen priority credits is always greater than high priority credits.				
		Value				
		# General Credits				
		00000b				
		0				
		00001b 2				
		00010b				
		4				
		00011b				
		6				
		00100b				
		8				
		00101b 10				
		00110b				
		12				
		00111b				
		14				
		01000b				
		16				
		01001b				



L3SQCREG1 - L3 SQC registers 1 18 01010b 20 01011b 22 01100b 24 01101b 26 01110b 28 01111b 30 10000b 32 (default) 10100b 40 Need to go up to 40 credits. lbcf_csr_lsqc_gen_credit_init[4:0]. 18:14 L3SQ High Priority Credit Initialization 00100b Default Value: Access: R/W L3SQ High Priority Credit Initialization (SQHPCI): Number of general and high priority credits that SQ presents to L3 Arbiter blocks. This inherently also determines the depth of the SQ; reduce the number of credits and SQ uses fewer slots. This field can be programmed only after a stalling flush Any value not listed here is considered Reserved. gen priority credits is always greater than high priority credits. Value # High Pri Credits 00000b 0 00001b 00010b 00011b 00100b 8 (default) 00101b 10 00110b



	L3SQCREG1 - L3 SQC regis	eters 1
	12 00111b 14 01000b 16 01001b 18 01010b 20 01011b 22 01100b 24 01101b 26 011110b 28 011111b 30 10000b 32 10100b 40 Can to go up to 40 credits for SKLT bcf_csr_lsqc_hp_credit_init[4:0] + lbcf_csr_lsqc_gen_credit_	
	equal to 40(SKLT). lbcf_csr_lsqc_hp_credit_init[4:0].	·
13:10		
	Access: Reserved.	RO
9	L3SQ Read Once Enable for Sampler Client	
	Access:	R/W
	L3SQ Read Once Enable for Sampler Client (SQROE): Enables Read Once indications to L3 Cache from SQ. Once client (MT) are sent as Read Once. 0 = (default) Reads from Sampler clients issue Read to L3 of the sent as Reads from Sampler clients issue Read Once to L3 Cac lbcf_csr_sampler_readonce_en.	Cache.
8:6	Reserved	
	Access:	RO
	Reserved.	



L3SQCREG1 - L3 SQC registers 1

5:3 L3SQ Outstanding L3 Fills

Access:

R/W

L3SQ Outstanding L3 Fills (SQOUTSL3F):

Identifies the number of L3 Fills that can be outstanding before SQ throttles the fill requests to L3 Cache.

This is not an exact limit, but instead it is used as a threshold to throttling.

Once the fill count is greater than or equal to the threshold, then no fills are issued until the fill responses are received to bring the outstanding count back below the threshold.

000b = (default) No limit.

001b = 1 fill.

010b = 2 fills.

011b = 4 fills.

100b = 8 fills.

101b = 16 fills.

11Xb = Reserved.

lbcf_csr_lsqc_outs_fill[2:0].

2:0 L3SQ Outstanding L3 Lookups

Access:

R/W

L3SQ Outstanding L3 Lookups (SQOUTSL3L):

Identifies the number of L3 lookups that can be outstanding before SQ throttles the lookup requests to L3 Cache.

This is not an exact limit, but instead it is used as a threshold to throttling.

once the lookup count is greater than or equal to the threshold, then no lookups are issued until the lookup responses are received to bring the outstanding count back below the threshold.

000b = (default) No limit.

001b = 1 lookup.

010b = 2 lookups.

011b = 4 lookups.

100b = 8 lookups.

101b = 16 lookups.

11Xb = Reserved.

lbcf_csr_lsqc_outs_lookup[2:0].



L3 SQC registers 2

		L3SQCREG2 - L3 SQC regi	sters 2		
Register	Space:	MMIO: 0/2/0			
Source: BSpec					
Default Value: 0x00004567					
Size (in b	oits):	32			
Address:		0B104h			
DWord	Bit	Description			
0	31:17	Reserved			
		Access:	RO		
		Reserved.			
•	16	L3SQ Priority Selection Disable			
		Access:	R/W		
		Enables the use of priority selection based on client ID do treated as same priority. 0 = (default) Priority selection is enabled. 1 = Priority selection is disabled. Should not be set when RO perf mode is enabled (by default). B118-B11Bh). Ibcf_csr_priority_cnt_disable.		ŕ	
	15	L3SQ Priority 3 Pool Count Disable			
		Access:	R/W		
		L3SQ Priority 3 Pool Count Disable (SQPRI3CNTDIS): When set, priority3 pool becomes unlimited. And priority in reset of the remaining counters. 0 = (default) Priority 3 pool count is enabled. 1 = Priority 3 pool count is disabled. Should not be set when RO perf mode is enabled (by default). B118-B11Bh). Ibcf_csr_priority3_cnt_disable.			
	14:12	L3SQ Priority 3 Pool Counter			
		Default Value:		100b	
		Access:		R/W	
		L3SQ Priority 3 Pool Counter (SQPRI3CNT): The count of cycles is selected from priority3 pool before is used as the power of 2. 000b = 1 request.	e switching	to other priority pools. Count	



L3SQCREG2 - L3 SQC registers 2 001b = 2 requests. 010b = 4 requests. 011b = 8 requests. 111b = 128 requests. lbcf_csr_priority3_cnt[2:0]. 11 L3SQ Priority 2 Pool Count Disable R/W Access: L3SQ Priority 2 Pool Count Disable (SQPRI2CNTDIS): When set, priority2 pool becomes unlimited. And priority2 pool count value should not be used in reset of the remaining counters. 0 = (default) Priority 2 pool count is enabled. 1 = Priority 2 pool count is disabled. Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh). lbcf csr priority2 cnt disable. 10:8 **L3SQ Priority 2 Pool Counter** Default Value: 101b Access: R/W L3SQ Priority 2 Pool Counter (SQPRI2CNT): The count of cycles is selected from priority2 pool before switching to other priority pools. Count is used as the power of 2. 000b = 1 request.001b = 2 requests. 010b = 4 requests. 011b = 8 requests. 111b = 128 requests. lbcf_csr_priority2_cnt[2:0]. 7 L3SQ Priority 1 Pool Count Disable Access: R/W L3SQ Priority 1 Pool Count Disable (SQPRI1CNTDIS): When set, priority1 pool becomes unlimited. And priority1 pool count value should not be used in reset of the remaining counters. 0 = (default) Priority 1 pool count is enabled. 1 = Priority 1 pool count is disabled. Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh). lbcf_csr_priority1_cnt_disable.



L3SQCREG2 - L3 SQC registers 2 **L3SQ Priority 1 Pool Counter** Default Value: 110b Access: R/W L3SQ Priority 1 Pool Counter (SQPRI1CNT): The count of cycles is selected from priority1 pool before switching to other priority pools. Count is used as the power of 2. 000b = 1 request. 001b = 2 requests. 010b = 4 requests. 011b = 8 requests. 111b = 128 requests. lbcf_csr_priority1_cnt[2:0]. 3 L3SQ Priority 0 Pool Count Disable Access: R/W L3SQ Priority 0 Pool Count Disable (SQPRI0CNTDIS): When set, priority0 pool becomes unlimited. And priority0 pool count value should not be used in reset of the remaining counters. 0 = (default) Priority 0 pool count is enabled. 1 = Priority 0 pool count is disabled. Should not be set when RO perf mode is enabled (by default this is enabled which is bit[27] of B118-B11Bh). lbcf_csr_priority0_cnt_disable. 2:0 **L3SQ Priority 0 Pool Counter** Default Value: 111b R/W Access: L3SQ Priority 0 Pool Counter (SQPRI0CNT): The count of cycles is selected from priority0 pool before switching to other priority pools. Count is used as the power of 2. 000b = 1 request. 001b = 2 requests. 010b = 4 requests. 011b = 8 requests. 111b = (default) 128 requests. lbcf_csr_priority0_cnt[2:0].



L3 SQC registers 3

		L3SQCREG3 - L3 SQC regis	sters	s 3			
Register	Space:	MMIO: 0/2/0					
Source:	Source: BSpec						
Default Value: 0x00001ABF							
Size (in l	oits):	32					
Address		0B108h					
DWord	Bit	Description					
0	31:30	Reserved					
		Access:		RO			
		Reserved.					
	29:28	SOLunit Priority Value	1				
		Access:	R/W				
		SOLunit Priority Value (SQSOLPRIVAL):					
		Identifies the priority value for all cycles that are initiated by SOLunit. Priority is used in the L3					
		Super Queue (L3SQ).					
		00b = Priority 0 (default). 01b = Priority 1.					
		10b = Priority 2.					
		11b = Priority 3.					
		lbcf_csr_sol_priority[1:0].					
	27:26	GSunit Priority Value					
		Access:	R/W				
		GSunit Priority Value (SQGSPRIVAL):	•				
		Identifies the priority value for all cycles that are initiated	by GSι	unit. Priority is used in the L3			
		Super Queue (L3SQ).					
		00b = Priority 0 (default).					
		01b = Priority 1. 10b = Priority 2.					
		11b = Priority 3.					
		lbcf_csr_gs_priority[1:0].					
	25:24	TEunit Priority Value					
		Access:	R/W				
		TEunit Priority Value (SQTEPRIVAL):					
		Identifies the priority value for all cycles that are initiated	by TEu	nit. Priority is used in the L3			
		Super Queue (L3SQ).					
		00b = Priority 0 (default).					



	L3SQCREG3 - L	3 SQC registers 3
	01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_te_priority[1:0].	
23:22	CLunit Priority Value	
	Access:	R/W
	CLunit Priority Value (SQCLPRIVAL): Identifies the priority value for all cycle Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. Ibcf_csr_cl_priority[1:0].	s that are initiated by CLunit. Priority is used in the L3
21:20	TSunit Priority Value	
	Access:	R/W
	Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_ts_priority[1:0].	
19:18	SFunit Priority Value	
	Access:	R/W
	SFunit Priority Value (SQSFPRIVAL): Identifies the priority value for all cycle Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. Ibcf_csr_sf_priority[1:0].	s that are initiated by SFunit. Priority is used in the L3
17:16	SVSM Priority Value	
	Access:	R/W
	SVSM Priority Value (SQSVSMPRIVAL): Identifies the priority value for all cycle Super Queue (L3SQ).	s that are initiated by SVSM. Priority is used in the L3



	L3SQCREG3 - L3	SQC registers 3	
	00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. lbcf_csr_svsm_priority[1:0].		
15:	SARB Priority Value		
	Access:	R/W	
	SARB Priority Value (SQSARBPRIVAL): Identifies the priority value for all cycles in the L3 Super Queue (L3SQ). 00b = Priority 0 (default). 01b = Priority 1. 10b = Priority 2. 11b = Priority 3. Ibcf_csr_sarb_priority[1:0].	that are initiated by State Arbit	er (SARB). Priority is used
13:	12 SBE Priority Value		
	Default Value:		01b
	Access:		R/W
	SBE Priority Value (SQSBEPRIVAL): Identifies the priority value for all cycles Queue (L3SQ). 00b = Priority 0. 01b = Priority 1 (default). 10b = Priority 2. 11b = Priority 3. Ibcf_csr_sbe_priority[1:0].	that are initiated by SBE. Priorit	ty is used in the L3 Super
11:	10 IC\$ Priority Value		
	Default Value:		10b
	Access:		R/W
	IC\$ Priority Value (SQICPRIVAL): Identifies the priority value for all cycles used in the L3 Super Queue (L3SQ). 00b = Priority 0. 01b = Priority 1. 10b = Priority 2 (default). 11b = Priority 3. Ibcf_csr_ic_priority[1:0].	that are initiated by Instruction	Cache (IC\$). Priority is



	TDL Priority Value		
	Default Value:		10b
	Access:		R/W
	TDL Priority Value (SQTDLPRIVAL): Identifies the priority value for all cycles that are initia Queue (L3SQ). 00b = Priority 0. 01b = Priority 1. 10b = Priority 2 (default). 11b = Priority 3. Ibcf_csr_tdl_priority[1:0].	ated by TDL. Priori	ty is used in the L
7:6	DCunit Priority Value		
	Default Value:		10b
	Access:		R/W
	01b = Priority 1. 10b = Priority 2 (default). 11b = Priority 3. lbcf_csr_dc_priority[1:0].		
5:4	DAPR Priority Value		115
	Default Value:		11b R/W
	Access: DAPR Priority Value (SQDAPRPRIVAL): Identifies the priority value for all cycles that are initial Super Queue (L3SQ). 00b = Priority 0. 01b = Priority 1. 10b = Priority 2. 11b = Priority 3 (default). Ibcf_csr_dapr_priority[1:0].	ated by DAPR. Pric	<u> </u>
3:2	MTunit Priority Value		T
3:2	MTunit Priority Value Default Value:		11b



	L3SQCREG3 - L3 SQC registers 3	
	00b = Priority 0. 01b = Priority 1. 10b = Priority 2. 11b = Priority 3 (default). lbcf_csr_mt_priority[1:0].	
1:0	LSQCunit Priority Value	
	Default Value:	11b
	Access:	R/W
	LSQCunit Priority Value (SQPRIVAL): Identifies the priority value for all cycles that are initiated by Super Que is used in the L3 Super Queue (L3SQ). 00b = Priority 0. 01b = Priority 1. 10b = Priority 2. 11b = Priority 3 (default). Ibcf_csr_lsqc_priority[1:0].	eue (L3 Evictions). Priority



LBCF config save msg

	LBCFCSR - LBCF config save msg					
Register Space: MMIO: 0/2/0						
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		0B2FCh				
This reg	ister is	not context saved and is w	ritten by PM unit.			
DWord	Bit		Description			
0	31:10	Reserved				
		Access:		RO		
	9:0	Context save bit				
		Access:	R/W Hardware Clear			
		Bit[9]:				
		Power Context Save Reque				
			t being requested (default).			
		1: Power context save is be	· ·			
		Unit needs to self-clear thi	s bit upon sampling.			
		Bits[8:0]: QWord Credits for Power (Contact Cava Paguast			
			•	first RI at least)		
Minimum Credits = 1: Unit may send 1 QWord pair (enough for first LRI at least). Maximum Credits = 511: Unit may send 511 QWord pairs.						
			a 32-bit register address and the co	responding 32-bits of register		
		•	der and END commands are 64-bits	. 3		
		by 32-bit NOOP) and cons		·		
		Only valid with PWRCTX_SA	AVE_REQ (Bit9).			



LBS config bits

		LBSREG - LBS config bits		
Register S	Space:	MMIO: 0/2/0		
Source:		BSpec		
Default V	'alue:	0x46000000 [KBL]		
Size (in bi	its):	32		
Address:		0B124h		
Config B	its for	LBS unit		
DWord	Bit	Description		
0	31:27	Retry timer for lookup into LSQC		
		Default Value:	01000b	
		Access:	R/W	
0: Disabled (recycle possible only when parent is recycle		onto LSQCunit. 00000b: 0 clocks. 00001b: 1 clocks. 00010b: 2 clocks. 01000b: 8 clocks (default value). 11111b: 32 clocks. lbcf_retry_timer[4:0]. Recycle parent faster in R/W perf mode Default Value: Access: Arc into recycle as soon as parent becomes eligible to be recycle or Disabled (recycle possible only when parent is recycled). 1: Enabled (default).		1b R/W
-	25	lbcf_csr_lsqc_rwperf_quickrec.		
	25	Perf mode for Writes to same address Default Value:		1b
		Access: Performance improvement for writes to same address in L3:		R/W
		0 - Performance mode is not enabled.		
		1 - Performance mode is enabled (default).		
		lbcf_csr_lsqc_erlyrec.		
	24:0	Reserved		
		Access:	RO	



LCPLL1_CTL

LCPLL1_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 46010h-46013h
Name: LCPLL 1 Control
ShortName: LCPLL1_CTL
Power: PG0

Power: PG0 Reset: global

The register is used to enable DPLL0 for driving the display core clock (CDCLK), the core display 2X clock (CD2XCLK), and the DDI ports.

DPLL frequency and port mapping programming is done through the DPLL_CTRL* registers.

This register is not reset by the device 2 FLR.

Restriction
Restriction: These fields must not be changed while any port or CDCLK is using DPLL0.

Restriction :	rnese fields	s must not be chang	must not be changed while any port of CDCLK is using DPLLU.			
DWord	Bit	Description				
0	31	PLL Enable This field enables or disables DPLLO.				
		Value Name			Name	
		0b Disable				
		1b	1b Enable			
		Restriction				
		Restriction : Conf	igure DPLL0 frequency	prior to ena	abling.	
	30	PLL Lock				
		Access:			RO	
		This read only bit	indicates the status of	f the DPLL0 I	ock.	
		Value		Na	ame	
		0b	Not locked or not en	abled		
1b Locked						
	29:28	Reserved				
	27:0	Reserved				
Format:			MBZ			



LCPLL2_CTL

LCPLL2_CTL

Register Space: MMIO: 0/2/0

Source: BSpec

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 46014h-46017h
Name: LCPLL 2 Control
ShortName: LCPLL2_CTL

Power: PG0 Reset: soft

The register is used to enable DPLL1 for driving the DDI ports.

DPLL frequency, SSC, and port mapping programming is done through the DPLL_CTRL* and DPLL*_CFGCR* registers.

Restriction

Restriction: These fields must not be changed while any port is using DPLL1.

DWord	Bit	Description			
0	31	PLL Enable			
		This bit enables or disables DPLL1.			
		Value Name			
		0b Disable			
		1b Enable			
		Restriction			
		Restriction : Configure DPLL1 frequency and SSC prior to enabling.			
	30	Reserved			
		Format:		MBZ	
	29:28	Reserved			
	27:0	Reserved			
		Format:		MBZ	



LINKM

	LINKM
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	60040h-60043h
Name:	Transcoder A Link M Value 1
ShortName:	TRANS_LINKM1_A
Power:	PG2
Reset:	soft
Address:	61040h-61043h
Name:	Transcoder B Link M Value 1
ShortName:	TRANS_LINKM1_B
Power:	PG2
Reset:	soft
Address:	62040h-62043h
Name:	Transcoder C Link M Value 1
ShortName:	TRANS_LINKM1_C
Power:	PG2
Reset:	soft
Address:	6F040h-6F043h
Name:	Transcoder EDP Link M Value 1
ShortName:	TRANS_LINKM1_EDP
Power:	PG1
Reset:	soft
	Description

Description

There is one instance of this register for each transcoder A/B/C/EDP. This register is double buffered to update on the next MSA after LINKN is written.

DWord	Bit	Description			
0	31:24	Reserved			
		Format:	MBZ		
	23:0	Link M value			
		This field is the link M value for external transmission in the Main Stream Attributes.			



LINKN

	LINKN
Register Space:	MMIO: 0/2/0
Source:	BSpec
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	60044h-60047h
Name:	Transcoder A Link N Value 1
ShortName:	TRANS_LINKN1_A
Power:	PG2
Reset:	soft
Address:	61044h-61047h
Name:	Transcoder B Link N Value 1
ShortName:	TRANS_LINKN1_B
Power:	PG2
Reset:	soft
Address:	62044h-62047h
Name:	Transcoder C Link N Value 1
ShortName:	TRANS_LINKN1_C
Power:	PG2
Reset:	soft
Address:	6F044h-6F047h
Name:	Transcoder EDP Link N Value 1
ShortName:	TRANS_LINKN1_EDP
Power:	PG1
Reset:	soft
	Description

Description

There is one instance of this register for each transcoder A/B/C/EDP. This register is double buffered to update on the next MSA after written. **Writes to this register arm M/N registers for this transcoder.**

DWord	Bit	Description		
0	31:24	Reserved		
		Format:	MBZ	
	23:0	Link N value This field is the link N value for external transmission in the Main Stream Attri VB-ID.		



LNCF config save msg

	LNCFCSR - LNCF config save msg					
Register Space: MMIO: 0/2/0						
Source:		BSpec				
Default \	/alue:	0x00000000				
Size (in b	oits):	32				
Address:		0B0FCh				
This reg	ister is	not context saved and is wr	itten by pm unit.			
DWord	Bit		Description			
0	31:10	Reserved				
		Access:		RO		
	9:0	Context save bit				
		Access:	R/W Hardware Clear			
		Bit[9].				
		Power Context Save Reque				
		0: Power context save is not being requested (default).				
		1: Power context save is be	<u> </u>			
		Unit needs to self-clear this	s bit upon sampling.			
		Bits[8:0].				
		QWord Credits for Power C	•	C +151 +1 +1		
			may send 1 QWord pair (enough for	first LKI at least).		
		Maximum Credits = 511: Unit may send 511 QWord pairs. A QWord pair is defined as a 32-bit register address and the corresponding 32-bits of register				
		•	der and END commands are 64-bits (. 3		
		by 32-bit NOOP) and consu		each (32-bit command followed		
		Only valid with PWRCTX_SA				
		,	(/-			



		LNCFCMOCS0 - L	NCF MOCS R	egister 0
Register	r Space:	MMIO: 0/2/0		
Source:		BSpec		
Default	Value:	0x00100000		
Size (in	bits):	32		
Address	;;	0B020h		
This reg	gister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:		010000b
		Access:		R/W
		sent by HDC based on binding table For all other L3 requesters, this field 00: Use binding table index for direct on: Uncacheable (UC) - non-cacheal 10: Writethrough (WT) 11: Writeback (WB) [19:17] - Skip Caching Control (SCC) Defines the bit values to enable cacher "0", then corresponding address bit [1] = 1: address bit [9] needs to be Bit [2] = 1: address bit [10] needs to be Bit [3] = 1: address bit [11] needs to be [16] - Enable Skip Caching (ESC) Enable for the Skip cache mechanist Skip caching needs to be disabled in 0: Not enabled 1: Enabled for L3 LNCF MOCS implementation does read, merge and write it back.	I is the primary source of EU accesses - for rest ble Ohing. Outcome override bit value is don't care O' to cache in target e '0' to cache in target e '0' to cache in target mon SKLT	it is reserved. es the L3/LLC caching for the surface. ividual MOCS index. S/W needs to
	15:6	Reserved		
		Access:		RO



LNCFCMOCS0 - LNCF MOCS Register 0

5:0 MOCS lower data

WOCS lower data					
Default Value:	000000b				
Access:	R/W				

[5:4] - L3 Cacheability Control (L3CC):

Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.

For all other L3 requesters, this field is the primary source of L3 cache controls.

00: Use binding table index for direct EU accesses - for rest it is reserved.

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

[3:1] - Skip Caching Control (SCC)

Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.

If "0", then corresponding address bit value is don't care

Bit[1]=1: address bit[9] needs to be '0' to cache in target

Bit[2]=1: address bit[10] needs to be '0' to cache in target

Bit[3]=1: address bit[11] needs to be '0' to cache in target

[0] - Enable Skip Caching (ESC)

Enable for the Skip cache mechanism

Skip caching needs to be disabled in SKLT

0: Not enabled

1: Enabled for L3

LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.



		LNCFCMOCS0 - L	NCF MOCS R	egister 0
Register Space: MMIO: 0/2/0				
Source: BSpec				
Default		0x00100000		
Size (in		32		
Address		0B020h		
This red	gister is	for Mocs index		
DWord			Description	
0	31:22	Reserved	•	
		Access:		RO
	21:16	MOCS upper data		
		Default Value:		010000b
		Access:		R/W
		For all other L3 requesters, this field 00: Use binding table index for direct 01: Uncacheable (UC) - non-cacheable (UC) - non-cacheabl	ning. Outcome overrid bit value is don't care '0' to cache in target e '0' to cache in target e '0' to cache in target e '0' to cache in target man SKLT	t it is reserved. es the L3/LLC caching for the surface
	15:6	Reserved		
		Access:		RO



LNCFCMOCS0 - LNCF MOCS Register 0

5:0 MOCS lower data

WOCS lower data					
Default Value:	000000b				
Access:	R/W				

[5:4] - L3 Cacheability Control (L3CC):

Memory type information used in L3. This field is combined with the additional two bits that are sent by HDC based on binding table index.

For all other L3 requesters, this field is the primary source of L3 cache controls.

00: Use binding table index for direct EU accesses - for rest it is reserved.

01: Uncacheable (UC) - non-cacheable

10: Writethrough (WT)

11: Writeback (WB)

[3:1] - Skip Caching Control (SCC)

Defines the bit values to enable caching. Outcome overrides the L3/LLC caching for the surface.

If "0", then corresponding address bit value is don't care

Bit[1]=1: address bit[9] needs to be '0' to cache in target

Bit[2]=1: address bit[10] needs to be '0' to cache in target

Bit[3]=1: address bit[11] needs to be '0' to cache in target

[0] - Enable Skip Caching (ESC)

Enable for the Skip cache mechanism

Skip caching needs to be disabled in SKLT

0: Not enabled

1: Enabled for L3

LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.



		LNCFCMOCS1 - LNCF MOCS R	legi	ister 1
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	Value:	0x00170013		
Size (in b	oits):	32		
Address:		0B024h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	0101	111b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data	,	
		Default Value:	0100)11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS1 - LNCF MOCS R	Register 1
Register Space: MMIO: 0/2/0			
Source:		BSpec	
Default \	/alue:	0x00170013	
Size (in b	oits):	32	
Address:		0B024h	
This reg	ister is	for Mocs index	
DWord	Bit	Description	
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.	
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	010011b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.	



		LNCFCMOCS2 - LNCF MOCS R	Register 2	
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	/alue:	0x0020001F		
Size (in b	oits):	32		
Address:		0B028h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	100000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.		



		LNCFCMOCS2 - LNCF MOCS R	Register 2	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x0020001F		
Size (in b	oits):	32		
Address:		0B028h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	100000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS3 - LNCF MOCS R	Register 3	
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	√alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B02Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.		



		LNCFCMOCS3 - LNCF MOCS R	Register 3	
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B02Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.		



		LNCFCMOCS4 - LNCF MOCS R	Register 4	
Register	Register Space: MMIO: 0/2/0			
Source:		BSpec		
Default \	√alue:	0x0030001F		
Size (in b	oits):	32		
Address:		0B030h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	110000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		



		LNCFCMOCS4 - LNCF MOCS R	egister 4		
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	/alue:	0x0030001F			
Size (in b	oits):	32			
Address:		0B030h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	110000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.			



		LNCFCMOCS5 - LNCF MOCS R	Register 5	
Register	Space:	MMIO: 0/2/0		
Source: BSpec				
Default \	Value:	0x00170013		
Size (in b	oits):	32		
Address:	:	0B034h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		



		LNCFCMOCS5 - LNCF MOCS R	egi	ster 5
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B034h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data	r	
		Default Value:	0101	111b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
-	15:6	Reserved		
		Access:		RO
-	5:0	MOCS lower data		
		Default Value:	0100)11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS6 - LNCF MOCS R	egis	ster 6
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x0000001F		
Size (in b	oits):	32		
Address:		0B038h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	I	RO
	21:16	MOCS upper data	1	
		Default Value:	00000	00b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:	I	RO
	5:0	MOCS lower data		
		Default Value:	01111	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS6 - LNCF MOCS R	Register 6
Register Space: MMIO: 0/2/0			
Source:		BSpec	
Default \	/alue:	0x0000001F	
Size (in b	oits):	32	
Address:		0B038h	
This reg	ister is	for Mocs index	
DWord	Bit	Description	
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	000000b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs t read,merge and write it back.	
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	011111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs t read,merge and write it back.	



		LNCFCMOCS7 - LNCF MOCS R	egi	ster 7	
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address:	•	0B03Ch			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:		RO	
	21:16	MOCS upper data	1		
		Default Value:	0000	000b	
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.			
	15:6	Reserved			
		Access:		RO	
	5:0	MOCS lower data			
		Default Value:	0000	000b	
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.			



		LNCFCMOCS7 - LNCF N	IOCS Register 7
Register	Space:	MMIO: 0/2/0	
Source: BSpec			
Default \	Value:	0x0000000	
Size (in b	oits):	32	
Address:	:	0B03Ch	
This reg	ister is	for Mocs index	
DWord	Bit	Desc	ription
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	000000b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed described	iption
		LNCF MOCS implementation does not support write both upper and lower index together. If S read,merge and write it back.	
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	000000b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed described described and the second seco	iption
		LNCF MOCS implementation does not support write both upper and lower index together. If S read,merge and write it back.	



		LNCFCMOCS8 - LNCF MOCS R	Register 8		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	/alue:	0x00100000			
Size (in b	oits):	32			
Address:		0B040h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	010000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.			



		LNCFCMOCS8 - LNCF	MOCS Register 8
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x00100000	
Size (in b	oits):	32	
Address:		0B040h	
This reg	ister is	for Mocs index	
DWord	Bit	De	scription
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010000b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed des	cription
		·	rt write to individual MOCS index. S/W needs to S/W needs to write to a single index, it should
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	000000Ь
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed des	cription
		·	ort write to individual MOCS index. S/W needs to FS/W needs to write to a single index, it should



		LNCFCMOCS9 - LNCF	MOCS Register 9	
Register	Space:	MMIO: 0/2/0		
Source: BSpec				
Default \	Value:	0x00170013		
Size (in l	oits):	32		
Address	•	0B044h		
This reg	jister is	for Mocs index		
DWord	Bit	De	scription	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed des	cription	
		·	rt write to individual MOCS index. S/W needs to S/W needs to write to a single index, it should	
	15:6	Reserved	-	
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		·	rt write to individual MOCS index. S/W needs to S/W needs to write to a single index, it should	



		LNCFCMOCS9 - LNCF MO	CS Register 9
Register	Space:	MMIO: 0/2/0	
Source:		BSpec	
Default \	Value:	0x00170013	
Size (in b	oits):	32	
Address:		0B044h	
This reg	ister is	for Mocs index	
DWord	Bit	Descrip	tion
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed descripti	on
		LNCF MOCS implementation does not support write both upper and lower index together. If S/W read,merge and write it back.	
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	010011b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed descripti	on
		LNCF MOCS implementation does not support write both upper and lower index together. If S/W read,merge and write it back.	



		LNCFCMOCS10 -	LNCF MOCS Register 10	
Register	Space:	MMIO: 0/2/0		
Source: BSpec				
Default \	Value:	0x0020001F		
Size (in b	oits):	32		
Address:	:	0B048h		
This reg	ister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	100000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		· ·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should	
	15:6	Reserved	-	
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		1 · · · · · · · · · · · · · · · · · · ·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should	



		LNCFCMOCS10 - LNCF MOCS R	egis	ster 10
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	/alue:	0x0020001F		
Size (in b	oits):	32		
Address:		0B048h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	10000	00b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data		
		Default Value:	0111	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS11 -	LNCF MOCS Register 11
Register Space: MMIO: 0/2/0			
Source: BSpec			
Default \	Value:	0x00170013	
Size (in b	oits):	32	
Address:		0B04Ch	
This reg	ister is	for Mocs index	
DWord	Bit		Description
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for de	tailed description
		· ·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	010011b
		Access:	R/W
		Refer LNCF MOCS Register 0 for de	etailed description
		·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should



LNCFCMOCS11 - LNCF MOCS Register 11				
Register	Register Space: MMIO: 0/2/0			
Source:		BSpec		
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B04Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		1
		Access:		RO
	21:16	MOCS upper data	1	
		Default Value:	0101	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data		
		Default Value:	0100	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS12 - LNCF MOCS R	Register 12		
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default \	Value:	0x0030001F			
Size (in b	oits):	32			
Address:		0B050h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	110000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS12 - LNCF MOCS R	egi	ster 12
Register	Register Space: MMIO: 0/2/0			
Source:		BSpec		
Default \	/alue:	0x0030001F		
Size (in b	its):	32		
Address:		0B050h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	1100	000b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t		
		read,merge and write it back.	O WIII	te to a single index, it should
-	15:6	Reserved		
		Access:		RO
-	5:0	MOCS lower data		
		Default Value:	0111	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc	dividu	al MOCS index S/W needs to
		write both upper and lower index together. If S/W needs t read,merge and write it back.		



	LNCFCMOCS13 - LNCF MOCS Register 13				
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	Value:	0x00170013			
Size (in b	oits):	32			
Address:		0B054h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	010111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	010011b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs tread,merge and write it back.			



		LNCFCMOCS13 - LNCF	MOCS Register 13
Register Space: MMIO: 0/2/0			
Source:		BSpec	
Default \	Value:	0x00170013	
Size (in b	oits):	32	
Address:	:	0B054h	
This reg	jister is	for Mocs index	
DWord	Bit	T.	Description
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed d	escription
		·	oort write to individual MOCS index. S/W needs to . If S/W needs to write to a single index, it should
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	010011b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed d	escription
		·	oort write to individual MOCS index. S/W needs to . If S/W needs to write to a single index, it should



		LNCFCMOCS14 - LNCF MOCS R	Register 14		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	/alue:	0x0000001F			
Size (in b	oits):	32			
Address:		0B058h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS14 - LNCF MOCS R	egi	ster 14
Register	Register Space: MMIO: 0/2/0			
Source:		BSpec		
Default \	/alue:	0x0000001F		
Size (in b	its):	32		
Address:		0B058h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	0000	000b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to incoming write both upper and lower index together. If S/W needs to		
		read,merge and write it back.	.O WIII	te to a single index, it should
-	15:6	Reserved		
		Access:		RO
-	5:0	MOCS lower data		
		Default Value:	0111	111b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc	dividu	ual MOCS index S/W needs to
		write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS15 - LNCF MOCS R	Register 15		
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default \	√alue:	0x00000000			
Size (in b	oits):	32			
Address:		0B05Ch			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS15 - LNCF MC	OCS Regi	ster 15
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00000000		
Size (in b	oits):	32		
Address:		0B05Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Descri	otion	
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	0000	000b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descrip	tion	
		LNCF MOCS implementation does not support w write both upper and lower index together. If S/V read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data		
		Default Value:	0000	000b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descrip	tion	
		LNCF MOCS implementation does not support w write both upper and lower index together. If S/V read,merge and write it back.		



1160

		LNCFCMOCS16 - LNCF MOCS R	Register 16		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	/alue:	0x00100000			
Size (in b	oits):	32			
Address:		0B060h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	010000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS16 - LNCF MOCS R	Register 16	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00100000		
Size (in b	oits):	32		
Address:		0B060h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	000000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		



		LNCFCMOCS17 -	LNCF MOCS Register 17	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	Value:	0x00170013		
Size (in b	oits):	32		
Address:		0B064h		
This reg	ister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		1 · · · · · · · · · · · · · · · · · · ·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should	



		LNCFCMOCS17 - LNCF MO	CS Reg	ister 17
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B064h		
This reg	ister is	for Mocs index		
DWord	Bit	Descript	tion	
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data		
		Default Value:	010)111b
		Access:	R/V	V
		Refer LNCF MOCS Register 0 for detailed descripti	on	
		LNCF MOCS implementation does not support write both upper and lower index together. If S/W read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data		
		Default Value:	010	0011b
		Access:	R/V	V
		Refer LNCF MOCS Register 0 for detailed descripti	on	
		LNCF MOCS implementation does not support write both upper and lower index together. If S/W read,merge and write it back.		



		LNCFCMOCS18 -	LNCF MOCS Register 18	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	Value:	0x0020001F		
Size (in b	oits):	32		
Address:	:	0B068h		
This reg	ister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	100000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for d	etailed description	
		·	not support write to individual MOCS index. S/W needs to together. If S/W needs to write to a single index, it should	



		LNCFCMOCS18 - LNC	F MOCS Register 18	
Register Space: MMIO: 0/2/0		MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x0020001F		
Size (in b	oits):	32		
Address:		0B068h		
This reg	ister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	100000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		•	pport write to individual MOCS index. S/W needs to er. If S/W needs to write to a single index, it should	
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	011111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed	description	
		•	pport write to individual MOCS index. S/W needs to er. If S/W needs to write to a single index, it should	



		LNCFCMOCS19 - LNCF MOCS R	Register 19	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	Value:	0x00170013		
Size (in b	oits):	32		
Address:		0B06Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		



		LNCFCMOCS19 - LN	ICF MOCS Register 19	
Register Space: MMIO: 0/2/0		MMIO: 0/2/0		
Source:		BSpec		
Default \	Value:	0x00170013		
Size (in l	oits):	32		
Address		0B06Ch		
This reg	ister is	for Mocs index		
DWord	Bit		Description	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		•	support write to individual MOCS index. S/W needs to ether. If S/W needs to write to a single index, it should	
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detail	led description	
		•	support write to individual MOCS index. S/W needs to ether. If S/W needs to write to a single index, it should	



		LNCFCMOCS20 - LNCF MOCS R	legister 20		
Register	Register Space: MMIO: 0/2/0				
Source:		BSpec			
Default \	/alue:	0x0030001F			
Size (in b	oits):	32			
Address:		0B070h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	110000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs tread,merge and write it back.			



		LNCFCMOCS20 - LNCF MOCS R	egi	ster 20
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x0030001F		
Size (in b	oits):	32		
Address:		0B070h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:		RO
	21:16	MOCS upper data	1	
		Default Value:	1100	000b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		
	15:6	Reserved		
		Access:		RO
	5:0	MOCS lower data	,	
		Default Value:	0111	11b
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t read,merge and write it back.		



		LNCFCMOCS21 - LNCF MOCS R	Register 21
Register Space: MMIO: 0/2/0			
Source:		BSpec	
Default \	/alue:	0x00170013	
Size (in b	oits):	32	
Address:		0B074h	
This reg	ister is	for Mocs index	
DWord	Bit	Description	
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	010111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.	
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	010011b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed description	
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.	



		LNCFCMOCS21 - LNCF MOCS R	Register 21	
Register Space: MMIO: 0/2/0				
Source:		BSpec		
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B074h		
This reg	ister is	for Mocs index		
DWord	Bit	Description		
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed description		
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.		



		LNCFCMOCS22 - LNCF MOCS R	Register 22		
Register	Register Space: MMIO: 0/2/0				
Source:		BSpec			
Default \	/alue:	0x0000001F			
Size (in b	oits):	32			
Address:		0B078h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS22 - LNCF MOCS R	egis	ter 22	
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default \	/alue:	0x0000001F			
Size (in b	oits):	32			
Address:		0B078h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	R	0	
	21:16	MOCS upper data	T		
		Default Value:	000000	Db	
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to individual MOCS index. S/W write both upper and lower index together. If S/W needs to write to a single index, it read,merge and write it back.			
	15:6	Reserved			
		Access:	R	0	
	5:0	MOCS lower data			
		Default Value:	011111	Ib	
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
LNCF MOCS implementation does not sup		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t			



		LNCFCMOCS23 - LNCF MOCS R	Register 23		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	Value:	0x00000000			
Size (in b	oits):	32			
Address:		0B07Ch			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	000000Ь		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000Ь		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS23 - LNCF	MOCS Register 23	
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	Value:	0x00000000		
Size (in b	oits):	32		
Address:		0B07Ch		
This reg	ister is	for Mocs index		
DWord	Bit	D	escription	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data	_	
		Default Value:	000000Ь	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed de	escription	
		·	ort write to individual MOCS index. S/W needs to If S/W needs to write to a single index, it should	
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data	_	
		Default Value:	000000b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed de	escription	
		·	ort write to individual MOCS index. S/W needs to If S/W needs to write to a single index, it should	



		LNCFCMOCS24 - LNCF MOCS R	Register 24		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	Value:	0x00100000			
Size (in b	oits):	32			
Address:		0B080h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	010000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS24 - LNCF MOCS R	egister 2	24	
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default \	/alue:	0x00100000			
Size (in b	oits):	32			
Address:		0B080h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	010000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		<u> </u>	ICF MOCS implementation does not support write to individual MOCS index. S/W needs to ite both upper and lower index together. If S/W needs to write to a single index, it should ad,merge and write it back.		
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
LNCF MOCS implementation does not support write		LNCF MOCS implementation does not support write to inc write both upper and lower index together. If S/W needs t			



		LNCFCMOCS25 - LNCF MOCS R	Register 25			
Register	Register Space: MMIO: 0/2/0					
Source:	Source: BSpec					
Default \	/alue:	0x00170013				
Size (in b	oits):	32				
Address:		0B084h				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value:	010111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	010011b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				



		LNCFCMOCS25 - LNCF M	OCS Register 25	
Register Space: MMIO: 0/2/0				
Source: BSpec				
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B084h		
This reg	ister is	for Mocs index		
DWord	Bit	Descr	ption	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descri	 ption	
		LNCF MOCS implementation does not support write both upper and lower index together. If S/read,merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descri	 otion	
		LNCF MOCS implementation does not support write both upper and lower index together. If S/read,merge and write it back.		



		LNCFCMOCS26 - LNCF MOCS R	Register 26		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	Value:	0x0020001F			
Size (in b	oits):	32			
Address:		0B088h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	100000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS26 - LNC	F MOCS Register 26
Register Space: MMIO: 0/2/0			
Source:		BSpec	
Default \	Value:	0x0020001F	
Size (in l	oits):	32	
Address		0B088h	
This reg	ister is	for Mocs index	
DWord	Bit		Description
0	31:22	Reserved	
		Access:	RO
	21:16	MOCS upper data	
		Default Value:	100000b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed	description
		· · · · · · · · · · · · · · · · · · ·	oport write to individual MOCS index. S/W needs to er. If S/W needs to write to a single index, it should
	15:6	Reserved	
		Access:	RO
	5:0	MOCS lower data	
		Default Value:	011111b
		Access:	R/W
		Refer LNCF MOCS Register 0 for detailed	description
		· · · · · · · · · · · · · · · · · · ·	oport write to individual MOCS index. S/W needs to er. If S/W needs to write to a single index, it should



		LNCFCMOCS27 - LNCF MOCS R	Register 27			
Register	Register Space: MMIO: 0/2/0					
Source:	Source: BSpec					
Default \	/alue:	0x00170013				
Size (in b	oits):	32				
Address:		0B08Ch				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value:	010111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	010011b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				



		LNCFCMOCS27 - LNCF M	OCS Registe	r 27
Register	Register Space: MMIO: 0/2/0			
Source: BSpec				
Default \	/alue:	0x00170013		
Size (in b	oits):	32		
Address:		0B08Ch		
This reg	ister is	for Mocs index		
DWord	Bit	Descr	iption	
0	31:22	Reserved		
		Access:	RO	
	21:16	MOCS upper data		
		Default Value:	010111b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descri	otion	
		LNCF MOCS implementation does not support write both upper and lower index together. If Saread, merge and write it back.		
	15:6	Reserved		
		Access:	RO	
	5:0	MOCS lower data		
		Default Value:	010011b	
		Access:	R/W	
		Refer LNCF MOCS Register 0 for detailed descri	otion	
		LNCF MOCS implementation does not support write both upper and lower index together. If Saread, merge and write it back.		



		LNCFCMOCS28 - LNCF MOCS R	Register 28		
Register	Register Space: MMIO: 0/2/0				
Source:	Source: BSpec				
Default \	√alue:	0x0030001F			
Size (in b	oits):	32			
Address:		0B090h			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	110000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	011111b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			



		LNCFCMOCS28 - LNCF MOCS R	Register 28			
Register	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	/alue:	0x0030001F				
Size (in b	oits):	32				
Address:		0B090h				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value: 110000b				
		Access: R/W				
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to inwrite both upper and lower index together. If S/W needs t read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	011111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.				



		LNCFCMOCS29 - LNCF MOCS F	Register 29			
Register	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	√alue:	0x00170013				
Size (in b	oits):	32				
Address:		0B094h				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value:	010111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	010011b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.				



		LNCFCMOCS29 - LNCF MO	CS Reg	gister 29	
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	/alue:	0x00170013			
Size (in b	oits):	32			
Address:		0B094h			
This reg	ister is	for Mocs index			
DWord	Bit	Descripti	ion		
0	31:22	Reserved			
		Access:		RO	
	21:16	MOCS upper data			
		Default Value:	/alue: 010111b		
		Access:	R/\	W	
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support writ write both upper and lower index together. If S/W read,merge and write it back.			
	15:6	Reserved			
		Access:		RO	
	5:0	MOCS lower data			
		Default Value:	01	0011b	
		Access:	R/\	W	
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support writ write both upper and lower index together. If S/W read,merge and write it back.			



		LNCFCMOCS30 - LNCF MOCS R	Register 30			
Register	Register Space: MMIO: 0/2/0					
Source: BS		BSpec				
Default \	Value:	0x0000001F				
Size (in b	oits):	32				
Address:		0B098h				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value:	000000b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	011111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.				



		LNCFCMOCS30 - LNCF MOCS R	Register 30			
Register	Register Space: MMIO: 0/2/0					
Source:		BSpec				
Default \	/alue:	0x0000001F				
Size (in b	oits):	32				
Address:		0B098h				
This reg	ister is	for Mocs index				
DWord	Bit	Description				
0	31:22	Reserved				
		Access:	RO			
	21:16	MOCS upper data				
		Default Value: 000000b				
		Access: R/W				
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.				
	15:6	Reserved				
		Access:	RO			
	5:0	MOCS lower data				
		Default Value:	011111b			
		Access:	R/W			
		Refer LNCF MOCS Register 0 for detailed description				
		LNCF MOCS register of or detailed description LNCF MOCS implementation does not support write to individual MOCS index. S/W write both upper and lower index together. If S/W needs to write to a single index, it read,merge and write it back.				



		LNCFCMOCS31 - I	LNCF MOCS Register 31		
Register Space: MMIO: 0/2/0					
Source:		BSpec			
Default \	Value:	0x00000000			
Size (in bits): 32					
Address:		0B09Ch			
This reg	ister is	for Mocs index			
DWord	Bit		Description		
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		· ·	not support write to individual MOCS index. S/W needs to ogether. If S/W needs to write to a single index, it should		
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.			



		LNCFCMOCS31 - LNCF MOCS R	Register 31		
Register	Register Space: MMIO: 0/2/0				
Source: BSpec					
Default \	/alue:	0x00000000			
Size (in b	oits):	32			
Address:		0B09Ch			
This reg	ister is	for Mocs index			
DWord	Bit	Description			
0	31:22	Reserved			
		Access:	RO		
	21:16	MOCS upper data			
		Default Value: 000000b			
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to in write both upper and lower index together. If S/W needs read,merge and write it back.			
	15:6	Reserved			
		Access:	RO		
	5:0	MOCS lower data			
		Default Value:	000000b		
		Access:	R/W		
		Refer LNCF MOCS Register 0 for detailed description			
		LNCF MOCS implementation does not support write to individual MOCS index. S/W needs to write both upper and lower index together. If S/W needs to write to a single index, it should read,merge and write it back.			



LNCF Render config save msg

	LNCFRCSR - LNCF Render config save msg					
Register Space		MIO: 0/2/0				
Source:	BS	Spec				
Default Value	: 0>	k00000000				
Size (in bits):	32	2				
Address:	OE	30F8h				
This register	is not cont	ext saved and is written b	y CS unit			
DWord	Bit		Description			
0	31:17	Reserved				
		Access:		RO		
	16	Render Context save R	equest Mask			
		Access:	R/W Hardware Clear			
		Bit[16] Render Context Save Request Mask 0: LNCFRCSR.Bit[0] is masked (default) 1: LNCFRCSR.Bit[0] is valid				
	15:1	Reserved				
		Access:		RO		
	0	Render Context save R	equest			
	Access: R/W Hardware Clear					
		Bit[0] Render Context Save Red 0 : Render context save i 1 : Render context save i Unit needs to self-clear t	s not being requested (default) s being requested			



Load Indirect Base Vertex

		BDPRIM_BASE_VER	TEX - Load Indirect Base Vertex				
Register	Register Space: MMIO: 0/2/0						
Source:		RenderCS					
Default '	Value:	0x00000000					
Access:		R/W					
Size (in I	oits):	32					
Address		02440h-02443h					
DWord	Bit		Description				
0	31:0	Base Vertex					
		Format: S31					
		This register is used to store the Base Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.					



Load Indirect Instance Count

3DPRIM_INSTANCE_COUNT - Load Indirect Instance Count

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02438h-0243Bh

DWord Bit Description

31:0 Instance Count
This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Start Instance

3DPRIM_START_INSTANCE - Load Indirect Start Instance

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 0243Ch-0243Fh

DWord	Bit	Description					
0	31:0	Start Vertex					
		Format: U32					
		This register is used to store the Start Instance of the 3D_PRIMITIVE command when Load Indirect inable is set.					



Load Indirect Start Vertex

3DPRIM_START_VERTEX - Load Indirect Start Vertex

Register Space: MMIO: 0/2/0 Source: RenderCS

Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02430h-02433h

DWord Bit Description

31:0 Start Vertex
Format: U32
This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.



Load Indirect Vertex Count

3DPRIM_VERTEX_COUNT - Load Indirect Vertex Count

Register Space: MMIO: 0/2/0
Source: RenderCS
Default Value: 0x00000000

Access: R/W Size (in bits): 32

Address: 02434h-02437h

DWord Bit Description

31:0 Vertex Count
Format: U32
This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect Enable is set.



LPFC control register

	LI	PFCCNTL - LPFC	control regist	er			
Register Space:	ster Space: MMIO: 0/2/0						
Source:	BSpec	BSpec					
Default Value:	0x000000	0x0000000					
Size (in bits):	32						
Address:	0B01Ch						
LPFC control regis	ster.						
DWord	Bit		Description				
0	31	LPFC enable signal					
		Access:		R/W			
		LPPC event collection enable signal.					
		Incf_lpfc_cnt_en.					
	30	LPFC Global enable signal					
		Access:		R/W			
		LPFCSL unit global enabl	le signal.				
		0b - LPFCSL unit is disab					
		1b - LPFCSL unit is enabled.					
		Incf_lpfc_gbl_en					
	29:0	Reserved					
		Access:			RO		
		Reserved.		•			