

# Intel<sup>®</sup> OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 4 Part 1: Subsystem and Cores – Shared Functions (Ivy Bridge)

For the 2012 Intel<sup>®</sup> Core<sup>™</sup> Processor Family

# May 2012

**Revision 1.0** 

#### **NOTICE:**

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



# **Creative Commons License**

You are free to Share — to copy, distribute, display, and perform the work

#### Under the following conditions:

**Attribution**. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



# **Contents**

1.	Subsystem Overview	5
1.1	Introduction	5
1.2	Subsystem Topology	5
1.3		
1.4	Thread Dispatching	6
1.5		
1	.5.1 Message Payload Containing a Header	
1	.5.2 Writebacks	
	.5.3 Message Delivery Ordering Rules	
	.5.4 Execution Mask and Messages	
	.5.5 End-Of-Thread (EOT) Message	
	.5.6 Performance	
	.5.7 Message Description Syntax	
	.5.8 Message Errors	
2.	Sampling Engine	
	Texture Coordinate Processing	
	2.1.1 Texture Coordinate Normalization	
	2.1.2 Texture Coordinate Computation	
	Texel Address Generation	
	2.2.1 Level of Detail Computation (Mipmapping)	
	2.2.2 Intra-Level Filtering Setup	
	2.2.3 Texture Address Control	
2.3		
_	2.3.1 Texel Chroma Keying	
2.4		
2.5		
2.6		
2.7		
	2.7.1 Multisample Control Surface Denoise/Deinterlacer	
2.8		
	2.8.1 Introduction 2.8.2 Denoise Algorithm	
	2.8.3 Block Noise Estimate (part of Global Noise Estimate)	
	2.8.4 Deinterlacer Algorithm	
	2.8.5 Field Motion Detector	
	2.8.6 Implementation Overview	
	Adaptive Video Scaler	
	2.9.1 Filtering Operations	
2.1		52
	2.10.1 Detail Filter Algorithm	53
_	2.10.2 Skin-Tone Tuned IEF	
	2.10.3 Video Analytics Functions – Functional Description	
2.1		
	2.11.1 Restriction when Mirror mode is enabled for Sample_8x8 messages	
2.1		
	2.12.1 BINDING_TABLE_STATE	
2	2.12.2 SURFACE_STATE	
2	2.12.3 SAMPLER_STATE	



2.12.4 SAMPLER_8x8_STATE	
2.12.5 SAMPLER_BORDER_COLOR_STATE	
2.12.6 3DSTATE_CHROMA_KEY	119
2.12.7 3DSTATE_SAMPLER_PALETTE_LOAD0	
2.12.8 3DSTATE_MONOFILTER_SIZE	
2.13 Messages	123
2.13.1 Initiating Message	123
2.13.2 Writeback Message	
3. Shared Functions – Data Port	167
3.1 Cache Agents	
3.1.1 Render Cache	
3.1.2 Data Cache	169
3.1.3 Sampler Cache	
3.2 Surfaces	
3.2.1 Surface State Model	
3.2.2 Stateless Model	
3.2.3 Shared Local Memory (SLM)	
3.3 Write Commit	
3.4 Read/Write Ordering	
3.5 Accessing Buffers	
3.6 Accessing Media Surfaces	
3.6.1 Color Processing	
3.6.2 Boundary Behavior	
3.7 Accessing Render Targets	
3.7.1 Single Source	
3.7.2 Dual Source	
3.7.3 Replicate Data	
3.7.4 Multiple Render Targets (MRT)	
3.8 State	
3.8.1 BINDING_TABLE_STATE	
3.8.2 SURFACE_STATE	
3.8.3 COLOR_PROCESSING_STATE	
3.9 Messages	
3.9.1 Global Definitions	
3.9.2 Data Port Messages	
3.9.3 OWord Block Read/Write	
3.9.4 Unaligned OWord Block Read	
3.9.5 OWord Dual Block Read/Write	
3.9.6 Media Block Read/Write	
3.9.7 DWord Scattered Read/Write	
3.9.8 Byte Scattered Read/Write	
3.9.9 Typed/Untyped Surface Read/Write and Typed/Untyped Atomic Operation	
3.9.10 Scratch Block Read/Write	
3.9.11 Render Target Write	276



# 1. Subsystem Overview

# 1.1 Introduction

The subsystem consists of an array of *execution units* (*EUs*, sometimes referred to as an array of *cores*) along with a set of *shared functions* outside the EUs that the EUs leverage for I/O and for complex computations. Programmers access the subsystem via the 3D or Media pipelines.

EUs are general-purpose programmable cores that support a rich instruction set that has been optimized to support various 3D API shader languages as well as media functions (primarily video) processing.

Shared functions are hardware units which serve to provide specialized supplemental functionality for the EUs. A shared function is implemented where the demand for a given specialized function is insufficient to justify the costs on a per-EU basis. Instead a single instantiation of that specialized function is implemented as a stand-alone entity outside the EUs and shared among the EUs.

Invocation of the shared functionality is performed via a communication mechanism called a *message*. A message is a small self-contained packet of information created by a kernel and directed to a specific shared function. Messages are dispatched to the shared function under software control via the send instruction. This instruction identifies the contents of the message and the GRF register locations to direct any response.

The message construction and delivery mechanisms are general in their definition and capable of supporting a wide variety of shared functions.

# 1.2 Subsystem Topology

The subsystem is organized as an array of EUs, and a set of functions that are shared among all of the EUs. (The EU array is further divided into rows with each row having its own first level instruction cache and Extended Math shared function, though this aspect of the implemented topology is not exposed to software). The Sampler, DataPort, URB and Message Gateway functions are shared among the entire array of EUs.

# **1.3 Execution Units (EUs)**

Each EU is a vector machine capable of performing a given operation on as many as 16 pieces of data of the same type in parallel (though not necessarily on the same instant in time). In addition, each EU can support a number of execution contexts called *threads* that are used to avoid stalling the EU during a high-latency operation (external to the EU) by providing an opportunity for the EU to switch to a completely different workload with minimal latency while waiting for the high-latency operation to complete.

For example, if a program executing on an EU requires a texture read by the sampling engine, the EU may not necessarily idle while the data is fetched from memory, arranged, filtered and returned to the EU. Instead the EU will likely switch execution to another (unrelated) thread associated with that EU. If that thread encounters a stall, the EU may switch to yet another thread and so on. Once the Sampler result arrives back at the EU, the EU can switch back to the original thread and use the returned data as it continues execution of that thread.



The fact that there are multiple EU cores each with multiple threads can generally be ignored by software. There are some exceptions to this rule: e.g., for

- thread-to-thread communication (see Message Gateway, Media)
- synchronization of thread output to memory buffers (see Geometry Shader).

In contrast, the internal SIMD aspects of the EU are very much exposed to software.

This volume will not deal with the details of the EUs.

# 1.4 Thread Dispatching

When the 3D and Media pipelines send requests for thread initiation to the Subsystem, the thread Dispatcher receives the requests. The dispatcher performs such tasks as arbitrating between concurrent requests, assigning requested threads to hardware threads on EUs, allocating register space in each EU among multiple threads, and initializing a thread's registers with data from the fixed functions and from the URB. This operation is largely transparent to software.

# **1.5 Shared Functions**

In general, a shared function has the ability to receive messages at its input, perform some specialized amount of work for each, and if required, generate output back to the message's originating execution unit (Message Gateway may generate output to a target execution unit specified by the message).

To uniquely identify shared functions, each is assigned a unique 4-bit identifier code called its 'Function ID'. This ID is specified in the 'send' instruction's 32b <desc> field of each message. Function ID assignments are listed in the *Graphics Processing Engine* chapter of this specification.

Each shared function may support one or more related operations within itself. For example an Extended Math shared function may support operations such as reciprocal, sine, cosine, and/or others. These are generically referred to as sub-functions. The communication method as to which sub-function is desired is typically contained in the 16b 'function-control' field of the 'send' instruction <desc> field. Alternatively, a function may choose to define sub-function encodings in-band within message payload, or in the case of a single function shared-function, the function code may be implied. The architecture, in no way interprets the sub-function code and the actual implementation choice is left to the function itself.

The Shared Function units included in the Subsystem are as follows (refer to the chapters devoted to each of these functions):

- Extended Math function
- Sampling Engine function
- DataPort function
- Message Gateway function
- Unified Return Buffer (URB)
- Thread Spawner (TS)
- Null function

The **Extended Math** function acts as an extension of the math functions already available inside the EUs. Certain functions such as inverse, square root, exponentiation, etc., require significant hardware resources to implement and are used infrequently enough that it is inefficient to implement them separately in each EU. The EUs therefore send the operands for these operations along with the



operation to be performed to the Extended Math function which computes and returns the result to the requesting EU.

The **Sampling Engine** acts a (read-only) I/O port on behalf of the EUs, translating texture coordinates (and/or structure references) to memory addresses, reading texels and/or other data from memory, and in the case of texels, combining and filtering them according to programmed state. The resulting pixel and/or other data are then returned to the requesting EU.

The **Data Port** function acts as another I/O port on behalf of the EUs. It is both a read and a write port, and the only way for the Graphics Processing Engine to write results (e.g., images) back to memory. The Data Port contains the render and depth caches which receive the newly rendered pixels and write them out to memory when necessary. They also permit previously rendered objects to be read back efficiently by the Graphics Processing Engine in order to blend them with other rendered objects and test for visibility of newly rendered objects. Finally, the Data Port also provides read access constant buffers (arrays of constants in memory.)

The **Message Gateway** allows a thread to communicate (send a message to) another thread. A key is used to connect the sender and receiver threads, and a simple gateway protocol is used to send messages. This is primarily intended for media where a parent/child thread model is sometimes used and requires parent and child threads to synchronize and efficiently share information. It is not intended to be used by 3D graphics rendering threads.

The **Unified Return Buffer** (URB) is a single set of registers that EU threads use to return result data for future fixed functions and their threads to make use of. Individual entries in the buffer are "owned" by a given fixed function but a mechanism is provided where other fixed functions (those that follow) can read the data placed there by another fixed function. The buffer is considered a "Shared Function" since EUs need to be able to write result data to it using messages. In general, EU threads write their final results either to memory via the Data Port or to the URB for re-use by subsequent EU threads or certain 3D pipeline fixed-function units (CLIP, GS).

The **Thread Spawner** (TS) is a Shared Function that acts as a conduit for dispatching kernel-softwaregenerated threads, one thread can request another thread to be dispatched by sending a request to the TS. TS is unique as it is also a Fixed Function in the media pipeline for dispatching threads originated from Video Front End fixed function.

The **Null** shared function is supported to allow the broadcast of certain information (e.g, End Of Thread) without invoking any other operation or response.

# 1.5.1 Message Payload Containing a Header

For most shared functions, the first register of the message payload contains the *header payload* of the message (or simply the *message header*). Consequently, the rest of the message payload is referred to as the *data payload*.

Messages to Extended Math do not have a header and only contain data payload. Those messages may be referred to as header-less messages. Messages to Gateway combine the header and data payloads in a single message register.

# 1.5.2 Writebacks

Some messages generate return data as dictated by the 'function-control' (opcode) field of the 'send' instruction (part of the <desc> field). The execution unit and message passing infrastructure do not interpret this field in any way to determine if writeback data is to be expected. Instead explicit fields in the 'send' instruction to the execution unit the starting GRF register and count of returning data. The execution unit uses this information to set in-flight bits on those registers to prevent execution of any



instruction which uses them as an operand until the register(s) is(are) eventually written in response to the message. If a message is not expected to return data, the 'send' instruction's writeback destination specifier (<post\_dest>) must be set to 'null' and the response length field of <desc> must be 0 (see 'send' instruction for more details).

The writeback data, if called for, arrives as a series of register writes to the GRF at the location specified by the starting GRF register and length as specified in the 'send' instruction. As each register is written back to the GRF, its in-flight flag is cleared and it becomes available for use as an instruction operand. If a thread was suspended pending return of that register, the dependency is lifted and the thread is allowed to continue execution (assuming no other dependency for that thread remains outstanding).

# 1.5.3 Message Delivery Ordering Rules

All messages between a thread and an individual shared function are delivered in the ordered they were sent. Messages to different shared functions originating from a single thread may arrive at their respective shared functions out of order.

The writebacks of various messages from the shared functions may return in any order. Further individual destination registers resulting from a single message may return out of order, potentially allowing execution to continue before the entire response has returned (depending on the dependency chain inherent in the thread).

# 1.5.4 Execution Mask and Messages

The Architecture defines an Execution Mask (EMask) for each instruction issued. This 16b bit-field identifies which SIMD computation channels are enabled for that instruction. Since the 'send' instruction is inherently scalar, the EMask is ignored as far as instruction dispatch is concerned. Further the execution size has no impact on the size of the 'send' instruction's implicit move (it is always 1 register regardless of specified execution size).

The 16b EMask is forwarded with the message to the destination shared function to indicate which SIMD channels were enabled at the time of the 'send'. A shared function may interpret or ignore this field as dictated by the functionality it exposes. For instance, the Extended Math shared function observes this field and performs the specified operation only on the operands with enabled channels, while the DataPort writes to the render cache ignore this field completely, instead using the pixel mask included inband in the message payload to indicate which channels carry valid data.

# 1.5.5 End-Of-Thread (EOT) Message

The final instruction of all threads must be a 'send' instruction which signals 'End-Of-Thread' (EOT). An EOT message is one in which the EOT bit is set in the 'send' instruction's 32b <desc> field. When issuing instructions, the EU looks for an EOT message, and when issued, shuts down the thread from further execution and considers the thread completed.

Only a subset of the shared functions can be specified as the target function of an EOT message, as shown in the table below.

Target Shared Functions	Target Shared Functions
supporting EOT messages	not supporting EOT messages
Null, DataPortWrite, URB, MessageGateway, ThreadSpawner	DataPortRead, Sampler

Both the fixed-functions and the thread dispatcher require EOT notification at the completion of each thread. The thread dispatcher and fixed functions in the 3D pipeline obtain EOT notification by snooping



all message transmissions, regardless of the explicit destination, looking for messages which signal endof-thread. The Thread Spawner in the media pipeline does not snoop for EOT. As it is also a shared function, all threads generated by Thread Spawner must send a message to Thread Spawner to explicity signal end-of-thread.

The thread dispatcher, upon detecting an end-of-thread message, updates its accounting of resource usage by that thread, and is free to issue a new thread to take the place of the ended thread. Fixed functions require end-of-thread notification to maintain accounting as to which threads it issued have completed and which remain outstanding, and their associated resources such as URB handles.

Unlike the thread dispatcher, fixed-functions discriminate end-of-thread messages, only acting upon those from threads which they originated, as indicated by the 4b fixed-function ID present in R0 of end-of-thread message payload. This 4b field is attached to the thread at new-thread dispatch time and is placed in its designated field in the R0 contents delivered to the GRF. Thus to satisfy the inclusion of the fixed-function ID, the typical end-of-thread message generally supplies R0 from the GRF as the first register of an end-of-thread message.

As an optimization, an end-of-thread message may be overload upon another "productive" message, saving the cost in execution and bandwidth of a dedicated end-of-thread message. Outside of the end-of-thread message, most threads issue a message just prior to their termination (for instance, a Dataport write to the framebuffer) so the overloaded end-of-thread is the common case. The requirement is that the message contains R0 from the GRF (to supply the fixed-function ID), and that destination shared function be either (a) the URB; (b) the Read or Write Dataport; or, (c) the Gateway, as these functions reside on the O-Bus. In the case where the last real message of a thread is to some other shared function, the thread must issue a separate message for the purposes of signaling end-of-thread to the "null" shared function.

# 1.5.6 Performance

The Architecture imposes no requirement as to a shared function's latency or throughput. Due to this as well as factors such as message queuing, shared bus arbitration, implementation choices in bus bandwidth, and instantaneous demand for that function, the latency in delivering and obtaining a response to a message is non-deterministic. It is expected that an implementation has some notion of fairness in transmission and servicing of messages so as to keep latency outliers to a minimum.

Other factors to consider with regard to performance:

- A thread may choose to have multiple messages under construction in non-overlapping registers in the MRF at the same time.
- Multiple messages are allowed to be enqueued for transmission at the same time, so long as their MRF payload registers do not overlap.
- Messages may rely on the MRF registers being maintained across a send message, thus constructing subsequent messages overlaid on portions of a previous message,
- Software prefetching techniques may be beneficial for long latency data fetches (i.e. issue a load early in the thread for data that is required late in the thread).

# 1.5.7 Message Description Syntax

All message formats are defined in terms of DWords (32 bits). The message registers in all cases are 256 bits wide, or 8 DWords. The registers and DWords within the registers are named as follows, where n is the register number, and d is the DWord number from 0 to 7, from the least significant DWord at bits [31:0] within the 256-bit register to the most significant DWord at bits [255:224], respectively. For



writeback messages, the register number indicates the offset from the specified starting destination register.

Dispatch Messages: Rn.d

Dispatch messages are sent by the fixed functions to dispatch threads. See the fixed function chapters in the *3D and Media* volume.

SEND Instruction Messages: Mn.d

These are the messages initiated by the thread via the SEND instruction to access shared functions. See the chapters on the shared functions later in this volume.

Writeback Messages: Wn.d

These messages return data from the shared function to the GRF where it can be accessed by thread that initiated the message.

The bits within each DWord are given in the second column in each table.

## 1.5.8 Message Errors

Messages are constructed via software, and not all possible bit encodings are legal, thus there is the possibility that a message may be sent containing one or more errors in its descriptor or payload contents. There are two points of error detection in the message passing system: (a) the message delivery subsystem is capable of detecting bad FunctionIDs and some cases of bad message lengths; (b) the shared functions contain various error detection mechanisms which identify bad sub-function codes, bad message lengths, and other misc errors. The error detection capabilities are specific to each shared function. The execution unit hardware itself does not perform message validation prior to transmission.

In both cases, information regarding the erroneous message is captured and made visible through MMIO registers, and the driver notified via an interrupt mechanism . The set of possible errors is listed in *Message Errors* with the associated outcome.

#### **Error Cases**

Error	Outcome
Bad Shared Function ID	The message is discarded before reaching any shared function. If the message specified a destination, those registers will be marked as in-flight, and any future usage by the thread of those registers will cause a dependency which will never clear, resulting in a hung thread and eventual time-out.
Unknown opcode	The destination shared function detects unknown opcodes (as specified in the 'send' instructions <desc> field), and known opcodes where the message payload is either too long</desc>
Incorrect message length	or too short, and threats these cases as errors. When detected, the shared function latches and makes available via MMIO registers the following information: the EU and thread ID which sent the message, the length of the message and expected response, and any relevant portions of the first register (R0) of the message payload. The shared function alerts the driver of an erroneous message through and interrupt mechanism , then continues normal operation with the subsequent message.
•	Detection of bad data is an implementation decision of the shared function. Not all fields may
in payload	be checked by the shared function, so an erroneous payload may return bogus data or no data at all. If an erroneous value is detected by the shared function, it is free to discard the message and continue with the subsequent message. If the thread was expecting a response, the destination registers specified in the associated 'send' instruction are never cleared potentially resulting in a hung thread and time-out.
Incorrect response length Case: too few registers specified – the thread may proceed with execution r data returning from the shared function, resulting in the thread operating on	



Error	Outcome
	GRF. Case: too many registers specified – the message response does not clear all the registers of the destination. In this case, if the thread references any of the residual registers, it may hand and result in an eventual time-out.
Improper use of End- Of-Thread (EOT)	Any 'send' instruction which specifies EOT must have a 'null' destination register. The EU enforces this and, if detected, will not issue the 'send' instruction, resulting in a hung thread and an eventual time-out.
	The 'send' instruction specifies that EOT is only recognized if the <desc> field of the instruction is an immediate. Should a thread attempt to end a thread using a <desc> sourced from a register, the EOT bit will not be recognized. In this case, the thread will continue to execute beyond the intended end of thread, resulting in a wide range of error conditions.</desc></desc>
Two outstanding messages using overlapping GRF destinations ranges	This is not checked by HW. Due to varying latencies between two messages, and out-of- order, non-contiguous writeback cycles, the outcome in the GRF is indeterminate; may be the result from the first message, or the result from the second message, or a combination of both.



# 2. Sampling Engine

The Sampling Engine provides the capability of advanced sampling and filtering of surfaces in memory.

The sampling engine function is responsible for providing filtered texture values to the Core in response to sampling engine messages. The sampling engine uses SAMPLER\_STATE to control filtering modes, address control modes, and other features of the sampling engine. A pointer to the sampler state is delivered with each message, and an index selects one of 16 states pointed to by the pointer. Some messages do not require SAMPLER\_STATE. In addition, the sampling engine uses SURFACE\_STATE to define the attributes of the surface being sampled. This includes the location, size, and format of the surface as well as other attributes.

Although data is commonly used for "texturing" of 3D surfaces, the data can be used for any purpose once returned to the execution core.

The following table summarizes the various subfunctions provided by the Sampling Engine. After the appropriate subfunctions are complete, the 4-component (reduced to fewer components in some cases) filtered texture value is provided to the Core in order to complete the *sample* instruction.

Subfunction	Description
Texture Coordinate	Any required operations are performed on the incoming pixel's interpolated internal texture
Processing	coordinates. These operations may include: cube map intersection.
Texel Address	The Sampling Engine will determine the required set of texel samples (specific texel values
Generation	from specific texture maps), as defined by the texture map parameters and filtering modes.
	This includes coordinate wrap/clamp/mirror control, mipmap LOD computation and sample
	and/or miplevel weighting factors to be used in the subsequent filtering operations.
Texel Fetch	The required texel samples will be read from the texture map. This step may require
	decompression of texel data. The texel sample data is converted to an internal format.
Texture Palette	For streams which have "paletted" texture surface formats, this function uses the "index" values
Lookup	read from the texture map to look up texel color data from the texture palette.
Shadow Pre-Filter	For shadow mapping, the texel samples are first compared to the 3 <sup>rd</sup> (R) component of the
Compare	pixel's texture coordinate. The boolean results are used in the texture filter.
Texel Filtering	Texel samples are combined using the filter weight coefficients computed in the Texture
	Address Generation function. This "combination" ranges from simply passing through a
	"nearest" sample to blending the results of anisotropic filters performed on two mipmap levels.
	The output of this function is a single 4-component texel value.
Texel Color Gamma	Performs optional gamma decorrection on texel RGB (not A) values.
Linearization	
Denoise/	Performs denoise and deinterlacing functions for video content ()
Deinterlacer	
8x8 Video Scaler	Performs scaling using an 8x8 filter ()
	renonns scanny using an oxo miler ()
Image Enhancement	Image Enhancement functions for video content ()
Filter / Video Signal	
Analysis	

# 2.1 Texture Coordinate Processing

The Texture Coordinate Processing function of the Sampling Engine performs any operations on the texture coordinates that are required before physical addresses of texel samples can be generated.




# 2.1.1 Texture Coordinate Normalization

A texture coordinate may have *normalized* or *unnormalized* values. In this function, unnormalized coordinates are normalized.

Normalized coordinates are specified in units relative to the map dimensions, where the origin is located at the upper/left edge of the upper left texel, and the value 1.0 coincides with the lower/right edge of the lower right texel . 3D rendering typically utilizes normalized coordinates.

Unnormalized coordinates are in units of texels and have not been divided (normalized) by the associated map's height or width. Here the origin is the located at the upper/left edge of the upper left texel of the base texture map. Unnormalized coordinates delivered to the sampling engine are only supported with the "ld" type messages.



#### Normalized vs. Unnormalized Texture Coordinates

# 2.1.2 **Texture Coordinate Computation**


Cartesian (2D) and homogeneous (projected) texture coordinate values are projected from (interpolated) screen space back into texture coordinate space by dividing the pixel's S and T components by the Q component. This operation is done as part of the pixel shader kernel in the Core.

Vector (cube map) texture coordinates are generated by first determining which of the 6 cube map faces (+X, +Y, +Z, -X, -Y, -Z) the vector intersects. The vector component (X, Y or Z) with the largest absolute value determines the proper (major) axis, and then the sign of that component is used to select between the two faces associated with that axis. The coordinates along the two minor axes are then divided by the coordinate of the major axis, and scaled and translated, to obtain the 2D texture coordinate ([0,1]) within the chosen face. Note that the coordinates delivered to the sampling engine must already have been divided by the component with the largest absolute value.

An illustration of this cube map coordinate computation, simplified to only two dimensions, is provided below:



#### **Cube Map Coordinate Computation Example**



# 2.2 **Texel Address Generation**

To better understand texture mapping, consider the mapping of each object (screen-space) pixel onto the textures images. In texture space, the pixel becomes some arbitrarily sized and aligned quadrilateral. Any given pixel of the object may "cover" multiple texels of the map, or only a fraction of one texel. For each pixel, the usual goal is to sample and filter the texture image in order to best represent the covered texel values, with a minimum of blurring or aliasing artifacts. Per-texture state variables are provided to allow the user to employ quality/performance/footprint tradeoffs in selecting how the particular texture is to be sampled.

The Texel Address Generation function of the Sampling Engine is responsible for determining how the texture maps are to be sampled. Outputs of this function include the number of texel samples to be taken, along with the physical addresses of the samples and the filter weights to be applied to the samples after they are read. This information is computed given the incoming texture coordinate and gradient values, and the relevant state variables associated with the sampler and surface. This function also applies the texture coordinate address controls when converting the sample texture coordinates to map addresses.

# 2.2.1 Level of Detail Computation (Mipmapping)

Due to the specification and processing of texture coordinates at object vertices, and the subsequent object warping due to a perspective projection, the texture image may become *magnified* (where a texel covers more than one pixel) or *minified* (a pixel covers more than one texel) as it is mapped to an object. In the case where an object pixel is found to cover multiple texels (texture minification), merely choosing one (e.g., the texel sample nearest to the pixel's texture coordinate) will likely result in severe aliasing artifacts.

*Mipmapping* and texture filtering are techniques employed to minimize the effect of undersampling these textures. With mipmapping, software provides *mipmap levels*, a series of pre-filtered texture maps of decreasing resolutions that are stored in a fixed (monolithic) format in memory. When mipmaps are provided and enabled, and an object pixel is found to cover multiple texels (e.g., when a textured object is



located a significant distance from the viewer), the device will sample the mipmap level(s) offering a texel/pixel ratio as close to 1.0 as possible.

The device supports up to 14 mipmap levels per map surface, ranging from 8192 x 8192 texels to a 1 X 1 texel. Each successive level has ½ the resolution of the previous level in the U and V directions (to a minimum of 1 texel in either direction) until a 1x1 texture map is reached. The dimensions of mipmap levels need not be a power of 2.

Each mipmap level is associated with a *Level of Detail (LOD)* number. LOD is computed as the approximate, log<sub>2</sub> measure of the ratio of texels per pixel. The highest resolution map is considered LOD 0. A larger LOD number corresponds to lower resolution mip level.

The *Sampler[]BaseMipLevel* state variable specifies the LOD value at which the minification filter vs. the magnification filter should be applied.

When the texture map is magnified (a texel covers more than one pixel), the base map (LOD 0) texture map is accessed, and the magnification mode selects between the nearest neighbor texel or bilinear interpolation of the 4 neighboring texels on the base (LOD 0) mipmap.

#### 2.2.1.1 Base Level Of Detail (LOD)

The per-pixel LOD is computed in an implementation-dependent manner and approximates the log<sub>2</sub> of the texel/pixel ratio at the given pixel. The computation is typically based on the differential texel-space distances associated with a one-pixel differential distance along the screen x- and y-axes. These texel-space distances are computed by evaluating neighboring pixel texture coordinates, these coordinates being in units of texels on the base MIP level (multiplied by the corresponding surface size in texels). The q coordinates represent the third dimension for 3D (volume) surfaces, this coordinate is a constant 0 for 2D surfaces.

The ideal LOD computation is included below.

$$LOD(x, y) = \log_2[\rho(x, y)]$$

where :

$$\rho(\mathbf{x},\mathbf{y}) = \max\left\{\sqrt{\left(\frac{\partial u}{\partial x}\right)^2 + \left(\frac{\partial v}{\partial x}\right)^2 + \left(\frac{\partial q}{\partial x}\right)^2}, \sqrt{\left(\frac{\partial u}{\partial y}\right)^2 + \left(\frac{\partial v}{\partial y}\right)^2 + \left(\frac{\partial q}{\partial y}\right)^2}\right\},$$

#### 2.2.1.2 LOD Bias

A biasing offset can be applied to the computed LOD and used to artificially select a higher or lower miplevel and/or affect the weighting of the selected mipmap levels. Selecting a slightly higher mipmap level will trade off image blurring with possibly increased performance (due to better texture cache reuse). Lowering the LOD tends to sharpen the image, though at the expense of more texture aliasing artifacts.

The LOD bias is defined as sum of the *LODBias* state variable and the *pixLODBias* input from the input message (which can be non-zero only for sample\_b messages). The application of LOD Bias is unconditional, therefore these variables must both be set to zero in order to prevent any undesired biasing.

Note that, while the LOD Bias is applied prior to clamping and min/mag determination and therefore can be used to control the min-vs-mag crossover point, its use has the undesired effect of actually changing the LOD used in texture filtering.



## 2.2.1.3 LOD Pre-Clamping

The LOD Pre-Clamping function can be enabled or disabled via the *LODPreClampEnable* state variable. Enabling pre-clamping matches OpenGL semantics, while disabling it matches .

After biasing and/or adjusting of the LOD, the computed LOD value is clamped to a range specified by the (integer and fractional bits of) *MinLOD* and *MaxLOD* state variables prior to use in Min/Mag Determination.

*MaxLOD* specifies the lowest resolution mip level (maximum LOD value) that can be accessed, even when lower resolution maps may be available. Note that this is the only parameter used to specify the number of valid mip levels that be can be accessed, i.e., there is no explicit "number of levels stored in memory" parameter associated with a mip-mapped texture. All mip levels from the base mip level map through the level specified by the integer bits of *MaxLOD* must be stored in memory, or operation is UNDEFINED.

*MinLOD* specifies the highest resolution mip level (minimum LOD value) that can be accessed, where LOD==0 corresponds to the base map. This value is primarily used to deny access to high-resolution mip levels that have been evicted from memory when memory availability is low.

*MinLOD* and *MaxLOD* have both integer and fractional bits. The fractional parts will limit the inter-level filter weighting of the highest or lowest (respectively) resolution map. For example if *MinLOD* is 4.5 and *MipFilter* is LINEAR, LOD 4 can contribute only up to 50% of the final texel color.

#### 2.2.1.4 Min/Mag Determination

The biased and clamped LOD is used to determine whether the texture is being minified (scaled down) or magnified (scaled up).

The *BaseMipLevel* state variable is subtracted from the biased and clamped LOD. The *BaseMipLevel* state variable therefore has the effect of selecting the "base" mip level used to compute Min/Map Determination. (This was added to match OpenGL semantics). Setting *BaseMipLevel* to 0 has the effect of using the highest-resolution mip level as the base map.

If the biased and clamped LOD is non-positive, the texture is being magnified, and a single (high-resolution) miplevel will be sampled and filtered using the *MagFilter* state variable. At this point the computed LOD is reset to 0.0. Note that LOD Clamping can restrict access to high-resolution miplevels.

If the biased LOD is positive, the texture is being minified. In this case the *MipFilter* state variable specifies whether one or two mip levels are to be included in the texture filtering, and how that (or those) levels are to be determined as a function of the computed LOD.

### 2.2.1.5 LOD Computation Pseudocode

This section illustrates the LOD biasing and clamping computation in pseudocode, encompassing the steps described in the previous sections. The computation of the initial per-pixel LOD value *LOD* is not shown.

Bias:<u>S4.8</u> MinLod:U4.8 MaxLod:U4.8 Base:<u>U4.1</u> MIPCnt:U4



```
SurfMinLod: U4.8
ResMinLod: U4.8
AdjMaxLod = min(MaxLod, MIPCnt)
AdjMinLod = min(MinLod, MIPCnt)
AdjPR_minLOD = ResMinLod - SurfMinLod
AdjMinLod = max(AdjMinLod, AdjPR_minLOD)
Out of Bounds = AdjPR minLOD > MIPCnt
if (sample_b)
       LOD += Bias + bias_parameter
else if (sample_l or ld)
      LOD = Bias + lod_parameter
else
      LOD += Bias
PreClamp = LODPreClampEnable
If (PreClamp)
             LOD = min(LOD, MaxLod)
             LOD = max(LOD, MinLod)
MagMode = (LOD - Base \le 0)
MagClampMipNone = 1
If ((MagMode && MagClampMipNone) or MipFlt = None)
      LOD = 0
      LOD = min(LOD, ceil(AdjMaxLod))
      LOD = max(LOD, floor(AdjMinLod))
else if (MipFlt = Nearest)
      LOD = min(LOD, AdjMaxLod)
      LOD = max(LOD, AdjMinLod)
      LOD = min(LOD, AdjMaxLod)
      LOD = max(LOD, AdjMinLod)
      LOD +=0.5
      LOD = floor(LOD)
else// MipFlt = Linear
      LOD = min(LOD, AdjMaxLod)
      <u>LOD = max(LOD, AdjMinLod)</u>
```



TriBeta = frac(LOD) LOD<sub>0</sub> = floor(LOD) LOD<sub>1</sub> = LOD<sub>0</sub> + 1

if (!lod)// "LOD" message type

Lod += SurfMinLod

If Out\_of\_Bounds is true, LOD is set to zero and instead of sampling the surface the texels are replaced with zero in all channels, except for surface formats that don't contain alpha, for which the alpha channel is replaced with one. These texels then proceed through the rest of the pipeline.

Errata: Out of Bound true on surface format that doesn't contain alpha will be forced to 0 instead of 1.0 for the case the filet type is Anisotropic.

Errata: when AdjPR\_minLOD > MIPCnt and MIPFILTER\_LINEAR texel values will not force to zero.

#### 2.2.1.5.1 Inter-Level Filtering Setup

The *MipFilter* state variable determines if and how texture mip maps are to be used and combined. The following table describes the various mip filter modes:

MipFilter Value	Description
MIPFILTER_NONE	Mipmapping is DISABLED. Apply a single filter on the highest resolution map available (after LOD clamping).
	Choose the nearest mipmap level and apply a single filter to it. Here the biased LOD will be rounded to the nearest integer to obtain the desired miplevel. LOD Clamping may further restrict this miplevel selection.
	Apply a filter on the two closest mip levels and linear blend the results using the distance between the computed LOD and the level LODs as the blend factor. Again, LOD Clamping may further restrict the selection of miplevels (and the blend factor between them).

When minifying and MIPFILTER\_NEAREST is selected, the computed LOD is rounded to the nearest mip level.

When minifying and MIPFILTER\_LINEAR is selected, the fractional bits of the computed LOD are used to generate an inter-level blend factor. The LOD is then truncated. The mip level selected by the truncated LOD, and the next higher (lower resolution) mip level are determined.

Regardless of *MipFilter* and the min/mag determination, all computed LOD values (two for MIPFILTER\_LINEAR, otherwise one) are then unconditionally clamped to the range specified by the (integer bits of) *MinLOD* and *MaxLOD* state variables.

# 2.2.2 Intra-Level Filtering Setup

Depending on whether the texture is being minified or magnified, the *MinFilter* or *MagFilter* state variable (respectively) is used to select the sampling filter to be used within a mip level (intra-level, as opposed to any inter-level filter). Note that for volume maps, this selection also applies to filtering between layers.

The processing at this stage is restricted to the selection of the filter type, computation of the number and texture map coordinates of the texture samples, and the computation of any required filter parameters. The filtering of the samples occurs later on in the Sampling Engine function.



The following table summarizes the intra-level filtering modes.

Sampler[]Min/MagFilter	
value	Description
MAPFILTER_NEAREST	Supported on all surface types. The texel nearest to the pixel's U,V,Q coordinate is read and output from the filter.
	Not supported on buffer surfaces. The 2, 4, or 8 texels (depending on 1D, 2D/CUBE, or 3D surface, respectively) surrounding the pixel's U,V,Q coordinate are read and a linear filter is applied to produce a single filtered texel value.
	Not supported on buffer or 3D surfaces. A projection of the pixel onto the texture map is generated and "subpixel" samples are taken along the major axis of the projection (center axis of the longer dimension). The outermost subpixels are weighted according to closeness to the edge of the projection, inner subpixels are weighted equally. Each subpixel samples a bilinear 2x2 of texels and the results are blended according to weights to produce a filtered texel value.
	Supported only on 2D surfaces. This filter is only supported with the monochrome (MONO8) surface format. The monochrome texel block of the specified size surrounding the pixel is selected and filtered.

#### 2.2.2.1 MAPFILTER\_NEAREST


When the MAPFILTER\_NEAREST is selected, the texel with coordinates nearest to the pixel's texture coordinate is selected and output as the single texel sample coordinates for the level.

#### 2.2.2.2 MAPFILTER\_LINEAR

The following description indicates behavior of the MIPFILTER\_LINEAR filter for 2D and CUBE surfaces. 1D and 3D surfaces follow a similar method but with a different number of dimensions available.

When the MAPFILTER\_LINEAR filter is selected on a 2D surface, the 2x2 region of texels surrounding the pixel's texture coordinate are sampled and later bilinearly filtered.

#### **Bilinear Filter Sampling**



B6879-01




The four texels surrounding the pixel center are chosen for the bilinear filter. The filter weights each texel's contribution according to its distance from the pixel center. Texels further from the pixel center receive a smaller weight.

#### 2.2.2.3 MAPFILTER\_ANISOTROPIC

The MAPFILTER\_ANISOTROPIC texture filter attempts to compensate for the anisotropic mapping of pixels into texture map space. A possibly non-square set of texel sample locations will be sampled and later filtered. The *MaxAnisotropy* state variable is used to select the maximum aspect ratio of the filter employed, up to 16:1.

The algorithm employed first computes the major and minor axes of the pixel projection onto the texture map. LOD is chosen based on the minor axis length in texel space. The anisotropic "ratio" is equal to the ratio between the major axis length and the minor axis length. The next larger even integer above the ratio determines the anisotropic number of "ways", which determines how many subpixels are chosen. A line along the major axis is determined, and "subpixels" are chosen along this line, spaced one texel apart, as shown in the diagram below. In this diagram, the texels are shown in light blue, and the pixels are in yellow.




Each subpixel samples a bilinear 2x2 around it just as if it was a single pixel. The result of each subpixel is then blended together using equal weights on all interior subpixels (not including the two endpoint subpixels). The endpoint subpixels have lesser weight, the value of which depends on how close the "ratio" is to the number of "ways". This is done to ensure continuous behavior in animation.

#### 2.2.2.4 MAPFILTER\_MONO


When the MAPFILTER\_MONO filter is selected, a block of monochrome texels surrounding the pixel sample location are read and filtered using the kernel described below. The size of this block is controlled by **Monochrome Filter Height** and **Width** (referred to here as  $N_v$  and  $N_u$ , respectively) state. Filters from 1x1 to 7x7 are supported (not necessarily square).

The figure below shows a 6x5 filter kernel as an example. The footprint of the filter (filter kernel samples) is equal to the size of the filter and the pixel center lies at the exact center of this footprint. The position of the upper left filter kernel sample ( $u_t$ ,  $v_t$ ) relative to the pixel center at (u, v) is given by the following:






 $\beta_u$  and  $\beta_v$  are the fractional parts of  $u_f$  and  $v_f$ , respectively. The integer parts select the upper left texel for the kernel filter, given here as  $T_{0,0}$ .



#### Sampling Using MAPFILTER\_MONO

The formula for the final filter output F is given by the following. Since this is a monochrome filter, each texel value (T) is a single bit, and the output F is an intensity value that is replicated across the color and alpha channels.



# 2.2.3 Texture Address Control

The [TCX, TCY, TCZ]ControlMode state variables control the access and/or generation of texel data when the specific texture coordinate component falls <u>outside</u> of the normalized texture map coordinate range [0,1).



Note: For **Wrap Shortest** mode, the setup kernel has already taken care of correctly interpolating the texture coordinates. Software will need to specify TEXCOORDMODE\_WRAP mode for the sampler that is provided with wrap-shortest texture coordinates, or artifacts may be generated along map edges.

TC[X,Y,Z] Control	Operation
TEXCOORDMODE_CLAMP	Clamp to the texel value at the edge of the map.
TEXCOORDMODE_CLAMP_BORDER	Use the texture map's border color for any texel samples falling outside the map. The border color is specified via a pointer in SAMPLER_STATE.
TEXCOORDMODE_HALF_BORDER	Similar to CLAMP_BORDER except texels outside of the map are clamped to a value halfway between the edge texel and the border color.
TEXCOORDMODE_WRAP	Upon crossing an edge of the map, repeat at the other side of the map in the same dimension.
TEXCOORDMODE_CUBE	Only used for cube maps. Here texels from adjacent cube faces can be sampled along the edges of faces. This is considered the highest quality mode for cube environment maps.
TEXCOORDMODE_MIRROR	Similar to the wrap mode, though reverse direction through the map each time an edge is crossed. INVALID for use with unnormalized texture coordinates.
	Similar to the wrap mode, though reverse direction through the map each time an edge is crossed. INVALID for use with unnormalized texture coordinates.

Separate controls are provided for texture TCX, TCY, TCZ coordinate components so, for example, the TCX coordinate can be wrapped while the TCY coordinate is clamped. Note that there are no controls provided for the TCW component as it is only used to scale the other 3 components before addressing modes are applied.

#### Maximum Wraps/Mirrors


The number of map wraps on a given object is limited to 32. Going beyond this limit is legal, but may result in artifacts due to insufficient internal precision, especially evident with larger surfaces. Precision loss starts at the subtexel level (slight color inaccuracies) and eventually reaches the texel level (choosing the wrong texels for filtering).

#### 2.2.3.1 TEXCOORDMODE\_MIRROR Mode

TEXCOORDMODE\_MIRROR addressing mode is similar to Wrap mode, though here the base map is flipped at every integer junction. For example, for U values between 0 and 1, the texture is addressed normally, between 1 and 2 the texture is flipped (mirrored), between 2 and 3 the texture is normal again, and so on. The second row of pictures in the figure below indicate a map that is mirrored in one direction and then both directions. You can see that in the mirror mode every other integer map wrap the base map is mirrored in either direction.



#### **Texture Wrap vs. Mirror Addressing Mode**



2.2.3.2 TEXCOORDMODE\_WRAP Mode

In TEXCOORDMODE\_WRAP addressing mode, the integer part of the texture coordinate is discarded, leaving only a fractional coordinate value. This results in the effect of the base map ([0,1)) being continuously repeated in all (axes-aligned) directions. Note that the interpolation between coordinate values 0.1 and 0.9 passes through 0.5 (as opposed to WrapShortest mode which interpolates through 0.0).

### 2.2.3.3 TEXCOORDMODE\_MIRROR\_ONCE Mode

The TEXCOORDMODE\_MIRROR\_ONCE addressing mode is a combination of Mirror and Clamp modes. The absolute value of the texture coordinate component is first taken (thus mirroring about 0), and then the result is clamped to 1.0. The map is therefore mirrored once about the origin, and then clamped thereafter. This mode is used to reduce the storage required for symmetric maps.

### 2.2.3.4 TEXCOORDMODE\_CLAMP Mode

The TEXCOORDMODE\_CLAMP addressing mode repeats the "edge" texel when the texture coordinate extends outside the [0,1) range of the base texture map. This is contrasted to TEXCOORDMODE\_CLAMPBORDER mode which defines a separate texel value for off-map samples. TEXCOORDMODE\_CLAMP is also supported for cube maps, where texture samples will only be obtained from the intersecting face (even along edges).

The figure below illustrates the effect of clamp mode. The base texture map is shown, along with a texture mapped object with texture coordinates extending outside of the base map region.



# Texture Clamp Mode Q 0 1,1 Texture 1,1 Texture 2,2 Textured Object (Clamp &, ¥ Mode)

B6883-01

# 2.2.3.5 TEXCOORDMODE\_CLAMPBORDER Mode

For non-cube map textures, TEXCOORDMODE\_CLAMPBORDER addressing mode specifies that the texture map's border value *BorderColor* is to be used for any texel samples that fall outside of the base map. The border color is specified via a pointer in SAMPLER\_STATE.

#### 2.2.3.6 TEXCOORDMODE\_CUBE Mode

For cube map textures TEXCOORDMODE\_CUBE addressing mode can be set to allow inter-face filtering. When texel sample coordinates that extend beyond the selected cube face (e.g., due to intralevel filtering near a cube edge), the correct sample coordinates on the adjoining face will be computed. This will eliminate artifacts along the cube <u>edges</u>, though some artifacts at cube <u>corners</u> may still be present.

# 2.3 Texel Fetch

The Texel Fetch function of the Sampling Engine reads the texture map contents specified by the texture addresses associated with each texel sample. The texture data is read either directly from the memory-resident texture map, or from internal texture caches. The texture caches can be invalidated by the **Sampler Cache Invalidate** field of the MI\_FLUSH instruction or via the **Read Cache Flush Enable** bit of PIPE\_CONTROL. Except for consideration of coherency with CPU writes to textures and rendered textures, the texture cache does not affect the functional operation of the Sampling Engine pipeline.

When the surface format of a texture is defined as being a compressed surface, the Sampler will automatically decompress from the stored format into the appropriate [A]RGB values. The compressed texture storage formats and decompression algorithms can be found in the *Memory Data Formats* chapter. When the surface format of a texture is defined as being an index into the texture palette (format names includiong "Px"), the palette lookup of the index determines the appropriate RGB values.



# 2.3.1 Texel Chroma Keying

*ChromaKey* is a term used to describe a method of effectively removing or replacing a specific range of texel values from a map that is applied to a primitive, e.g., in order to define transparent regions in an RGB map. The Texel Chroma Keying function of the Sampling Engine pipeline conditionally tests texel samples against a "key" range, and takes certain actions if any texel samples are found to match the key.

#### 2.3.1.1 Chroma Key Testing

ChromaKey refers to testing the texel sample components to see if they fall within a range of texel values, as defined by *ChromaKey[][High,Low]* state variables. If each component of a texel sample is found to lie within the respective (inclusive) range and ChromaKey is enabled, then an action will be taken to remove this contribution to the resulting texel stream output. Comparison is done separately on each of the channels and only if all 4 channels are within range the texel will be eliminated.

The Chroma Keying function is enabled on a per-sampler basis by the ChromaKeyEnable state variable.

The ChromaKey[][High,Low] state variables define the tested color range for a particular texture map.

#### 2.3.1.2 Chroma Key Effects

There are two operations that can be performed to "remove" matching texel samples from the image. The *ChromaKeyEnable* state variable must first enable the chroma key function. The *ChromaKeyMode* state variable then specifies which operation to perform on a per-sampler basis.

The *ChromaKeyMode* state variable has the following two possible values:

KEYFILTER\_KILL\_ON\_ANY\_MATCH: Kill the pixel if any contributing texel sample matches the key

KEYFILTER\_REPLACE\_BLACK: Here the sample is replaced with (0,0,0,0). .

The Kill Pixel operation has an effect on a pixel only if the associated sampler is referenced by a sample instruction in the pixel shader program. If the sampler is not referenced, the chroma key compare is not done and pixels cannot be killed based on it.

# 2.4 Shadow Prefilter Compare

When a *sample\_c* message type is processed, a special shadow-mapping precomparison is performed on the texture sample values prior to filtering. Specifically, each texture sample value is compared to the "ref" component of the input message, using a compare function selected by *ShadowFunction*, and described in the table below. Note that only single-channel texel formats are supported for shadow mapping, and so there is no specific color channel on which the comparison occurs.

ShadowFunction	Result
PREFILTEROP_ALWAYS	0.0
PREFILTEROP_NEVER	1.0
PREFILTEROP_LESS	(texel < ref) ? 0.0 : 1.0
PREFILTEROP_EQUAL	(texel == ref) ? 0.0 : 1.0
PREFILTEROP_LEQUAL	(texel <= ref) ? 0.0 : 1.0
PREFILTEROP_GREATER	(texel > ref) ? 0.0 : 1.0
PREFILTEROP_NOTEQUAL	(texel != ref) ? 0.0 : 1.0
PREFILTEROP_GEQUAL	(texel >= ref) ? 0.0 : 1.0



The binary result of each comparison is fed into the subsequent texture filter operation (in place of the texel's value which would normally be used).

Software is responsible for programming the "ref" component of the input message such that it approximates the same distance metric programmed in the texture map (e.g., distance from a specific light to the object pixel). In this way, the comparison function can be used to generate "in shadow" status for each texture sample, and the filtering operation can be used to provide soft shadow edges.

#### **Programming Notes:**

• <u>Refer to the Surface Formats table in the section SURFACE\_STATE for most messages for the specific surface</u> formats that are supported with shadow mapping.

# 2.5 **Texel Filtering**

The Texel Filtering function of the Sampling Engine performs any required filtering of multiple texel values on and possibly between texture map layers and levels. The output of this function is a single texel color value.

The state variables *MinFilter*, *MagFilter*, and *MipFilter* are used to control the filtering of texel values. The *MipFilter* state variable specifies how many mipmap levels are included in the filter, and how the results of any filtering on these separate levels are combined to produce a final texel color. The *MinFilter* and *MagFilter* state variables specify how texel samples are filtered within a level.

# 2.6 Texel Color Gamma Linearization

This function is supported to allow pre-gamma-corrected texel RGB (not A) colors to be mapped back into linear (gamma=1.0) gamma space prior to (possible) blending with, and writing to the Color Buffer. This permits higher quality image blending by performing the blending on colors in linear gamma space.

This function is enabled on a per-texture basis by use of a surface format with "\_SRGB" in its name. If enabled, the pre-filtered texel RGB color to be converted from gamma=2.4 space to gamma=1.0 space by applying a (1/2.4) = 0.4167 exponential function.

# 2.7 Multisampled Surface Behavior

The ld message has added an additional parameter for sample index (si) to support unfiltered loading from a multisampled surface.

The sampleinfo message returns specific parameters associated with a multisample surface. The resinfo message returns the height, width, depth, and MIP count of the surface (in units of *pixels*, not samples).

Any of the other messages (sample<sup>\*</sup>, LOD, load4) used with a (4x) multisampled surface would sample a surface with double the height and width as indicated in the surface state. Each pixel position on the original-sized surface is replaced with 2x2 samples that have the following arrangement:

sample 0	sample 2
sample 1	sample 3

This behavior is useful when implementing the multisample resolve operation by selecting MAPFILTER\_LINEAR and rendering a full-screen rectangle half the size in each dimension of the source texture map (multisampled surface). If pixel offsets are set correctly, each pixel is the average of the four underlying samples.



# 2.7.1 Multisample Control Surface

Three new messages have been defined for the sampling engine, *Id\_mcs*, *Id2dms*, and *Id2dss*. A pixel shader kernel sampling from an multisampled surface using an MCS must first sample from the MCS surface using the *Id\_mcs* message. This message behaves like the *Id* message, except that the surface is defined by the MCS fields of SURFACE\_STATE rather than the normal fields. The surface format is effectively R8\_UINT for 4x surfaces and R32\_UINT for 8x surfaces, thus data is returned in unsigned integer format. Following the *Id\_mcs*, the kernel issues a *Id2dms* message to sample the surface itself. The integer value from the MCS surface is delivered in the mcs parameter of this messages.

Since *sample* is no longer supported on multisampled surfaces, the multisample resolve must be done using *ld2dms*. For surfaces with **Multisampled Surface Storage Format** set to MSFMT\_MSS and **MCS Enable** set to enabled, an optimization is available to enable higher performance for compressed pixels. The *ld2dss* message can be used to sample from a particular sample slice on the surface. By examining the MCS value, software can determine which sample slices to sample from. A simple optimization with probable large return in performance is to compare the MCS value to zero (indicating all samples are on sample slice 0), and sample only from sample slice 0 using *ld2dss* if MCS is zero. Sample slice 0 is the pixel color in this case. If MCS is not zero, each sample is then obtained using *ld2dms* messages and the results are averaged in the kernel after being returned. Refer to the multisample storage format in the GPU Overview volume for more details.

# 2.8 Denoise/Deinterlacer

The Denoise/Deinterlacer function takes a 4:2:0 or 4:2:2 video stream and first applies a denoise filter to it and then deinterlace it.


The denoise filter is applied before the deinterlacer. The denoise filter detects and tries to minimize noise in the input field, while the deinterlacer takes a field consisting of every other lines converts a field into a frame. This block also gathers statistics for a global noise estimate made in software at the end of the frame which is used in following frames to tune the denoise filter and image enhancement filter.

The deinterlacer takes the top and bottom fields of each frame and converts them into two individual frames. This block also gathers statistics for a film mode detector in software run at the end of the frame. If the film mode detector for the previous frame concludes that the input is progressive rather than interlaced then the fields will be put together in the best order rather than being interlaced.

# 2.8.1 Introduction


#### 2.8.1.1 Overview

This diagram shows how the Denoise/Deinterlacer fits in with the other functions of the video pipe. This is only one possible usage model, other models are possible.





#### **Block Diagram**



#### 2.8.1.2 Features

- **Denoise Filter** detects noise and motion and filters the block with either a temporal filter when little motion is detected or a spatial filter. Noise estimates are kept between frames and blended together. Since the filter is before the deinterlacer it works on individual fields rather than frames. This usually improves the operation since the deinterlacer can take a single pixel of noise and spread it to an adjacent pixel, making it harder to remove. The denoise filter works the same whether deinterlacing or progressive cadence reconstruction is being done.
- Block Noise Estimate (BNE) part of the Global Noise Estimate (GNE) algorithm, this estimates the noise over the entire block. The GNE will be calculated at the end of the frame by combining all the BNEs. The final GNE value is used to control the denoise filter for the next frame.
- Film Mode Detection (FMD) Variances FMD determines if the input fields were created by sampling film and converting it to interlaced video. If so the deinterlacer is turned off in favor of reconstructing the frame from adjacent fields. Various sum-of-absolute differences are calcluated per block. The FMD algorithm is run at the end of the frame by looking at the variances of all blocks for both fields in the frame.
- **Deinterlacer** Estimates how much motion is occuring across the fields. Low motion scenes are reconstructed by averaging pixels from fields from nearby times (temporal deinterlacer), while high motion scenes are reconstructed by interpolating pixels from nearby space (spatial deinterlacer).
- Progressive Cadence Reconstruction If the FMD for the previous frame determines that film
  was converted into interlaced video, then this block reconstructs the original frame by directly putting
  together adjacent fields.
- **Chroma Upsampling** If the input is 4:2:0 then chroma will be doubled vertically to convert to 4:2:2. Chroma will then either go through it's own version of the deinterlacer or progressive cadence reconstruction.



When DI is enabled, the output for a 16x4 block is sent to the EU for further processing and writing to memory. When DI is disabled and DN enabled the output for a 16x8 block is sent to the EU.

Formats supported are:

NV12 is supported for hardware video decode.


UYVY, YUY2 and NV12 are required for WHQL.

YV12 and I420 are supported for software video decode.

IMC3 and IMC4 are supported as internal temporary formats.

NV11 and P208 are not supported, since they have been removed from the WHQL logo requirement.

# 2.8.2 Denoise Algorithm





#### 2.8.2.1 Motion Detection and Noise History Update

This block detection motion for the denoise filter, which it then combines with motion detected in the past in the same part of the screen. The Denoise History is both saved to memory and also used to control the temporal denoise filter.

The block calculates a number of values for updating the Denoise History. One value is calculated per 4x4 block (pixels from both fields, interleaved):

Block Sum of Temporal Absolute Difference:

$$\mathsf{BK}_{\mathsf{STAD}} = \sum_{x=0}^{3} \sum_{y=0}^{3} abs(curr(x, y) - prev(x, y))$$

Where curr(x,y) and prev(x,y) are lumas from the current and previous field. The previous field should have already been run through the denoise filter.

Count of motion pixels: increment BK\_Motion\_Pixel for every pixel in the 4x4 for which:  $(abs(curr(x,y) - prev(x,y)) >= temporal_diff_th.$ 

Absolute Sum of Temporal Difference sums the differences without the initial absolute value, so that random motions will tend to cancel out:

$$abs(\sum_{x=0}^{3}\sum_{y=0}^{3}(curr(x,y) - prev(x,y)))$$

Sum of Complexity Measure looks for differences in the spatial domain:

$$BK\_SHCM = \sum_{x=0}^{2} \sum_{y=0}^{3} abs(curr(x, y) - curr(x+1, y))$$
// sum of 12 pixel pairs

$$\sum_{x=0}^{3} \sum_{y=0}^{2} abs(curr(x, y) - curr(x, y+1))$$

// sum of 12 pixel pairs

#### BK\_SCM = BK\_SHCM + BK\_SVCM

**BK TASD** 

**BK SVCM** 

Denoise Motion History Update (for an 8-bit motion history):

```
if (BK_STAD>dnmh_stad_th) or (BK_Motion_Pixel > dnmh_mp_th) { // Motion Block
  motion_block = 1;
  if (denoise_history >= 128)
new_denoise_history = denoise_history / 2;
  else
new_denoise_history = 0;
} else { // static block
  motion_block = 0;
  if (denoise_history < 128)
new_denoise_history = 128;
  else if (denoise_history < dnmh_history_max)
new_denoise_history = denoise_history + dnmh_delta; // default value 8 for delta
  else
  new denoise history = denoise history;
```



```
if ((BK_TASD > dnmh_tasd_th) and (BK_SCM < dnmh_scm_th))
new_denoise_history = 128;
}</pre>
```

#### 2.8.2.2 Temporal Filter

For each pixel we need to filter we look at the noise history for the associated 4x4.

```
temporal_denoised = (new_denoise_history * prev(x,y) + (256 – new_denoise_history) * curr(x,y) +128) >> 8
```

#### 2.8.2.3 Context Adaptive Spatial Filter

For each pixel in the local 3x3, compare it's luma to the lumas of the pixel to be filtered. Each pixel for which the absolute difference is less than or equal to good\_neighbor\_th is marked as a "good neighbor":

The filtered pixel is then equal to:

```
spatial_denoised = \sum Good_neighbor luma / num_good_neighbors
```

The divide is implemented as a multiply by a table lookup:

spatial\_denoised = ((∑Good\_neighbor luma + (num\_good\_neighbors >>1)) \*
gn g table[num good neighbors-1]) >> 11

**Note**: The number of good neighbors varies from 1 to 9 since the center pixel is always good. Gn\_q\_table provides the reciprocal:

gn\_q\_table[9] = {2048, 1024, 682, 512, 409, 341, 292, 256, 227};

#### 2.8.2.4 Denoise Blend

The denoise blend combines the temporal and spatial denoise outputs.

First we check to see if the temporal is out of the local range, if so we use the average of the denoised and the local limit instead:

if (temporal\_denoised >= block\_max)

temporal\_denoised=(temporal\_denoised+block\_max)>>1;

if (temporal\_denoised < block\_min)

temporal\_denoised=(temporal\_denoised+block\_min)>>1;

Where block\_max and block\_min are the largest and smallest luma values in the local 3x3 (can be shared with BNE calculation).

Next we decide between using the spatial and temporal denoise output:

 $t_diff = abs(curr(x,y) - prev(x,y));$ 

if (t\_diff < temporal\_diff\_th) {</pre>

if (motion\_block==1)

denoise\_out = spatial\_denoised;

else {

```
if (t_diff < temp_diff_low)
```



```
denoise_out=temporal_denoised;
else {
    denoise_out=
        (spatial_denoised*(t_diff-temp_diff_low) +
        temporal_denoised*(temporal_diff_th-t_diff)+
        (temporal_diff_th-temp_diff_low)/2
        ) * q_table[temporal_diff_th-temp_diff_low-1]) >> 10;
    }
} else {
    denoise_out = spatial_denoised;
```

}

Motion\_block is defined in section *Denoise Algorithm* above. T\_diff can be limited to 6-bits to minimize the multipler gates required in the blend. A divide is eliminated by providing the reciprocal of the divisor in the q\_table which is defined:

 $q\_table[16] = \{1024, 512, 341, 256, 205, 171, 146, 128, 114, 102, 93, 85, 79, 73, 68, 64\}$ 

The following restrictions also apply:

- 1. Temporal\_diff\_th temp\_diff\_low is limited in the state variable definition to the range 16 to 1.
- 2. Since t\_diff<temporal\_diff\_th; (t\_diff temp\_diff\_low) is less than 16
- 3. Since t\_diff>=temp\_diff\_low; (temporal\_diff\_th-t\_diff) is less then or equal to 16.

The precision needed for spatial\_denoised\*(t\_diff-temp\_diff\_low) is 8-bit times 4-bits to produce 12-bits. The other multiply is 8 by 5 to produce 13-bits; the extra bit is needed for 16. The multiplier to implement the divide will be a 13-bit times the 11-bit number out of q\_table, but this could be reduced by implementing a 13x9 bit multiplier with the top 2 bits controlling a mux since the only table entries that use them are 1024 and 512.

# 2.8.3 Block Noise Estimate (part of Global Noise Estimate)

Edge detection is done on every pixel in the 16x4 (DI enabled) or 16x8 (DN only) by estimating a gradient on the 3x3 neighborhood of pixels in the current field. The calculation only uses a multiply of 2, so shifts and add are all that is needed. Currently only vertical and horizontal edges are detected, 45 degrees is a potential improvement.

Hrz Edge =  $abs(c(x-1,y-1) + 2^{*}c(x,y-1) + c(x+1,y-1) - c(x-1,y+1) - 2^{*}c(x,y+1) - c(x+1,y+1))$ 

Vrt Edge =  $abs(c(x-1,y-1) + 2^{*}c(x-1,y) + c(x-1,y+1) - c(x+1,y-1) - 2^{*}c(x+1,y) - c(x+1,y+1))$ 

The Hrz\_Edge and Vrt\_Edge are added together and if the sum is greater than bne\_edge\_th then an edge is detected:

ED = (Hrz\_Edge +Vrt\_Edge) >> 3

- median9 the median of the 9 luma values for the 3x3 neighborhood pixels is used. Median5, the median of the pixels above/below/right/left/center may be satisfactory as a lower gate count solution.
- for each pixel luma "y" in 3x3: noise\_metric = sum(y median9)
- noise\_min = min(abs(y-median9)) min of all 9 ys in 3x3



- noise\_max = max(abs(y-median9)) max of all 9 ys in 3x3
- noise\_min\_max = noise\_max(x,y) noise\_min(x,y)
- pixel\_noise\_metric = noise\_metric if (ED(x,y) < bne\_edge\_th) and (noise\_max\_min(x,y) < bne\_nn\_th) block\_noise\_estimate = min of all pixel\_noise\_metrics that pass the if test in the 16x4 (use 255 if no pixels pass the test)</li>

If the block\_noise\_estimate is less than 255 then it is added to a sum gathered across the entire frame. The summation will need to be 23-bits wide to be able to sum 8-bit values for all 32,400 blocks in a 1920x1080 frame. In addition, there will be a count of the number of blocks in the sum. The data will be written to memory at the end of the frame. Two sets of counters are needed to support 2 simultaneous streams. The streams are distinguished by the dndi\_stream\_id state variable in the DI state.

The per block block\_noise\_estimate is also sent to the EU in the output message for possible use by the video encoder.

# 2.8.4 Deinterlacer Algorithm

The overall goal of the motion adaptive deinterlacer is to convert an interlaced video stream made of fields of alternating lines into a progressive video stream made of frames in which every line is provided.

If there is no motion in a scene, then the missing lines can be provided by looking at the previous or next fields, both of which have the missing lines. If there is a great deal of motion in the scene, then objects in the previous and next fields will have moved, so we can't use them for the missing pixels. Instead we have to interpolate from the neighboring lines to fill in the missing pixels. This can be thought of as interpolating in time if there is no motion and interpolating in space if there is motion.

This idea is implemented by creating a measure of motion on a per 2 pixel basis called the Spatial-Temporal Motion Measure (STMM). If this measure shows that there is little motion in an area around the pixels, then the missing pixels are created by averaging the pixel values from the previous and next frame. If the STMM shows that there is motion, then the missing pixels are filled in by interpolating from neighboring lines with the Spatial Deinterlacer (SDI). The two different ways to interpolate the missing pixels are blended for intermediate values of STMM to prevent sudden transitions.

The Deinterlacer uses two frames for reference. The current frame contains the field that we are deinterlacing. The reference frame is the closest frame in time to the field that we are deinterlacing – if we are working on the 1<sup>st</sup> field then it is the previous frame, if it is the 2<sup>nd</sup> field then it is the next frame.

#### 2.8.4.1 Spatial-Temporal Motion Measure

This algorithm combines a complexity measure with a estimate of motion. This prevents high complexity scenes from incorrectly causing motion to be detected. It is calculated for a set of pixels 2 wide by 1 high.

Complexity is measured in the vertical and horizontal directions with the SVCM and SHCM. For each set of 2 pixels which need to be interpolated, a window of pixels is used that is 4 wide and 5 high - +/-1 pixel in X and +/- 2 pixels in Y. The pixels values are taken from both the current and previous field - for example, if we are deinterlacing the top field then lines y+2,y, and y-2 will come from the top field; while line y+1 and y-1 will come from the bottom field.

Spatial vertical complexity measure (SVCM) is a sum of all the differences in the vertical direction for a window around the current pixels. If we take x,y=0,0 as the left pixel of our 2x1 then:

$$\sum_{x=0}^{1} \sum_{y=0}^{2} abs(c(x, y) - c(x, y - 2))$$



Where c(x,y) is the luma value at that x,y location in the current frame. Note that we are skipping by 2 in the Y direction to ensure that the compares are only done with lines from the same field.

Spatial horizontal complexity measure (SHCM) is a sum of differences in the horizontal direction.

$$\sum_{x=-1}^{1} \sum_{y=-1}^{y=1} abs(c(x, y) - c(x+1, y))$$
  
SHCM = x=-1y=-1

The vertical edge complexity measure (VECM) is a sum of difference in the horizontal direction similar to SHCM, but uses different pixels from the window.

$$\mathsf{VECM} = \left( \left( \sum_{y=-2}^{y=2} abs(c(x, y) - c(x+1, y)) \right)^* \mathsf{vecm\_mul} \right) >>5$$

Temporal Difference Measure (TDM) is a measure of differences between pairs of fields with the same lines. It uses filtered versions of c(x,y) from the current frame and r(x,y) from the reference frame (either the previous or next frame).

The filter used is a cross filter which uses the pixels above, below, to the right and to the left of the needed pixel in the same field. When denoise filter is enabled, the filter input c(x,y) is a denoised pixel only if -2 <= y <= 6 for dndi\_topfirst=1, and -3 <= Y <= 5 for dndi\_topfirst=0. Note that r(x,y) is a denoised pixel regardless of y.

$$c'(x,y) = (2^{c}(x,y) + c(x-1,y) + c(x+1,y) + 2^{c}(x,y-2) + 2^{c}(x,y+2)) >> 3$$
 (Done for both  $c(x,y)$  and  $r(x,y)$ )

$$TDM = \sum_{x=-1}^{2} \sum_{y=-2}^{2} abs(c'(x, y) - r'(x, y))$$

STMM is then calculated by :

STMM = ((TDM >>tdm\_shift1)<<tdm\_shift2) / (SCM >> 4) + stmm\_c2)

where SCM = max(0, SVCM+SHCM-VECM). Tdm\_shift1 is used to quantize the STMM result, while Tdm\_shift2 is used to set the STMM range. Tdm\_shift1 can range from 4 to 6; since TDM has 13 bits this results in between 9 and 7 bits of precision. Tdm\_shift2 can range from 6 to 8, producing a value between 17 and 13 bits, of which only 9-bits are non-zero. The divide can be implemented by a 8-bit reciprocal table followed by an 9 -bit x 8-bit multiply by the TDM value, which finally produces an output of 8-bits.

```
STMM is then smoothed with an exponential moving average with the STMM saved from the previous field:
```

```
if (STMM > stmm_md_th)
STMM2 = (stmm_trc1 * STMM_s + (256-stmm_trc1)*STMM) / 256
else
STMM2 = (stmm_trc2 * STMM s + (256-stmm_trc2)*STMM) / 256
```

with state variables stmm\_trc1 (typical value 64), stmm\_trc2 (typical value 200), and stmm\_md\_th.

This process prevent sudden changes in STMM, though STMM over a certain value uses a smaller smoothing constant (c1) which allows it to change faster. STMM2 is stored to memory to be read as STMM\_s by the next frame.

One final step is used to prevent sudden drops in STMM in the horizontal direction – taking the maximum of the STMM on the right and left sides:

```
STMM3(x) = max (STMM2(x-2), STMM2(x), STMM2(x+2))
```



The resulting STMM3 will be used as a blending factor between the spatial and temporal deinterlacer.

#### 2.8.4.2 Spatial Deinterlacer Angle Detection


Deciding the best pixels to interpolate in the current field is the job of the spatial deinterlacer. The simplest method would be to interpolate directly from the pixels above and below the missing pixels, but this can look bad; edges and lines particularly look jagged with this solution.

A better solution is to detect the direction of edges in the pixel neighborhood and interpolate along the edge direction.

# Without Edge Detection With Edge Detection

Edge detection is done per 2 pixels to lower the compute needed (may change in this implementation depending on quality). Edge detection is done by taking a window of pixels around the pixels of interest and comparing with a window offset in the direction being tested. The more simularity between the windows the more likely it is that the movement is in the direction of an edge.


We test 9 different directions to pick the best edge: vertical,  $+/-45^{\circ}$ ,  $+/-27^{\circ}$ ,  $+/-18^{\circ}$  and +/-11 degrees. The window offset for 45° x+/-1, likewise the offset of 27° is x+/-2, 18° is x+/-3, and 11° is x+/-5. X+4 is not used because the gap between 18° and 11° is too small to make it worth checking.



Use x,y=0,0 for the left pixel of the pair that we want to interpolate, and xoffset is the offset described in the above paragraph. The equation for each angle checked is:

AngleCost 6x3 = 
$$\sum_{x=-2y=-2,0,2}^{3} \sum_{x=-2y=-2,0,2} abs(n(x + xoffset, y+1) - n(x - xoffset, y-1))$$






The above picture illustrates the 45 degree angle compution – taking the sum-of-absolute differences of the two 6x3 blocks around the 2 pixels that need an angle estimated. Each block is offset by 1 in Y and X in opposite direction. The offset in X is larger for the other angles, of course. Angle detection requires up to 7 pixels (offset of 5 plus 2 to get all the pixels in the 6x3) on the right and left of the output block, requiring the input to the deinterlacer from the denoise to be 16 + 7 + 7, or 30 pixels.

Once we have all the angle values, the final decision is done by comparing them with each other. In the following diagram N45 indicates the AngleCost\_6x3 for -45°, likewise P27 is the value for +27°, etc. Th and D are constants used to fine tune the algorithm.





Spatial Edge Angle Selection Output

B6783-02

Any missing arcs in the above diagram use the default edge of 90 degrees; for example if the lower left box has P11 >= Th then the default will be used.

#### 2.8.4.3 Angle Robustness Check

Three special checks are made to eliminate incorrect angle detection.

Fallback Mode 1

Moving regions with fine details can confuse the angle detection. This fallback mode will detect fine details and fall back to 90 degrees if they are detected.

$$\sum_{s=-2}^{3} abs(c(x+s, y) - c(x+s+1, y))$$

SUM\_H1(x,y) = s = -2

This sum is similar to SHCM, but over a horizontal line of -2 to +3 only.

$$\max_{s=-2,-1,\dots,3} (abs(c(x-2,y)-c(x+s,y)) + abs(c(x+s,y)-c(x+4,y))$$
  
SUM\_H2(x,y) = s=-2,-1,\dots,3



if (SUM\_H1(y-1) + SUM\_H1(y+1) > SUM\_H2(y-1) + SUM\_H2(y+1) + sdi\_t1 &&

 $SUM_H1(y-1) + SUM_H1(y+1) >= sdi_t2)$ Then use 90 degree

The final decision for each pixel is done using the sums from above and below the current Y.

Fallback Mode 2

Sometimes the 6x3 angle detection window makes mistakes due to pixels on the edge of the window. Adding a check using a 2x1 window fixes these problems:

If( AngleCost\_6x3(90 degree) + (AngleCost\_2x1(90 degree)<<3) <

AngleCost\_6x3(best angle) + ((AngleCost\_2x1(best angle) + sdi\_angle2x1)<<3)) then use 90 degree

AngleCost\_2x1 is the same as AngleCost\_6x3 with a much smaller window:

$$\sum_{n=0}^{1} abs(n(x + xoffset, y+1) - n(x - xoffset, y-1))$$

AngleCost\_2x1 = x=0

AngleCost\_2x1 can be collected during the calculation of AngleCost\_6x3.

Horizontal Median

One final step is used to prevent sudden angle changes – the angle detected for the pixel pair is compared to the angle detected for the pixels to the right and left and the median of the 3 is the angle finally used:

 $angle_final(x) = median3(angle(x-2), angle(x), angle(x+2))$ 

#### 2.8.4.4 Spatial Deinterlacer Interpolation

Once the best angle is picked, the interpolation is done on a per pixel basis. Both the chroma and luma need to be interpolated (see section *Chroma Up Sampler* for chroma). Only 422 output is needed, so there will be a chroma pair for each 2 lumas. The interpolation itself is very simple: take a pixel from the line above and the line below along one of the 9 possible angles, and average the 8-bit luma and chroma values to get the result pixel. We will do 2 lumas per clock to get enough performance.


#### 2.8.4.5 Chroma Up-Sampler

The DN/DI block supports 4:2:0, 4:1:1 and 4:2:2 inputs, but only outputs 4:2:2. For 4:2:0 and 4:1:1 the chroma needs to be up-sampled to 4:2:2 before interpolation.

The 4:2:0 input has chroma at  $\frac{1}{4}$  the rate of the luma;  $\frac{1}{2}$  in the horizontal and  $\frac{1}{2}$  in the vertical directions. The output needs to be 4:2:2, where chroma is  $\frac{1}{2}$  the rate of luma;  $\frac{1}{2}$  the horizontal but the same in the vertical direction. Then chroma can be de-interlaced in the vertical direction. For luma we are working with 16x4 blocks, so for chroma we will have 8x2 in 4:2:0 and 8x4 in 4:2:2.

The 4:2:0 to 4:2:2 conversion requires doubling the chroma in the vertical direction to match the luma:





The chroma is doubled by a simple interpolation in both time and space. In the following equations, pixel locations are specified as u(field, x\_location, y\_location). Field=n would be from the current field, n-1 is from the previous field, and n+1 is from the next field. The Cr and Cb X and Y values are  $\frac{1}{2}$  the luma values to map to the smaller area.

temporal\_cr = (cr(n-1,x,y) + cr(n+1,x,y)) / 2// Simple average in time

spatial\_cr = (cr(n,x,y-1) + cr(n,x,y+1)) / 2// Simple average in vertical space

if (STMM3 < stmm\_min)

new\_cr = temporal\_cr

else if (STMM > stmm\_max)

new\_cr = spatial\_cr

else


new\_cr = ((STMM3 - stmm\_min) \* spatial\_cr + (stmm\_max - STMM3) \* temporal\_cr) >> stmm\_shift

Note that this simple chroma interpolation is not correct, since the chroma sample position is ¼ of a pixel different between 420 and 422. The polyphase filter in the scaler will be used to correct this inprecision by modifying the filter coefficients in software.

For performance a single Cr and Cb has to be produce per clock in this stage to match the 2 pixel per clock performance goal.

4:1:1 also has chroma at ¼ the rate of luma; ¼ in the horizontal direction and the same in the vertical direction. To convert to 4:2:2 we need to double the chroma horizontally. This will be done by averaging the chromas to the right and left to produce the new chroma.






The above diagram shows how the existing chroma values (both U and V) are averaged between C0 and C1 to produce the new C $\frac{1}{2}$ . C0 is the chroma asociated with lumas L0 through L3, while C1 is associated with L4 through L7.

#### 2.8.4.6 Chroma Deinterlace

The next step is to do the deinterlacing. Chroma uses the output of the luma angle decision, but reduces the number of angles. The actual spatial deinterlace algorithm is a little different for chroma, since there are only 1 chroma per 2 lumas: some of the chromas are missing and must be filled in.



The diagram shows the chromas used in red. Only 90°, -27° and 27° are directly available. The chromas for +/-45° are derived by a simple average of the 90° and 27° chromas. +/-18° and +/-11° both use the chroma for +/-27°.

#### 2.8.4.6.1 Static Image Fallback Mode

This algorithm has a problem with static images – alternate fields use different luma angle detections and can select different angles, causing noticable flicker. Rather than calculating a separate set of angles for chroma, we instead will blend with STMM so that a static image will use 90 degrees.

if (STMM3 < stmm\_min)

chroma\_sdi = chroma90degree

else if (STMM > stmm\_max)

chroma\_sdi = chroma\_3angle

else

```
chroma_sdi = (chroma90degree * (stmm_max - STMM3) + chroma_3angle * (STMM3 - stmm_min)) >> stmm_shift
```



## 2.8.4.7 Temporal Deinterlacer and Final Deinterlacer Blend

The temporal deinterlacer is a simple average between the previous and next field; when deinterlacing the 1st field of current the average will be between the 2nd field of previous and the 2nd field of current.

The interpolation between spatial and temporal:

```
if (STMM3 < stmm_min)
  deinterlace_out = tdi;
else if (STMM3 > stmm_max)
  deinterlace_out = sdi;
else
  deinterlace_out = (sdi * (STMM3 - stmm_min) + tdi * (stmm_max - STMM3)) >> stmm_shift
```

#### 2.8.4.8 Progressive Cadence Reconstruction

When the FMD for the previous frame indicates that a progressive mode is being used rather than interlaced, the luma and chroma will be taken from adjacent fields rather than spatially interpolated. The exact fields needed depend on state variables written to memory by a thread at the end of the previous frame. The thread will use the FMD variances written to memory via CSunit on the flush at the end of a frame.

Since we are deinterlacing 2 fields at a time – one from the previous frame and one from the current frame (see section *Implementation Overview*) we will need a state variable which says how each one should be put together. In each case there are only two possibilities – either the field should be put together with the matching field in the same frame or it should be put together with the adjacent field in the other frame.

If we are deinterlacing the 2<sup>nd</sup> field from frame N and the 1<sup>st</sup> field from frame N+1, then the FMD decision (which is made on frame boundaries) will be from frame N-1.

Chroma is reconstructed the same as luma – only the first step of doubling chroma is done in the chroma upsampling block for the two needed fields.


#### 2.8.4.9 Motion Search

Motion will be estimated independently for each horizontal pair of pixels in the 16x4 block. The area around each pixel pair will be compared to areas in adjacent fields with different X/Y offsets. 16 different offsets, or motion vectors, will be examined in this order:

<u>Y= -2, X = -1, 0, 1</u> <u>Y = 0, X = -6, -5, -4, -3, -2, 2, 3, 4, 5, 6</u> <u>Y = 2, X = -1, 0, 1</u>

The area to be compared around the pixel pair is a 6 wide by 5 high window - 2 pixels on right and left and 2 lines above and below. The lines above and below are from both fields, so a total of 3 lines from the same field and 2 lines from the complement field are compared to lines in 2 fields from an adjacent frame.





The motion estimation equation for a pixel pair is:

$$SAD = \sum_{i=x-w}^{x+w+1} \sum_{j=y-h}^{y+h} \left| p_{ref} \left( i + M_x, j + M_y \right) - p_{cour} \left( i, j \right) \right|$$
  
(h = 2 and w = 2)

Mx, My is the motion vector offset being tested, and x,y is the location of the leftmost pixel of the pair. The motion vector with the smallest SAD is kept as the best motion estimate; if two motion vectors have the same SAD then the last one tested will be kept.

#### 2.8.4.10 Robustness Checks

The motion estimate output goes through 2 checks to make sure it is not an aberration – a smoothness check and a consistency check.

#### 2.8.4.10.1 Consistency Check

The consistency check is done per pixel and makes sure that the pixels we are interpolating for MC have a lower delta than the ones that would be interpolated for spatial DI:

$$\left|P_{cw\_ggg}(x-Edge,y-1)-P_{cw\_ggg}(x+Edge,y+1)\right| > \left|P_{Df}(x,y)-P_{Df\_cw}(x,y)\right|$$
  
& & 
$$\left|P_{Df}(x,y)-P_{Df\_cw}(x,y)\right| < MC\_pixed\_consistency\_TH(default:25)$$

Here Edge is the delta found by SDI which corresponds to the best angle. *MC\_pixel\_consistency\_TH* (U6) is a state parameter.

P<sub>DI\_cur</sub> is defined as: (same definition as in the motion compensation section)



$$\begin{aligned} & \operatorname{Hi}(\operatorname{Mx\%2} = 0 \&\&(\operatorname{My}/2)\%2 = 0) \\ & P_{IM\_cov}(x,y) = P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2); \\ & \operatorname{Hi}(\operatorname{Mx\%2} = 1\&\&(\operatorname{My}/2)\%2 = 0) \\ & P_{IM\_cov}(x,y) = \begin{cases} \operatorname{AVG}\left(P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2),P_{cov\_scov}(x-M_{x}/2-1,y-M_{y}/2)\right); & \text{if } (M_{x} \ge 0) \\ \operatorname{AVG}\left(P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2)\right); & \text{if } (M_{x} < 0) \end{cases} \\ & \operatorname{Hi}(\operatorname{Mx\%2} = 0 \&\&(\operatorname{My}/2)\%2 = 1) \\ P_{IM\_cov}(x,y) = \operatorname{AVG}\left(P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2+1)\right); \\ & \operatorname{Hi}(\operatorname{Mx\%2} = 1\&\&(\operatorname{My}/2)\%2 = 1) \\ & P_{IM\_cov}(x,y) = \operatorname{AVG}\left(P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2-1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2-1,y-M_{y}/2+1)\right); \\ & \operatorname{Hi}(\operatorname{Mx\%2} = 1\&\&(\operatorname{My}/2)\%2 = 1) \\ & P_{IM\_cov}(x,y) = \begin{cases} \operatorname{AVG}\left(P_{cov\_scov}(x-M_{x}/2,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2-1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2-1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2+1),P_{cov\_scov}(x-M_{x}/2+1,y-M_{y}/2+1),P_{cov\_scov}(x-M_{x}$$

#### 2.8.4.10.2 Smoothness Check

The smoothness check compares the motion vector found for neighboring pixel pairs. The neighbors are different for different locations to make sure it stays within the local 4x4. Each pixel pair has 3 sets of comparison with neighbor pixel pair within the 4 by 4: 2 sets of X/Y comparisons for the vertical direction and one set of X/Y comparisons for the horizontal direction.

For lines 1 and 2 in the 16x4:

$$If(abs(MV_{x}(x, y) + MV_{x}(x, y + 1))) \le smooth \_mv\_th$$
  

$$AND abs(MV_{y}(x, y) + MV_{y}(x, y + 1)) \le smooth \_mv\_th$$
  

$$AND(abs(MV_{x}(x, y) - MV_{x}(x, y + 2))) \le smooth \_mv\_th$$
  

$$AND abs(MV_{y}(x, y) - MV_{y}(x, y + 2)) \le smooth \_mv\_th$$

Where *smooth\_mv\_th*(U2) is a state parameter.

This equation ensures that the pixel pair 1 and 2 lines below have motion vector X and Y components (MVx & MVy) that are within a threshold of the best motion vector for the current pixel pair. The compares with y+1 use "+" rather than "-" since they are comparing motion vectors in the opposite field, which have motion vectors pointing in the opposite direction, since they are using the current field as their reference. For example, if the current pixel has a motion vector of (4,2), the motion vector of x,y+1 would be the same if it is (-4,-2).

For lines 3 and 4 in the 16x4:

$$\begin{split} & if(abs(MV_x(x,y) + MV_x(x,y-1))) <= smooth_mv_th\\ & AND \ abs(MV_y(x,y) + MV_y(x,y-1)) <= smooth_mv_th\\ & AND(abs(MV_x(x,y) - MV_x(x,y-2))) <= smooth_mv_th\\ & AND \ abs(MV_y(x,y) - MV_y(x,y-2)) <= smooth_mv_th \end{split}$$

For pixel pairs with the first pixel location x%4 == 0 (low X in the 4x4):



$$If(abs(MV_x(x,y) - MV_x(x+2,y))) \le smooth_mv_th$$
  
AND  $abs(MV_y(x,y) - MV_y(x+2,y)) \le smooth_mv_th$ 

For pixel pairs with the first pixel location x%4 = 0 (high X in 4x4):

$$\begin{aligned} & \text{if}(abs(MV_x(x,y) - MV_x(x-2,y))) <= smooth\_mv\_th\\ & \text{AND} \ abs(MV_y(x,y) - MV_y(x-2,y)) <= smooth\_mv\_th \end{aligned}$$

When all 3 comparisons pass the threshold, the smoothness check is passed.

#### 2.8.4.11 Motion Comp

The MCDI output is an average done per pixel on pixels chosen from adjacent field.

There are 4 different equations depending on the motion vector (Mx, My):

If (Mx%2 ==0) && (My == 0) then 
$$P_{DI}(x, y) = P_{ref\_same}(x + M_x / 2, y + M_y / 2);$$
  
If (Mx%2 ==1) && (My == 0) then

$$P_{DM}(x, y) = \begin{cases} AVG(P_{ref\_som}(x + M_x/2, y + M_y/2), P_{ref\_som}(x + M_x/2 + 1, y + M_y/2)); \text{ if } (M_x \ge 0) \\ AVG(P_{ref\_som}(x + M_x/2, y + M_y/2), P_{ref\_som}(x + M_x/2 - 1, y + M_y/2)); \text{ if } (M_x < 0) \end{cases}$$

If 
$$(Mx\%2==0)$$
 &&  $abs(My) == 2$  then  
 $P_{DI}(x, y) = AVG(P_{ref\_same}(x + M_x/2, y + M_y/2 - 1), P_{ref\_same}(x + M_x/2, y + M_y/2 + 1));$   
If  $(Mx\%2==1)$  &  $abs(My) == 2$  then

$$P_{DM}(x, y) = \begin{cases} AVG \begin{pmatrix} P_{ref\_som}(x + M_x/2, y + M_y/2 - 1), P_{ref\_som}(x + M_x/2 + 1, y + M_y/2 - 1), \\ P_{ref\_som}(x + M_x/2, y + M_y/2 + 1), P_{ref\_som}(x + M_x/2 + 1, y + M_y/2 + 1) \end{pmatrix}; if (M_x \ge 0) \\ AVG \begin{pmatrix} P_{ref\_som}(x + M_x/2, y + M_y/2 - 1), P_{ref\_som}(x + M_x/2 - 1, y + M_y/2 - 1), \\ P_{ref\_som}(x + M_x/2, y + M_y/2 + 1), P_{ref\_som}(x + M_x/2 - 1, y + M_y/2 - 1), \end{pmatrix}; if (M_x < 0) \end{cases}$$

For all these equations, if more vareties of My are used than -2,0,2 then we need to use (My/2)%2==0) instead of My==0, and (My/2)%2==1 instead of abs(My)==2.

#### 2.8.4.12 Merge with TDI & SDI

The MADI equation used in Gen6 was:

if (STMM3 < stmm\_min)

deinterlace\_out = tdi;

else if (STMM3 > stmm\_max)



deinterlace out = sdi;

Else

deinterlace\_out = ((STMM3 - stmm\_min) \* sdi + (stmm\_max - STMM3) \* tdi) >> stmm\_shift

Where STMM3 is a measure of the complexity of the scene and how much motion is in it.

The equation with MCDI is:

if (STMM3 < stmm\_min)

Deinterlace out = tdi;

else if (STMM3 > stmm max)

deinterlace\_out = Dltemp;

else

deinterlace out = ((STMM3 - stmm\_min) \* DItemp + (stmm\_max - STMM3) \* tdi) >> stmm\_shift

Where DItemp is defined below:

#### **Content Adaptive Thresholding:**

We denote the best\_ME\_SAD as the minimal SAD value for the MV candidates. Best\_ME\_SAD and Best\_SAD\_Angle\_cost are measured based on the block of pixels. The new control equation with MCDI is calculated per pixel:

If ((best\_ME\_SAD <= **CAT\_TH1**)

If (Consistency check is passed && Smoothness check is passed)

DItemp = MCDI;

Else

Dltemp = sdi;

Else if (CAT\_TH1<best\_ME\_SAD < CAT\_TH2\*30) {

If (Consistency check is passed && Smoothness check is passed) AND

(SDI\_angle =90 degree) AND

(best\_ME\_SAD + SAD\_Tight\_TH\*30 < Best\_SAD\_Angle\_cost\*2) AND

**NeighborPixel\_TH**)

DItemp = MCDI;

Else

Dltemp = sdi;

} Else

Dltemp = sdi



Where *CAT\_TH1*(U2, default = 0), *SAD\_Tight\_TH* (U4, default=5) and *NeighborPixel\_TH*(U4, default=10) are state parameters. CAT\_TH2 is a content adaptive value dependent on SCM. SCM = SHCM+SVCM from the spatial complexity measurement.

If  $(SCM < SCM_A)$ 

<u>CAT\_TH2 = </u>**SAD\_THA**;

Else if (SCM > SCM\_B)

CAT\_TH2 = SAD\_THB;

Else

<u>CAT\_TH2 = SCM / CAT\_slope;</u>

Where *CAT\_slope* (U4: default value 10). *SAD\_THA* (U4, default 5) and *SAD\_THB* (U4, default 10) are state parameters, and SCM\_A and SCM\_B are derived parameters:

```
SCM_A = CAT_slope * SAD_THA;// 4-bit * 4-bit to produce 8-bit value
```

SCM\_B = CAT\_slope \* SAD\_THB;// 4-bit \* 4-bit to produce 8-bit value

## 2.8.5 Field Motion Detector

The Field Motion Detector is generated in either the EU or in the driver with a set of differences gathered across entire fields. It is used to detect when a non-interlaced source like a film has been converted to interlaced video – in this case there will be pairs of fields which can be put back together to make frames rather than interpolating. The variances for the block are sent to the VSCunit to be summed across the entire frame. The results are available in MMIO registers.

#### 2.8.5.1 Simple Differences

The first set of variances are simply a sum of absolute pixel differences. The equations are done for every pixel with an even y coordinate:

**variance[0]** += Diff\_cTpT =  $(c(x,y) - p(x,y)) \wedge 2$ ; – difference between pixels from the top fields of the current and previous frame.

**variance[1]** += Diff\_cBpB =  $(c(x,y+1) - p(x,y+1))^2$ ; - difference between pixels from the bottom fields of the current and previous frame.

**variance[2]** += Diff\_cTcB =  $(c(x,y) - c(x,y+1))^2$ ; – difference between pixels from the top field and bottom field in the current frame.

**variance[3]** += Diff\_cTpB =  $(c(x,y) - p(x,y+1))^2$ ; – difference between pixels from the top field of the current frame and bottom field of previous frame.

**variance[4]** += Diff\_cBpT =  $(c(x,y+1) - p(x,y)) \land 2$ ; – difference between pixels from the bottom field of the current frame and top field of previous frame.

The variances summed for each 16x4 block are divided by 16 before adding them to the sum for the frame to make sure the frame-level sum fits in a 32-bit register.

#### 2.8.5.2 Counter Variances

The rest of the variances are counters for variance conditions as described in the following code:

```
// Same field difference of the current frame diff_cTcT = (c(x,y) - c(x,y+2)) ^ 2;
```



```
diff cBcB = (c(x, y-1) - c(x, y+1)) ^ 2;
// Same field difference of the previous frame
diff pTpT = (p(x, y) - p(x, y+2))^{2};
diff pBpB = (p(x, y-1) - p(x, y+1)) ^ 2;
// Same field vertical smoothness of the current frame
diff cT = ABS(c(x,y) - c(x,y-2)) + ABS(c(x,y) - c(x,y+2)) - ABS(c(x,y-2) + c(x,y+2));
diff cB = ABS(c(x,y+1) - c(x,y-1)) + ABS(c(x,y+1) - c(x,y+3)) -
ABS( c(x, y-1) + c(x, y+3));
if ( diff cTpT + diff cBpB > fmd tdiff ) {// if moving pixels,
   // Fine tears for cadence detection except 2-2 detection
  if( diff cTcB > diff cTcT + diff cBcB)variance[5]++;
   elsevariance[6]++;
   // Find tears for 2-2 cadence detection
   if (diff cT < fmd vdiff1 && diff cB < fmd vdiff1) {// if fields are vertically
smooth,
variance[7]++;// total moving pixels
// Find tears. (1st condition is to exclude very small variations)
if(diff cTcB >= fmd vdiff2 && diff cTcB > diff cTcT + diff cBcB) TEAR1(x,y) = 1
if (diff cTpB >= fmd vdiff2 && diff cTpB > diff cTcT + diff pBpB) TEAR 2(x,y) = 1
if(diff cBpT>=fmd vdiff2 && diff cBpT > diff pTpT + diff cBcB) TEAR 3(x,y) = 1
  }
}
```

#### 2.8.5.3 Tear Variances

The all 3 TEAR\_N variables are compared to neighbors to eliminate strays:

 $if(TEAR_N(x-1,y) == 0 \&\&$ 

 $TEAR_N(x+1,y) == 0 \&\&$ 

 $TEAR_N(x,y-2) == 0 \&\&$ 

 $TEAR_N(x,y+2) == 0)$ <u>TEAR\_N(x,y) = 0;</u>where N=1,2,3.

variance[8] = sum of TEAR1(x,y)

**variance[9] =** sum of TEAR\_2(x,y)

**variance[10] =** sum of TEAR\_3(x,y)

if (variance[8] > variance[9] && variance[8] > variance[10])

variance[7] = variance[8] = variance[9] = variance[10] = 0

if (variance[8] < fmd\_thr\_tear) variance[8] = 0

if (variance[9] < fmd\_thr\_tear) variance[9] = 0

if (variance[10] < fmd\_thr\_tear) variance[10] = 0

The variances are summed for each block across the frame. The accumulators may require 24-bit adders if the differences are 8-bits and there can be 128 (horizontally) \* 256 (vertically) of them. The sums are written to memory at the end of the frame.



Two sets of FMD variances are needed to support 2 simultaneous streams. The streams are distinguished by the dndi\_stream\_id state variable in the DI state.

A-Stepping Erratum: TEAR\_N compute doesn't follow the equation above. Two signals were missing, thus, it is incorrectly calculated as the following. Without the added protection of the N=-2 & N=4 collection of feature, the robustness of 2:2 detection suffers.


 $if(TEAR_N(x-1,y) == 0 \&\&$ 

 $TEAR_N(x+1,y) == 0 \&\& TEAR_N(x,y) = 0;$  where N=1,2,3.

## 2.8.6 Implementation Overview

#### 2.8.6.1 Input and Output Frames

Two frames are needed to do deinterlacing, but for any two frames, two fields can be deinterlaced, doubling the output for the same input bandwidth. This also allows the denoise filter to only filter a frame once.



The above picture shows that two frames are read in, called current and previous. The two fields of the next frame are denoised using adjacent fields. The 2<sup>nd</sup> field of previous can be deinterlaced using current as the reference, and the 1<sup>st</sup> field of current can be deinterlaced using previous as reference.


Since we are producing 2 16x4 outputs, and the performance goal is to output 2 pixels per clock, we have 64 clocks to run 2 denoise filters and 2 deinterlacers.

The fields are referred to as 1<sup>st</sup> and 2<sup>nd</sup> because either the top or bottom field can be the first in the sequence depending on a state variable.

#### 2.8.6.2 Statistics Surface Memory Format

The statistics memory page is used to store both STMM and Denoise history. The STMM and Denoise history are stored in separate areas addressed by a single base address pointer:





The STMM for any pixel pair is addressed by:

 $STMM_X = pixelX / 2$ 

 $STMM_Y = pixelY$ 

The Denoise History for any 4x4 block is addressed by

 $DH_X = Pitch/2 + pixelX/4$ 

 $DH_Y = pixelY/4$ 

Where the pixelX/Y comes from the address of the left pixel for STMM and the upper-left pixel for the Denoise History. The Pitch is from the surface state.

The read and write surfaces for each frame must be separate, since any individual block will not know if the neighbor blocks have been updated yet. This can be implemented as a ping-pong buffer pair with the write surface for each frame becoming the read surface for the next.

#### 2.8.6.3 First Frame Special Case

The first frame in the sequence is a special case for both denoise and deinterlace. Only data from the current frame address is read, the previous frame, clean previous, statistics and control addresses are ignored. Behavior for each function is as follows:

- 1. Denoise The denoise filter needs to use the spatial filter, since there is no previous frame from which to do a temporal filter.
  - a. The Denoise Motion History is not read.
  - b. The blend between the temporal and spatial is forced to 100% spatial.
  - c. <u>The Denoise Motion History output values are written to 0.</u>
- 1. BNE The Block Noise Estimate only uses current frame values and so works normally.
- Deinterlacer Only the 1<sup>st</sup> field of the current frame frame is deinterlaced in this case the 2<sup>nd</sup> of previous does not exist.
  - a. The spatial deinterlacer is used to produce the output.
  - b. The STMM input values are not read.




- c. The STMM output values are written as a the maximum 255 value so that the next frame is correctly told that spatial deinterlacing was used in this frame.
- 3. FMD variances between the top and bottom of the current field should be output correctly. Variances that read from the previous field should indicate a maximum difference.
- Progressive Cadence Reconstruction the FMD input is not read, so always assume interlaced.

## 2.9 Adaptive Video Scaler

The adaptive video scaler consists of a pair of filters. The sharp filter is an 8x8 and the smooth filter is bilinear. The results of the two filters are alpha blended together using an alpha factor determined separately from an algorithm that examines the pixel values in the each vector.

There are a total of four different coefficient tables with two in each direction. For both directions is it possible to use either of the two tables that are assigned to it or use both at once with one table for the Y and the other table for the U/V. The coefficients are programmable by software and loaded via a new command streamer instruction. The coefficients are considered to be nonpipelined state, with a full pipeline flush being required before a new set of coefficients is loaded.



The above diagram shows two pixels (red and green) mapped onto a texture map, with the texel centers blue. The red/green boxes around the pixels indicate the area where the pixel would choose the same 8x8 footprint for its filter, while the large transparent box indicates the footprint for each pixel.

The u/v addresses for each pixel (in texel space) are as follows:

red pixel: u=3.3, v=3.3 (betau=0.3, betav=0.3)

green pixel: u=4.3, v=4.7 (betau=0.3, betav=0.7)

The integer u/v address of the upper left pixel of the footprint is a function of the pixel u/v address as follows:



u(UL) = floor(u(pix)) - 3v(UL) = floor(v(pix)) - 3

When the 8x8 filter is selected, the 8x8 texel block surrounding the pixel sample point is selected. The blend factors "beta" (horizontal and vertical) are determined by the relative distance between the pixel center and the nearest 4 texels (2x2). The betas are first truncated to 5 bits (*i*).

The beta value is used to look up two sets of 8 coefficients, one set of 8 for horizontal (called  $K_h 0..7$ ), and one set of 8 for vertical (called  $K_v 0..7$ ).

## 2.9.1 Filtering Operations

There are two separate filters, sharp and smooth, which are blended in an adaptive manner.

#### 2.9.1.1 Sharp

The following formula is used to compute the filtered texture color for the sharp filter:

$$\begin{split} \mathsf{R0} &= \mathsf{T00^*K_h0} + \mathsf{T01^*K_h1} + \mathsf{T02^*K_h2} + \mathsf{T03^*K_h3} + \mathsf{T04^*K_h4} + \mathsf{T05^*K_h5} + \mathsf{T06^*K_h6} + \mathsf{T07^*K_h7} \\ \mathsf{R1} &= \mathsf{T10^*K_h0} + \mathsf{T11^*K_h1} + \mathsf{T12^*K_h2} + \mathsf{T13^*K_h3} + \mathsf{T14^*K_h4} + \mathsf{T15^*K_h5} + \mathsf{T16^*K_h6} + \mathsf{T17^*K_h7} \\ \mathsf{R2} &= \mathsf{T20^*K_h0} + \mathsf{T21^*K_h1} + \mathsf{T22^*K_h2} + \mathsf{T23^*K_h3} + \mathsf{T24^*K_h4} + \mathsf{T25^*K_h5} + \mathsf{T26^*K_h6} + \mathsf{T27^*K_h7} \\ \mathsf{R3} &= \mathsf{T30^*K_h0} + \mathsf{T31^*K_h1} + \mathsf{T32^*K_h2} + \mathsf{T33^*K_h3} + \mathsf{T34^*K_h4} + \mathsf{T35^*K_h5} + \mathsf{T36^*K_h6} + \mathsf{T37^*K_h7} \\ \mathsf{R4} &= \mathsf{T40^*K_h0} + \mathsf{T41^*K_h1} + \mathsf{T42^*K_h2} + \mathsf{T43^*K_h3} + \mathsf{T44^*K_h4} + \mathsf{T45^*K_h5} + \mathsf{T46^*K_h6} + \mathsf{T47^*K_h7} \\ \mathsf{R5} &= \mathsf{T50^*K_h0} + \mathsf{T51^*K_h1} + \mathsf{T52^*K_h2} + \mathsf{T53^*K_h3} + \mathsf{T54^*K_h4} + \mathsf{T55^*K_h5} + \mathsf{T56^*K_h6} + \mathsf{T57^*K_h7} \\ \mathsf{R6} &= \mathsf{T60^*K_h0} + \mathsf{T61^*K_h1} + \mathsf{T62^*K_h2} + \mathsf{T63^*K_h3} + \mathsf{T64^*K_h4} + \mathsf{T65^*K_h5} + \mathsf{T66^*K_h6} + \mathsf{T67^*K_h7} \\ \mathsf{R7} &= \mathsf{T70^*K_h0} + \mathsf{T71^*K_h1} + \mathsf{T72^*K_h2} + \mathsf{T73^*K_h3} + \mathsf{T74^*K_h4} + \mathsf{T75^*K_h5} + \mathsf{T76^*K_h6} + \mathsf{T77^*K_h7} \\ \mathsf{F'} &= \mathsf{R0^*K_v0} + \mathsf{R1^*K_v1} + \mathsf{R2^*K_v2} + \mathsf{R3^*K_v3} + \mathsf{R4^*K_v4} + \mathsf{R5^*K_v5} + \mathsf{R6^*K_v6} + \mathsf{R7^*K_v7} \\ \mathsf{F\_sharp} &= \mathsf{Clamp} \ \mathsf{F'} \ to \ [0.0, 1.0) \\ \texttt{where:} \end{split}$$

- Trc is the texel color in row r ([0..3]) and column c ([0..3]) of the 8x8 array of neighboring texel colors
- F\_sharp is the final output color of the sharp filter.

#### 2.9.1.2 Smooth

The following formula is used to compute the filtered texture color for the smooth filter:

F\_smooth = (T33 \* (1-betaU) + T34 \* betaU) \* (1-betav) + (T43 \* (1-betaU) + T44 \* betaU) \* betav

#### 2.9.1.3 Adaptive Filtering

The adaptive filter only supports RGB or YUV packed formats. For YUV formats, the alpha value is determined only by the Y channel (green), with this alpha value being applied to all three channels. For the RGB formats the alpha value is determined based on an average of all three channels with G having double the weight as the other channels.

Each horizontal or vertical filter has 8 texels input which feeds into an eight tap filter. On the center two there is a linear blend using the betaV. Then using the Y channel an adaptive part weight is calculated



and the two filters are alpha blended. The adaptive part calculated on the Y channel is used on all three channels. Only the 8 MSBs are used in these calculations.

The adaptive part is done to classify a pixel as prone to ringing or not. This is done by analyzing the 8 Y samples from the interpolation window ( $Wy_0...Wy_7$ ).

## 2.10 Image Enhancement Filter and Video Signal Analysis

The IEF module takes in the YUV 444 color space with 10 bit components.


The IEF can be configured to operate either detail filtering or smooth filtering. A 3x3 and a 5x5 programmable filter are involved to achieve detail-enhanced or smooth effect.

VSA – Video Signal Analysis – analyzes the local Y environment of each pixel and outputs several values that describe its nature (smooth, detailed, sharpening). Those values will be used by the IEF to decide how the filter should be applied at each pixel location.

IEF – Image Enhancement Filter – The operations this filter performs are detail filter, smoothing and sharpening on the Y component, according to the VSA outputs.

The IEF throughput is 2 pixels per clock.

## **Block Diagram**





## 2.10.1 Detail Filter Algorithm

#### 2.10.1.1 VSA for Detail Filter

VSA in IEF aims to analyze the local property of the content and it is achieved with the usage of Sobel edge detection. For example, below detection kernel can be used to analyze 3x3 neighborhoods.

	-1	-2	-1]		[-1	0	1]
<b>E_h</b> =	0	0	0	E_v=	-2	0	2
	1	2	1		_1	0	1

Statistics from Sobel filtering outputs are taken for setting different weights to the detail added.

 $EM(x) = |NH9(x) * E_h| + |NH9(x) * E_v| // where the input is 10 bits, EM is 6 bits (CLIP( (|NH9(x) * E_h| + |NH9(x) * E_v|+4) >> 3, 0, 63))$ 

If (EM(x) > Strong\_Edge\_Threshold) local\_adjust = Strong\_Edge\_Weight // local\_adjust is 3bits

Else if (EM(x) > Weak\_Edge\_Threshold) local\_adjust = Regular\_Weight

Else local\_adjust = Non\_Edge\_Weight

The Strong\_Edge\_Threshold, Weak\_Edge\_Threshold, Strong\_Edge\_Weight, Non\_Edge\_Weight and Regular\_Weight are the pipelined state variables to be specified by driver. Strong\_Edge\_Threshold & Weak\_Edge\_Threshold are 6-bit length variables.


#### 2.10.1.2 Detail IEF

A programmable 3x3 and a 5x5 filter are provided to extract the detail information of the image. The detail extracted is the combination of the convolution results from the 3x3 and the 5x5 filter. The amount of detail added upon each pixel is determined by the weighting obtained from the VSA.

## 2.10.2 Skin-Tone Tuned IEF

The operation of IEF can be enhanced with the skin tone detection (STD). The STD unit detects the skintone like colors and passes a grade of skin tone color to the IEF. The skin tone operation on the YUV space, and the detected skin tone score will be recorded as a 5-bit number as per-pixel basis. The IEF modifies the pixel value by adjusting the delta signal according to the detected skin tone score.





#### 2.10.2.1 Skin Tone Detection

#### 2.10.2.1.1 STD - Detection in the (U,V) sub-space

The STD operates on digital images in the YUV color space. In these spaces, the skin-tone region is represented by the ellipse in the (U,V) subspace (chroma components), by a trapeze membership function in the Y direction (luma component) and by a piece-wise linear classifier in the (V,Y) subspace.

The detection in each sub-space outputs a likelihood score (i.e., det\_UV, det\_Y, and det\_VY) representing how likely a pixel being a skin-tone pixel in that sub-space. Each score is represented with 5 bits, and the final skin-tone detection score SkinToneFactor is taken as the minimum of (det\_UV, det\_Y, det\_VY).

## 2.10.3 Video Analytics Functions – Functional Description

#### 2.10.3.1 Convolve

The CONVOLVE instruction performs a convolution on the source matrix, using the specified kernel, and stores the result in the destination matrix. The source input can either be 8bit UINT or 16bit UINT/SINT.

The floating point coefficient (i.e., each element within <sup>IF</sup> mentioned in Sec. 1.3.1) could be scaled up by before being loaded as the fixed point kernel for the convolve. The final result would need to be scaled down by the same amount before clamping the result to the fixed point 16 bit format. This scaling is helpful in getting more precision and hence near to accurate result of the floating point math. The scaling supported is only in powers of 2, and this could be found as follows:

Assuming all coefficients will be less than the value 8. In case it is greater they would need to be scaled down such that the max value is lesser than 8 before doing the following calculation. The scale up of the resultant convolve value then would need to be done in the EUs appropriately. In case all coefficients are



less than 1/2^7, then coefficients can be upscaled by driver and later the result from the convolve operation will be down scaled by EU.

If((MAX(ABS(C[i])) <= 8) && (MAX(ABS(C[i])) >= 1/2^7) Scale = Max\_power\_of\_2(8/MAX(ABS(C[i]))) C[i] = 2^(scale) \* C[i]

Where the following are the functions:

MAX - Is the max of all the coefficients

Max\_power\_of\_2 – Finds the Max power of 2 lower or equal to the input value. The Max\_power\_of\_2 output cannot be greater than 512.

#### CONVOLVE(src, kernel, scale, dest)

Src - 8bit UINT/ 16bit SINT/ 16bit UINT Kernel - 16bit S3.12 Dest – 16bit SINT Scale – Range 0 to 10. The final result is shifted by this amount.

Pseudo Code:

```
// Example for kernel_widthxkernel_height below:
```

```
CONVOLVE src, kernel, dest
{
  ((
         real tmp = 0;
         for (m = 0; m < kernel_width; m++)
         {
                  for (n = 0; n < kernel_height; n++)
                  {
                           int ii = i + m - ((kernel_width-1) >> 1);
                           int jj = j + n - ((kernel_height-1) >> 1);
                           if (ii < 0) {
                                    if(clamp) ii = 0;
                                    else ii = -ii - 1; // mirror
                           }
                           else if (ii > src.width - 1) {
                                    if(clamp) ii = src.width - 1;
```



```
else ii = 2*src.width - ii - 1; //mirror
                           }
                           if (jj < 0) {
                                    if(clamp) jj = 0;
                                    else jj = -jj - 1; // mirror
                           }
                           else if (jj > src.height - 1) {
                                    if(clamp) ij = src.height - 1;
                                    else jj = 2*src.height - jj - 1; //mirror
                           }
                           // handle matrix sizes smaller than the kernel, use null value in place of src[ii,jj]
                           if (ii < 0 || ii > src.width - 1 || jj < 0 || jj > src.height - 1)
                                    val = 0;
                           else
                                    val = src[jj,ii];
                           //Note: that the driver does the kernel flipping already and hardware does the
                           following operation:
                           tmp += val * kernel[n,m];
                  }
        }
         tmp = tmp <<1;
         tmp = INT(tmp) >> scale
         tmp = (tmp + 1) >> 1;
         dest[i,j] = Clamp(tmp, -2^16, 2^16-1);
 ))
}
```

Even though the convolve is suppose to do kernel flipping, the kernel is actually flipped by driver, and the hardware does not do any kernel flipping and operates using the kernel directly. Also the kernel is always starting from (0,0) and depending on the kernel width and height the appropriate coefficients are picked from the kernel coefficient stored.



# 2.11 Mirror pixel at boundary edges for Media (sample\_8x8 messages)

Presently we support only Clamp mode for sample\_8x8 messages. This is to extend mirror mode as supported for 3D messages for sample\_8x8 messages. The restriction here would be that the surface width is in multiples of DWords in native L1 storage format. The following are the surfaces which would need to be covered here:

- 1. 32bpp format in Memory and L1 (for AVS only and sample\_unorm):
  - a. 8: R10G10B10A2\_UNORM
  - b. 9: R8G8B8A8\_UNORM
  - c. 13: A8Y8U8V8\_UNORM
  - d. 14: B8G8R8A8\_UNORM



0,	0		1,	0		1,	0		1,	0	
0,	1		1	1		1	1		1	1	
0,	2		1	2		1,	2		1,	2	
0,	3		1	3		1,	3		1	3	
0,	3		1,	3		1,	3		1,	3	
0,	3		1	3		1,	3		1	3	
0,	3		1,	3		- 1,	3		1,	3	
0,	3		1	3		1	3		1	3	

Clamp Shown for right and bottom boundary (32bpp)

.

(N-2),(M-4)	(N-1), ((M-4)	(N-1), <mark>(M-4</mark> )	(N-2), <mark>(M-4</mark> )
(N-2),(M-3)	(N-1),(M-3)	(N-1), <mark>(M-3</mark> )	(N-2),(M-3)
(N-2),(M-2)	(N-1),(M-2)	(N-1),(M-2)	(N-2),(M-2)
(N-2),(M-1)	(N-1),(M-1)	(N-1),(M-1)	(N-2),(M-1)
(N-2),(M-1)	(N-1),(M-1)	(N-1),(M-1)	(N-2), <mark>(M-1</mark> )
(N-2),(M-2)	(N-1),(M-2)	(N-1),(M-2)	(N-2), <mark>(M-2</mark> )
(N-2),(M-3)	(N-1),(M-3)	(N-1),(M-3)	(N-2), <mark>(M-3</mark> )
(N-2),(M-4)	(N-1),(M-4)	(N-1),(M-4)	(N-2),(M-4)

Mirror Shown for right and bottom boundary (32bpp)

- 2. 16bpp format in Memory and 16bpp in L1 (for AVS only and sample\_unorm):
  - a. 0: YCRCB\_NORMAL
  - b. 1: YCRCB\_SWAPUVY
  - c. 2: YCRCB\_SWAPUV
  - d. 3: YCRCB\_SWAPY
  - e. 10: R8B8\_UNORM (CrCb)



YO	U01 0,	0 Y1	V01	YD	U01 1,	0 Y1	V01	¥1	U01 1, <b>0 Y1</b>	V01	¥1	U01 1,	0 Y1	V01
YO	U01 0,	1 Y1	V01	YO	U01 1,	1 Y1	V01	¥1	U01 1, <b>1 Y1</b>	V01	¥1	U01 1,	1 Y1	V01
YO	U01 0,	1 Y1	V01	YO	U01 1,	1 Y1	V01	¥1	U01 1, <b>1 Y1</b>	V01	¥1	U01 1,	1 Y1	V01
YO	U01 0,	1 Y1	V01	YO	U01 1,	1 Y1	V01	Yt	U01 1, <mark>1 Y1</mark>	V01	¥1	U01 1,	1 Y1	V01

I

Clamp Shown for right and bottom boundary (16bpp)

I

YO	U01 0, <mark>0 Y1</mark>	V01	YO	U01 1,	0 Y1	V01	Y1	U01 1,0 Y0	V01	Y1	U01 0.0 Y0	V01
YO	U01 0, <b>1 Y1</b>	V01	YO	U01 1,	1 Y1	V01	YI	U01 1,1 Y0	V01	Y1	U01 0,1 Y0	V01
YO	U01 0, <b>1 Y1</b>	V01	YO	U01 1,	1 Y1	V01	Y1	U01 1,1 Y0	V01	Y1	U01 0,1 Y0	V01
YO	U01 0, <mark>0 Y1</mark>	V01	YO	U01 1,	0 Y1	V01	Y1	U01 1,0 Y0	V01	Y1	U01 0.0 Y0	V01

Mirror Shown for right and bottom boundary (16bpp)

3. 8bpp format in Memory and 16bpp in L1 (for AVS only):

The pixel when read out from L1 would be replicated as what is shown above in the diagram for 16bpp.

- a. 4: PLANAR\_420\_8
- b. 11: R8\_UNORM (Cr/Cb)
- c. 12:Y8\_UNORM
- 4. 64bpp format in Memory and L1 (for AVS only):

#### 15: R16G16B16A16

This would be similar to the 32bpp except each pixel is 64bpp instead.

- 5. 8bpp format in Memory and L1 (for VA only):
  - a. 5: PLANAR\_Y8\_UNORM

Each cell in the below figure is 8bits.



YO	¥1	¥2	Y3	¥4	ROW 0 Y5 Y6	¥7	Υ7	¥7	Υ7	Υ7
YO	Y1	Y2	Y3	¥4	ROW 1 Y5 Y6	¥7	Υ7	¥7	Υ7	Y7
YO	Y1	Y2	Y3	¥4	ROW 1 Y5 Y6	¥7	Y7	Y7	Y7	Y7
YO	Y1	Y2	Y3	¥4	RO <mark>W 1</mark> Y5 Y6	Υ7	Y7	Y7	¥7	Y7

Clamp Shown for right and bottom boundary (8bpp VA)

I

YO	Y1	Y2	Y3	¥4	Y5	Y6	Y7	ROW 0 Y7	Y6	Y5		Y3	¥2	Y1	YO
Y0	Y1	Y2	Y3	¥4	Y5	Y6	Y7	ROW 1 Y7	¥6	Y5		Y3	Y2	¥1	YO
Y0	¥1	Y2	Y3	¥4	Y5	Y6	Y7	ROW 1 Y7	¥6	Y5		Y3	Y2	Y1	YO
YO	YI	Y2	Y3	¥4	¥5	Yê	¥7	ROW 0 Y7	Y6	Y5	¥4	Y3	Y2	¥1	YO

Mirror Shown for right and bottom boundary (8bpp VA)

6. 16bpp format in Memory and L1 (for VA only):

Same as the above except each cell is 16bpp.

- a. 7:PLANAR\_Y16\_UNORM
- b. 6: PLANAR\_Y16\_SNORM
- 7. 1bpp format (Boolean) in Memory and 32bpp in L1(for VA only) :

Will not support Mirror on this surface. Clamp will still happen on vertical direction. Clamp on horizontal direction will not be taken care of in sampler for 1bpp format, but will be done in AVS unit.

a. 16: PLANAR\_Y32\_UNORM

## 2.11.1 Restriction when Mirror mode is enabled for Sample\_8x8 messages

When Function=AVS, ChromaKey is not supported with Mirror mode. In case ChromaKey needs to be enabled, then the Address control needs to be Clamp mode only.

#### 2.11.1.1 For AVS

For AVS scaling, the following are the restrictions on the input image size:

Image Width >  $MAX((19*deltaU_nn + 139*ddu_nn + 7), 32)$ 



Image Height > MAX((19\*deltaV\_nn + 139\*ddv\_nn + 7), 32)

The non-normalized input co-ordinate should be in the following range:

```
-width < (U_nn+2*deltaU_nn+3*ddu_nn) < (2*width - U - 17*deltaU_nn - 136*ddu_nn - 7)
```

```
-height < (V_nn+2*deltaV_nn+3*ddv_nn) < (2*height - 17*deltaV_nn - 136*ddv_nn - 7)
```

Where

U\_nn = U\_normaized \* width

V\_nn = V\_normaized \* height

deltaU\_nn = deltaU\_normaized \* width

deltaV\_nn = deltaV\_normaized \* height

ddU\_nn = ddU\_normaized \* width

ddV\_nn = ddV\_normaized \* height

#### 2.11.1.2 For VA

For VA message (other than AVS scaling mode) the restriction is that the minimum input image size should be 32x32. The normalized input co-ordinate should not be in the range of -1 to 2 not inclusive.

## 2.12 State

## 2.12.1 BINDING\_TABLE\_STATE

		E	BINDING_TABLE_STATE
Default V	alue:		0x0000000
The bindir stored as	ng tabl an arra	ay of up to 256 elemen	ical resource indices used by shaders and other compute engine kernels. It is ts, each of which contains one dword as defined here. The start of each e first element of the binding table is aligned to a 32-byte boundary.
DWord	Bit	Surface State Pointe	Description
		Format: This 32-byte aligned a <b>State Base Address</b> .	SurfaceStateOffset[31:5] ddress points to a surface state block. This pointer is relative to the <b>Surface</b>
	4:0	<b>Reserved</b> Format:	MBZ

## 2.12.2 SURFACE\_STATE

The surface state is stored as individual elements, each with its own pointer in the binding table. Each surface state element is aligned to a 32-byte boundary.

Surface state defines the state needed for the following objects:



- texture maps (1D, 2D, 3D, cube) read by the sampling engine
- buffers read by the sampling engine
- constant buffers read by the data cache via the data port
- render targets read/written by the render cache via the data port
- streamed vertex buffer output written by the render cache via the data port
- media surfaces read from the texture cache or render cache via the data port
- media surfaces written to the render cache via the data port

## 2.12.2.1 SURFACE\_STATE for most messages

## **RENDER\_SURFACE\_STATE**

Exists If: (MessageType != 'Deinterlace') && (MessageType != 'Sample\_8x8')

 Default
 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,

 Value:
 0x00000000

31:29       Surface Type         Project:       All         Format:       U3 enumerated type         This field defines the type of the surface.       This field defines the type of the surface.         Value       Name       Description         Oh       SURFTYPE_1D       Defines a 1-dimensional map or array of maps.         1h       SURFTYPE_2D       Defines a 2-dimensional (volumetric) map.         3h       SURFTYPE_BUFE       Defines a cube map or array of cube maps.         4h       SURFTYPE_STRBUF       Defines a nelement in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved       This SURFTYPE_NULL         7h       SURFTYPE_NULL       Defines a null surface.         Programming Notes         A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is not bound. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface	ample_8x8. DWord	Bit				Description							
Project:       All         Format:       U3 enumerated type         This field defines the type of the surface.       Value         Value       Name       Description         Oh       SURFTYPE_1D       Defines a 1-dimensional map or array of maps         1h       SURFTYPE_2D       Defines a 2-dimensional map or array of maps.         2h       SURFTYPE_3D       Defines a 3-dimensional (volumetric) map.         3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved       Programming Notes         A       null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is not bound. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignn null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tars surfaces, including null.All sampling engine and data port message support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write message. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same <td></td> <td></td> <td>Surface</td> <td>е Туре</td> <td></td> <td></td> <td></td>			Surface	е Туре									
Format:       U3 enumerated type         This field defines the type of the surface.       Value         Value       Name       Description         0h       SURFTYPE_1D       Defines a 1-dimensional map or array of maps         1h       SURFTYPE_2D       Defines a 2-dimensional map or array of maps.         2h       SURFTYPE_3D       Defines a 3-dimensional (volumetric) map.         3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_BUFFER       Defines a nelement in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved       Programming Notes         A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are igno null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write		-			All								
Value         Name         Description           Oh         SURFTYPE_1D         Defines a 1-dimensional map or array of maps           1h         SURFTYPE_2D         Defines a 2-dimensional map or array of maps.           2h         SURFTYPE_3D         Defines a 3-dimensional (volumetric) map.           3h         SURFTYPE_CUBE         Defines a cube map or array of cube maps.           4h         SURFTYPE_BUFFER         Defines a nelement in a buffer.           5h         SURFTYPE_STRBUF         Defines a structured buffer surface.           6h         Reserved		-			U3 ei	numerated type							
Value         Name         Description           Oh         SURFTYPE_1D         Defines a 1-dimensional map or array of maps           1h         SURFTYPE_2D         Defines a 2-dimensional map or array of maps.           2h         SURFTYPE_3D         Defines a 3-dimensional (volumetric) map.           3h         SURFTYPE_CUBE         Defines a cube map or array of cube maps.           4h         SURFTYPE_BUFFER         Defines a nelement in a buffer.           5h         SURFTYPE_STRBUF         Defines a structured buffer surface.           6h         Reserved													
Value         Name         Description           Oh         SURFTYPE_1D         Defines a 1-dimensional map or array of maps           1h         SURFTYPE_2D         Defines a 2-dimensional map or array of maps.           2h         SURFTYPE_3D         Defines a 3-dimensional (volumetric) map.           3h         SURFTYPE_CUBE         Defines a cube map or array of cube maps.           4h         SURFTYPE_BUFFER         Defines a nelement in a buffer.           5h         SURFTYPE_STRBUF         Defines a structured buffer surface.           6h         Reserved			This fiel	d defines the type	of the	ourface							
Oh       SURFTYPE_1D       Defines a 1-dimensional map or array of maps         1h       SURFTYPE_2D       Defines a 2-dimensional map or array of maps.         2h       SURFTYPE_3D       Defines a 3-dimensional (volumetric) map.         3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_BUFFER       Defines a nelement in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved       Image: Structure defines a structured buffer surface.         7h       SURFTYPE_NULL       Defines a null surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tars surfaces, including null.All sampling engine and data port messages support null surface to the follo Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same							Proje						
1h       SURFTYPE_2D       Defines a 2-dimensional map or array of maps.         2h       SURFTYPE_3D       Defines a 3-dimensional (volumetric) map.         3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_BUFFER       Defines an element in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved		-					All						
2h       SURFTYPE_3D       Defines a 3-dimensional (volumetric) map.         3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_BUFFER       Defines an element in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved		- F					All						
3h       SURFTYPE_CUBE       Defines a cube map or array of cube maps.         4h       SURFTYPE_BUFFER       Defines an element in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved		-					All						
SURFTYPE_BUFFER       Defines an element in a buffer.         5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved       7h         7h       SURFTYPE_NULL       Defines a null surface.         Programming Notes         A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same		-			:		All						
5h       SURFTYPE_STRBUF       Defines a structured buffer surface.         6h       Reserved         7h       SURFTYPE_NULL       Defines a null surface.         Programming Notes         A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same		-					All						
6h       Reserved         7h       SURFTYPE_NULL       Defines a null surface.         Programming Notes         A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tars surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same		-					All						
Programming Notes A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same		e	Sh F	Reserved									
A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same		7	7h S	SURFTYPE_NULL		Defines a null surface.	All						
message is generated to a null surface, no actual surface is written to. When a read m (including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tan surfaces, including null.All sampling engine and data port messages support null surface the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same			A				·						
(including any sampling engine message) is generated to a null surface, the result is a Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surfa the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same													
Note that a null surface type is allowed to be used with all messages, even if it is not specificially indicated as supported. All of the remaining fields in surface state are ignor null surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surfa the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same			-				-						
specificially indicated as supported. All of the remaining fields in surface state are ignornal surfaces, with the following exceptions: Width, Height, Depth, LOD, and Render T View Extent fields must match the depth buffer's corresponding state for all render tar surfaces, including null.All sampling engine and data port messages support null surfaces above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same			•		-								
View Extent fields must match the depth buffer's corresponding state for all render tan surfaces, including null.All sampling engine and data port messages support null surfa- the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same				••									
surfaces, including null.All sampling engine and data port messages support null surfa the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same					-		-						
the above behavior, even if not mentioned as specifically supported, except for the fol Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same													
Data Port Media Block Read/Write messages. The Surface Type of a surface used as target (accessed via the Data Port's Render Target Write message) must be the same			surfaces, including null.All sampling engine and data port messages support null surfaces with										
target (accessed via the Data Port's Render Target Write message) must be the same		the above behavior, even if not mentioned as specifically supported, except for the following:											
							he as the						
3DSTATE_DEPTH_BUFFER), unless either the depth buffer or render targets are													



		DER_SURFACE_									
	SURFTYPE_NULL.										
28	Surface Array										
	Project:		All								
	Format:		Enable								
	This field, if enabled.	indicates that the surface is a	an arrav.								
			SURFTYPE_1D, SURFTYPE_2D, or								
			Inface Type is SURFTYPE_1D,								
		SURFTYPE_CUBE, the Dept	••								
27	Reserved										
	Project:		All								
	Format:		MBZ								
26:18	Surface Format										
	Project:	All									
	Format:	SURFACE_FORMAT									
			in this surface. Refer to the table in sec								
	1.12.4.1.2 for the form	mats supported and their enc									
		Programmin									
		ces used as render targets ca									
			all of its vertices, and the pixel shader c								
		ixels. If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1,									
			hy format with greater than 64 bits per								
			IPLECOUNT_8, any compressed textur								
	format (BC*), and an										
	SURFTYPE_STRBU		e Surface Type is SURFTYPE_BUFFE								
r i i i i i i i i i i i i i i i i i i i	Surface Vertical Alig										
	Format:	U2 enumerated type									
		Description									
			Target Surfaces: This field specifies								
	the vertical alignmen	t requirement for the surface.	Refer to the "Memory Data Formats"								
ł											
i		how this field changes the la	ayout of the surface in memory. This								
i	field applies to surface	how this field changes the la	ayout of the surface in memory. This ssed formats. For other surfaces this								
	field applies to surfact field is ignored.	n how this field changes the lace formats other than compre	ssed formats. For other surfaces this								
	field applies to surfac field is ignored. A value of 1 is not su	h how this field changes the lace formats other than compre	Ssed formats. For other surfaces this NORMAL (0x182),								
	field applies to surfac field is ignored. A value of 1 is not su	h how this field changes the lace formats other than compre	ssed formats. For other surfaces this								
	field applies to surfac field is ignored. A value of 1 is not su	h how this field changes the lace formats other than compre	Ssed formats. For other surfaces this NORMAL (0x182),								
	field applies to surfac field is ignored. A value of 1 is not su YCRCB_SWAPUVY	h how this field changes the lace formats other than compre upported for formats YCRCB_ (0x183), YCRCB_SWAPUV	NORMAL (0x182), (0x18f), or YCRCB_SWAPY (0x190).								
	field applies to surfac field is ignored. A value of 1 is not su YCRCB_SWAPUVY Value	how this field changes the lace formats other than compre upported for formats YCRCB_ (0x183), YCRCB_SWAPUV	NORMAL (0x182), (0x18f), or YCRCB_SWAPY (0x190).								
	field applies to surfac field is ignored. A value of 1 is not su YCRCB_SWAPUVY Value	h how this field changes the lace formats other than compre upported for formats YCRCB_ (0x183), YCRCB_SWAPUV	NORMAL (0x182), (0x18f), or YCRCB_SWAPY (0x190).								
	field applies to surfac field is ignored. A value of 1 is not su YCRCB_SWAPUVY Value	n how this field changes the lace formats other than compre upported for formats YCRCB_ (0x183), YCRCB_SWAPUV Name Reserved	Ssed formats. For other surfaces this         NORMAL (0x182),         (0x18f), or YCRCB_SWAPY (0x190).         Description         Reserved								
	field applies to surfact field is ignored. A value of 1 is not su YCRCB_SWAPUVY Value 2h-3h	how this field changes the lace formats other than compre upported for formats YCRCB_ (0x183), YCRCB_SWAPUV Name Reserved Programming N	Ssed formats. For other surfaces this         NORMAL (0x182),         (0x18f), or YCRCB_SWAPY (0x190).         Description         Reserved								



	R	ENDER	_SURFA	CE_STA	re							
	surfaces suppor Use of VALIGN This field must I Value of 1 is not YCRCB_SWAP	t only alignn _4 for other be set to VA supported to PUVY (0x183	nent of 4. surfaces is su LIGN_4 for all for format YCR 3), YCRCB_SV	pported, but us tiled Y Render CB_NORMAL /APUV (0x18f	x) render target, ses more memory Target surfaces (0x182), ), YCRCB_SWAF _1, this field mus	/. PY (0x190)						
	Errata VALIGN_	4 is not sup	Descrip ported for surfa		2G32B32_FLOAT	Project						
15	Surface Horizo	Surface Horizontal Alignment										
15		A										
	Project:											
	Format:	L	2 enumerated	туре								
	horizontal alignn for details on ho	ngine Uncor nent require w this field o	ment for the su changes the lay	rface. Refer to rout of the sur	Surfaces: This fid the "Memory Da ace in memory. T er surfaces, this fi	ata Formats" c This field appli	hapter es to					
	Value	Nomo		Deceriu	ation	Dre						
		Name	L La viena veta La Li	Descri			oject					
	0h HALIO 1h HALIO		Horizontal alig			All						
			Prog	amming Note	s							
		or a stencil ther surface	buffer, since th s is supported	ese surfaces s but uses mor								
	This field must b											
14	Tiled Surface											
	Project:	A		t								
	Format:	U	1 enumerated	type								
	This field specifie	es whether	the surface is t									
		es whether t		led. Descrip	otion	Projec	;t					
	This field specifie	Nam	e		otion		:t					
	This field specifie		e	Descrip surface	<b>ition</b>	Projec All All	:t					
	This field specifie Value Oh	Nam FALSE	e Linear Tiled s	Descrip surface		All	:t					



			RENDE	R_SURFACE_ST	ATE									
		state of this	bit. If Surface supported only	e a previously accessed sur Type is SURFTYPE_BUFF (in linear memory). If Surfa	ER, this field must be FAL	SE (because								
Ϊ.	13	Tile Walk												
		Project:		All										
		Format:		U2 enumerated type										
				e of memory tiling (XMajor ns for details on memory tili		surface. See								
		Value		Name	Description	Project								
		0b	TILEWALK_X		X major tiling.	All								
		1b	TILEWALK_Y		Y major tiling.	All								
		15		MAJOR										
				Programming I	Notes									
			efer to Memory Data Formats for restrictions on TileWalk direction for the various buffer											
		buffers). Th	pes. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay uffers). The corresponding caches must be invalidated before a previously accessed surface accessed again with an altered state of this bit. This field is ignored when the surface is near.											
		Emoto		Description		-it								
		Errata		Description EWALK_XMAJOR if Tiled		oject								
- 4				_EWALK_XWAJOR II TIIEU	Suilace is Faise.									
	12	Vertical Lin												
		Project: Format:	All U1 in lines to	skip between logically adja	acent lines									
		number of		s accessed via the Samplin o skip between logically adj s.										
		For other s	urfaces, Vertic	al Line Stride must be zero	).									
			,	Programming I										
		This bit mus	st not be set if	the surface format is a com	pressed type (BCn*).									
		If this bit is MIPFILTER	· · · · · · · · · · · · · · · · · · ·	ing engine surface, the mip	mode filter must be set to									
ý.	11	Vertical Lin	ne Stride Offse	et										
	1.1		All											
				nitial offset (when Vertical I	ine Stride == 1)									
				es accessed via the Sampli m the beginning of the buff										
, ,		For other s	surfaces, Vertic	al Line Stride Offset must b	be zero.									



	RENDER_SURFACE_STATE				
10	Surface Array Spacing				
	Project: All				
	Format: U1 enumerated type				
	For 1D Array, 2D Array, Cube, and 2D Multisampled Surfaces: This field specifies whether				
	space is reserved between array slices for additional LODs beyond LOD 0. Refer to the				
	"Memory Data Formats" chapter for details on how this field changes the QPitch equation used				
	to determine spacing between array slices in memory. For other surfaces, this field is ignored.           Value         Name         Description         Project				
	Oh         ARYSPC_FULL         Memory space between array slices is reserved for all possible         All				
	LOD's.				
	1h ARYSPC_LOD0 Memory space is optimized for surfaces which contain only LOD All 0.				
	Programming Notes				
	If Multisampled Surface Storage Format is MSFMT_MSS and Number of Multisamples is not				
	MULTISAMPLECOUNT_1, this field must be set to ARYSPC_LOD0.				
9	Reserved				
	Project: All				
	Format: MBZ				
	Render Cache Read Write Mode				
	Project: All				
	Format: U1 enumerated type				
	For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render				
	Cache treats a write request. If clear, Render Cache allocates a write-only cache line for a write				
	miss. If set, Render Cache allocates a read-write cache line for a write miss. For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is				
	reserved and MBZ.				
	Value Name Description Project				
	Oh Allocating write-only cache for a write miss All				
	1h         Allocating read-write cache for a write miss         All				
	Programming Notes				
	This field is provided for performance optimization for Render Cache read/write accesses (from				
	EU's point of view).				
7:6	Media Boundary Pixel Mode				
	Project: All				
	Format: U2 enumerated type				
	For 2D Non-Array Surfaces accessed via the Data Port Media Block Read Message: This field				
enables control of which rows are returned on vertical out-of-bounds reads using the					
	Media Block Read Message. In the description below, frame mode refers to Vertical Line Stride				
	= 0, field mode is Vertical Line Stride = 1 in which only the even or odd rows are addressable.				



			RENDE	R_S		STATE		
		The frame refers to the entire surface, while the field refers only to the even or odd the surface. For other surfaces this field is reserved and MBZ.						
		Value Name				Description	Project	
		0h	NORMAL_MODE			on an out-of-bound access is the	All	
					closest row in th	e frame or field. Rows from the		
					opposite field ar	e never returned.		
		1h	Reserved				All	
		2h	PROGRESSIVE_FF	RAME	the row returned	on an out-of-bound access is the	All	
					closest row in the frame, even if in field mode.			
		3h	INTERLACED_FRA	ME	In field mode, th	e row returned on an out-of-bound	All	
					access is the clo	osest row in the field. In frame mode,		
					even out-of-bou	nd rows return the nearest even row		
					while odd out-of	-bound rows return the nearest odd		
					row.			
	5:0	Cube	Face Enables					
		Proje	ct: Al					
		Forma	at: U	6 bit r	mask of enables			
						he Sampling Engine: Bits 5:0 of this fi		
		enable	e the individual faces	s of a	cube map. Enab	ling a face indicates that the face is pr	esent in	
		the cu	be map, while disabl	ling it	indicates that that	at face is represented by the texture n	nap's	
		borde	r color. Refer to Mem	nory E	Data Formats for	the correlation between faces and the	cube	
		map r	nemory layout. Note	that s	storage for disabl	ed faces must be provided. For other	surfaces	
		this fie	eld is reserved and N	IBZ.				
			Valu	e		Name		
		1xxxx	xb			-X face		
		x1xxx	xb			+X face		
		xx1xx	xb		-Y face			
		xxx1x	xb		+Y face			
		xxxx1	xb			-Z face		
		ххххх	1b		+Z face			
					Programm	ing Notes		
						n accessing a cube map, this field mu		
			ammed to 111111b( TYPE CUBE.	all fac	ces enabled). Thi	is field is ignored unless the Surface T	ype is	
	04.0		_					
1	31:0		ce Base Address					
		Proje						
		Forma		-	csAddress[31:0]			
		Specifies the byte-aligned base address of the surface.  Programming Notes						
					Programm	Ing Notes		
						field specifies the base address of first		
						eted as a simple array of that single ele		
			e. The address must 2G32B32A32_FLOA			o the element size (e.g., a buffer conta 6-byte aligned)	aining	
						urfaces, this field specifies the base a		
		the	first element of the s	surfac	e, computed in s	oftware by adding the surface base ad	ddress to	



	RENDE	R_SURFACE_STATE
	the byte offset of the ele	ment in the buffer.
		D sampling engine surfaces are stored in a "monolithic" (fixed) a single address for the base texture.
	surface read/write data p formats, or a multiple of	near render target surfaces and surfaces accessed with the typed bort messages must be element-size aligned, for non-YUV surface 2 element-sizes for YUV surface formats. Other linear surfaces have hts (byte alignment is sufficient).
		ce base addresses must be 64-byte aligned. Note that while render JRFTYPE_BUFFER, depth buffers cannot.
		esses must be 4KB-aligned. Note that only the offsets from Surface Surface Base Address itself is not transformed using the tiling
	For tiled surfaces, the ad Address by the X Offset	ctual start of the surface can be offset from the Surface Base and Y Offset fields.
		used to access surfaces have more stringent alignment fer to the specific message documentation for additional restrictions.
	31:30 Reserved	
2	31:30 <b>Reserved</b> Project:	All
2		All MBZ
2	Project:	
2	Project: Format:	
2	Project: Format: 29:16 <b>Height</b>	MBZ
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP	MBZ All U14 wht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name	MBZ All U14 pht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size. Description
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP	MBZ All U14 Int of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size. Description E_1D: must be zero
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP	MBZ All U14 wht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size. Description E_1D: must be zero E_2D: height of surface – 1 (y/v dimension)
2	Project: Format: 29:16 Height Project: Format: This field specifies the height the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,2047] SURFTYP	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains         level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains         level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries
2	Project: Format: 29:16 Height Project: Format: This field specifies the heig the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP in the buffet	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains         level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains         level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes 2 <sup>30</sup> . After subtracting one from the number of entries, software must
2	Project: Format: 29:16 Height Project: Format: This field specifies the height the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,1638	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries         er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes         2 <sup>30</sup> . After subtracting one from the number of entries, software must ting 27-bit value into the Height, Width, and Depth fields as
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes 2 <sup>30</sup> . After subtracting one from the number of entries, software must thing 27-bit value into the Height, Width, and Depth fields as each field. Unused upper bits must be set to zero.If Vertical Line
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,	MBZ         All         U14         yht of the surface. If the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes 2 <sup>30</sup> . After subtracting one from the number of entries, software must thing 27-bit value into the Height, Width, and Depth fields as each field. Unused upper bits must be set to zero.If Vertical Line tes the height of the field, not the height of the frameThe Height of a
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP [0,16383] SURFTYP in the buffer For typed buffer and struct 1 to 2 <sup>27</sup> . For raw buffer surf which can range from 1 to place the fields of the resu indicated, right-justified in of Stride is 1, this field indicat render target must be the st	MBZ         All         U14         U14         where the surface of the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes         2 <sup>30</sup> . After subtracting one from the number of entries, software must thing 27-bit value into the Height, Width, and Depth fields as each field. Unused upper bits must be set to zero.If Vertical Line tes the height of the field, not the height of the frameThe Height of a same as the Height of the other render targets and the depth buffer
2	Project: Format: 29:16 Height Project: Format: This field specifies the height of the base MIP Value Name 0 SURFTYP [0,16383] SURFTYP [0,	MBZ         All         U14         U14         where the surface is MIP-mapped, this field contains level. For buffers, this field specifies a portion of the buffer size.         Description         E_1D: must be zero         E_2D: height of surface – 1 (y/v dimension)         E_3D: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_CUBE: height of surface – 1 (y/v dimension)         E_BUFFER/STRBUF: contains bits [20:7] of the number of entries er – 1         Programming Notes         ured buffer surfaces, the number of entries in the buffer ranges from faces, the number of entries in the buffer is the number of bytes         2 <sup>30</sup> . After subtracting one from the number of entries, software must         ting 27-bit value into the Height, Width, and Depth fields as         each field. Unused upper bits must be set to zero.If Vertical Line         tes the height of the field, not the height of the frameThe Height of a



			RENDER_SURFACE_STATE				
		If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0.					
1		If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value.					
	15:14	Reserved					
		Project:	All				
		Format:	MBZ				
	13:0	Width					
		Project:	All				
		Format:	U14-1				
		the width o this field s	specifies the width of the surface. If the surface is MIP-mapped, this field specifies of the base MIP level. The width is specified in units of pixels or texels. For buffers, pecifies a portion of the buffer size. es accessed with the Media Block Read/Write message, this field is in units of				
		DWords e	kcept when used for IECP and the output surface format is NV12 (R16_UNORM), in units of Words.				
			lame Description				
		[0, 16383]	SURFTYPE_1D: width of surface – 1 (x/u dimension)				
		[0, 16383]	SURFTYPE_2D: width of surface – 1 (x/u dimension)				
		[0, 2047]	SURFTYPE_3D: width of surface – 1 (x/u dimension)				
		[0, 16383]	SURFTYPE_CUBE: width of surface – 1 (x/u dimension)				
		[0, 127]	SURFTYPE_BUFFER/STRBUF: contains bits [6:0] of the number of entries in the buffer – 1				
		Programming Notes					
		For surface types other than SURFTYPE_BUFFER or STRBUF The Width specified by this field must be less than or equal to the surface pitch (specified in bytes viathe Surface Pitch field).For cube maps, Width must be set equal to the Height.For MONO8 textures, Width must be a multiple of 32 texels.The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless					
		Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).The Width of a render target with YUV surface format must be a multiple of 2.For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).					
3	31:21	Depth					
		Project:	All				
		Format:	U11				
			pecifies the total number of levels for a volume texture or the number of array				
			allowed to be accessed starting at the Minimum Array Element for arrayed surfaces.				
			ne texture is MIP-mapped, this field specifies the depth of the base MIP level. For				
			s field specifies a portion of the buffer size.				
		[0,2047]	SURFTYPE_1D: number of array elements – 1				
		[0,2047]	SURFTYPE_2D: number of array elements – 1				



		RENDER_SURFACE_STATE			
	[0,2047]	SURFTYPE_3D: depth of surface – 1 (z/r dimension)			
	[0,2047]	SURFTYPE_CUBE: number of array elements – 1 [see programming no range]	tes for		
	[0,1023]	SURFTYPE_BUFFER: contains bits [30:21] of the number of entries in the buffer – 1 for Surface Format RAW.	ne		
	[0,127]	SURFTYPE_BUFFER: Contains bits [27:21] of the number of entries in t buffer – 1 for other surface formats.	he		
	[0,63]	SURFTYPE_STRBUF: contains bits [26:21] of the number of entries in the buffer – 1	ne		
		Decaremaine Notes			
	Programming Notes The Depth of a render target must be the same as the Depth of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).For SURFTYPE_CUBE:For Sampling Engine Surfaces, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero.For SURFTYPE_BUFFER: The range of this field is [0,63]				
	uniess the Su	rface Format is RAW and Surface Ptich is 1 byte.			
	Errata Erroto:		<b>Projec</b>		
	is limite	For SURFTYPE_CUBE sampling engine surfaces, the range of this field ed to [0,85].			
	incorre	If Surface Array is enabled, and Depth is between 1024 and 2047, an ct array slice may be accessed if the requested array index in the ge is greater than or equal to 4096.			
20:18	Reserved				
	Format:	MBZ			
17:0	Surface Pitch	1			
	Project:	All			
	Format:	U18 pitch in (#Bytes – 1)			
		cifies the surface pitch in (#Bytes - 1).For surfaces of type SURFTYPE_BUP_STRBUF, this field indicates the size of the structure.	JFFER		
		Name Description			
	[0,2047]	For surfaces of type SURFTYPE_BUFFER: representing [1B, 204	8B]		
	[0,2047]	For surfaces of type SURFTYPE_STRBUF: representing [1B, 204	8B]		
	[0,262143]	For other linear surfaces: representing [1B, 256KB]			
	[0,202140]				
	[511,262143]	For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]			
			es]		
	[511,262143]	For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles] For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tile	es]		
	[511,262143] [127,262143] For linear rend the pitch must multiple of 2 * SURFTYPE_S	For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]	ages, st be a ype of , the		



			R	ENDER SURI	FACE_STATE		
		Errata		Description	Project		
		Ma	aximum	pitch supported is 12			
4	31	Reserved	ł				
		Project:		All			
		Exists If:		[Surface Type] != SU	RFTYPE_STRBUF		
		Format:		MBZ			
Ì	30:29	Render T	arget l	Rotation			
		Project:		All			
		Exists If:		[Surface Type] != SU	RFTYPE_STRBUF		
		Format:		U2 enumerated type			
					specifies the rotation of this render t	arget surface when	
		Value	ten to i	Name	faces:This field is ignored. Description	Project	
		0h	RTRO	TATE_0DEG	No rotation (0 degrees)	All	
		1h	-	TATE 90DEG	Rotate by 90 degrees	All	
		2h	Reser			All	
		3h	-	TATE_270DEG	Rotate by 270 degrees	All	
		-				I	
					rogramming Notes		
		non-array apply to t	/ 2D su he dim	rfaces. The surface mensions of the surface	rgets of any type other than simple, r ust be using tiled with X major.Width before rotation.For 90 and 270 degre	and Height fields ee rotated surfaces,	
					t be less than or equal to the Surface		
					surfaces, the actual Height and Width		
					remented) must both be even.Rotatic formats: B5G6R5_UNORM, B5G6R5		
					(]8_UNORM_SRGB, B8G8R8[A X]8_		
					G10R10[A X]2_UNORM,	,	
					G10B10A2_UNORM, R10G10B10A2		
		R16G16B16A16_FLOAT, R16G16B16X16_FLOAT.Rotation is not supported for typed UAV					
		messages					
	31:27	7Reserved	ł				
		Project:		All			
		Exists If:		[Surface Type] == SU	RFTYPE_STRBUF		
		Format:		MBZ			
	28:18	3 <b>Minimum</b>	n Array	Element			
		Project:		All			
	Exists If: [Surface Type] != SURFTYPE_STRBUF						
		Format: U11					
		For Sampling Engine, Render Target, and Typed 1D and 2D Surfaces: This field indicates the					
			minimum array element that can be accessed as part of this surface. This field is added to the				
					to address the surface.For Render Ta		
		Surfaces: This field indicates the minimum 'R' coordinate on the LOD currently being rendered					
		to. This field is added to the delivered array index before it is used to address the surface.For Sampling Engine Cube Surfaces:This field indicates the minimum array element in the					
		Sampling	Engine	e Cube Surfaces: This i	neio moicates the minimum array ele	ment in the	



RENDER_SURFACE_STAT	E					
is multipled by 6 to compute this value, although this field is						
Value Name	Description					
[0,2047] 1D/2D/cube surface						
[0,2047] 3D surfaces						
Errata Description	Projec					
If Number of Multisamples is not MULTISAMPLECC set to zero if this surface is used with sampling engi	OUNT_1, this field must be					
17:7 Render Target View Extent						
Project: All						
Exists If: [Surface Type] != SURFTYPE_STRBUF						
Format: U11						
For Render Target 3D Surfaces: This field indicates the ext						
minus 1 on the LOD currently being rendered to.For Rende						
field must be set to the same value as the Depth field.For (						
	Description					
[0,2047] to indicate extent of [1,204	18]					
6 Multisampled Surface Storage Format						
Project: All						
Exists If: [Surface Type] != SURFTYPE_STRBUF						
Format: U1 enumerated type						
This field indicates the storage format of the multisampled						
	cription Project					
target	s/is rendered as a render All					
1h MSFMT_DEPTH_STENCIL Multisampled surface was stencil buffer	as rendered as a depth or All					
Programming Notes						
All multisampled render target surfaces must have this field						
MSFMT_DEPTH_STENCIL, the only sampling engine mes "resinfo", and "sampleinfo".						
This field is ignored if Number of Multisamples is MULTISA	MPLECOUNT 1					
Errata Description	Projec					
If the surface's Number of Multisamples is MULTISA						
>= 8192 (meaning the actual surface width is >= 81	93 pixels), this field must be					
set to MSFMT_MSS.						
If the surface's Number of Multisamples is MULTISA	AMPLECOUNT_8,					
((Depth+1) * (Height+1)) is > 4,194,304, OR if the s	urface's Number of					
Multisamples is MULTISAMPLECOUNT_4, ((Depth						
8,388,608, this field must be set to MSFMT_DEPTH	I_STENCIL.This field must					
be set to MSFMT_DEPTH_STENCIL if Surface For	mat is one of the following:					



			RENDER_SU	JRFACE	_STA	TE						
			_UNORM, L24X8_UN JNORM_X8_TYPELE		B_UNOF	RM, or						
ľ	5:3	Number of Multisamples										
		Project:	All									
		Exists If:	[Surface Type] !=	SURFTYPE	STRBL	JF						
		Format:	U3 enumerated t									
		This field indi	cates the number of	multisamples	on the s	surface.						
		Value		Nam			Project					
		0h	MULTISAMPLECO	UNT 1	-	Δ						
		1h	Reserved	<u> </u>		A						
		2h	MULTISAMPLECO	INT 4		Δ						
		3h	MULTISAMPLECO			Δ						
		4h-7h	Reserved			, Δ						
						p	ui					
				Programn								
		SURFTYPE_	2D			NT_1, the Surface Typ						
					11_1 un	less the surface is a Sa	impling Engine					
		surface or Render Target surface.										
		This field must be set to MULTISAMPLECOUNT_1 for SINT MSRTs when all RT ch										
		not written If this field is any value other than MULTISAMPLECOUNT_1, Surface Min LOD, Mip Count /										
		LOD, and Resource Min LOD must be set to zero										
ı¦	20.0											
	26:0		All									
		Project:			стрри							
		Exists If: [Surface Type] == SURFTYPE_STRBUF										
		This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface.										
			Value			Name	sunace.					
		[0,226]	Value			Ivallie						
ļ.												
	2:0	Multisample	Position Palette Inc	dex								
		Exists If:	[Surface Type] !=	<u>= SURFTYPE</u>	_STRBL	JF						
		Format:	U3									
						alette that the multisam						
				return value f	or the sa	ampleinfo message, and	d is otherwise					
		not used by h										
			Value			Name						
		[0,7]										
5	31:2	5 X Offset										
		Project:	A	JI								
		Format:	Р	vixelOffset[8:2	]							
		This field spe	cifies the horizontal of	offset in pixels	from th	e Surface Base Addres	s to the start					
		(origin) of the	surface. This field ef	ffectively loos	ens the	alignment restrictions o	n the origin of					
		tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be										
		and thus nee		B base addre	ss alignr							



		RENDE	R_SURFACE_S	STATE						
	Value	Name		Description						
	[0,508]		in multiples of 4 (low 2 b	its missing)						
		Programming Notes For linear surfaces, this field must be zero.								
				Block Read/Write message, the pixel size						
	assumed to b									
				or 128 bits per pixel, this field must be zer COTATE_0DEG, this field must be zero.						
			TYPE_STRBUF, this field							
				AR*. For all other surfaces, Xoffset must						
				le)+Xoffset < 16K (max surface width)						
	For YUV422	surfaces, th	e pixel offset is in multiple	es of 2. Pixel offset specified in this case						
	PixelOffset[7	:1]								
24	Reserved									
	Project:			All						
	Format:			MBZ						
23:2	0 Y Offset									
	Project:		All							
	Format:		RowOffset[4:1]							
				he Surface Base Address to the start of the						
	surface. (See Value	additional d	escription in the X Offset	Description						
	[0,30]	Name	in multiples of 2 (low bit	•						
	[0,00]			Thosing)						
				N. 6						
			Programmin							
				ider targets in which the Render Target r Surface Format with other than 8, 16, 32						
				Render Target Rotation is set to other that						
				infaces accessed in field mode (Vertical L						
				nessage override), this field must be set to						
				BUF, this field must be zero. This field mu						
				er surfaces, Yoffset must be programmed						
				< 16K (max surface height)						
19:1	6 Surface Obje		State							
	Project:									
	Format:		_OBJECT_CONTROL_S ect control state for this s							
	opecines the	memory obj	ect control state for this s							
15:1	4Reserved									
	Format:			MBZ						
13:8				I						
	Project:									
<u> </u>	Format:			MBZ						
7:4	Surface Min	LOD								
	Project:		All							
	Format:		U4 in LOD units							



			REN	DER_SURFACE	_STATE						
		For Sampli	ina Engine	and Typed Surfaces:This	field indicates the most detailed LOD th	hat can					
					s added to the delivered LOD (sample_						
		resinfo me	ssage type	s) before it is used to add	lress the surface.For Other Surfaces:Th	is field i					
		ignored.									
		[0,14]		/alue	Name						
		[0,14]									
		This field n	must ha zai		MONO8						
	3:0		This field must be zero if the Surface Format is MONO8 MIP Count / LOD								
	3.0	Project: All									
		Format:Sa			U4 in (LOD units – 1)Render Target So	urfaces:					
		For Sampli	ing Engine	and Typed Surfaces: This	field indicates the number of MIP level	s allowe					
		to be acces	ssed startir	ng at Surface Min LOD, w	hich must be less than or equal to the n	umber c					
			-	-	urface. Force the mip map access to be						
					Min LOD and the ceiling of the value sp ines the MIP level that is currently being						
					the surface and is not relative to the S						
				is ignored for render targe	et surfaces.For Other Surfaces:This field	d is					
		reserved : Value Na		D	escription	Broiog					
		[0,14]			rfaces: representing [1,15] MIP levels	Projec					
		[0,14]		r Target Surfaces: represe	· · · · · · · · · · · · · · · · · · ·						
		0		Surfaces							
		0h Disa	able			All					
		1h Ena	ble			All					
				Program	ming Notes						
				target must be the same	as the LOD of the other render target(s)	) and of					
				ned in 3DSTATE_DEPTH							
				th YUV surface formats, th		int in act					
				more than one 1x1 mpma	ap. Software must ensure that MIP Cou	int is set					
6	31:30	Reserved:		<u> </u>							
•	0.100	Project:		All							
This DW6		Exists If:		[Surface Format] == PLA	NAR						
appllies only if		Format:		MBZ							
Surface Format is not	29:16	X Offset fo	or UV Plan								
PLANAR*		Exists If:		[Surface Format] == PLA	NAR						
		Format:		U14 Row Offset							
		This field s	pecifies the	e horizontal offset in pixels	s from the Surface Base Address to the	start					



	R	ENDER_	SURFACE_STATE
	(origin) of the int	erleaved UV	plane. This field is only used for PLANAR surface formats.
			Programming Notes
		ndicate an eve	en number of pixels.
15:1	4Reserved		
	Project:	All	
	Exists If:		e Format] == PLANAR
	Format:	MBZ	
31:1:	2MCS Base Add	ress	
	Project: All		
	Exists If: ([Su	face Format]	!= 'PLANAR') && ([MCS Enable] == 'Enabled')
		hicsAddress[	
	Specifies the 4k surface specifie		base address of the MCS surface associated with the MSS
	Surface Specific		Programming Notes
	The MCS surface	e must be sto	
			ght, Width, Depth, Surface Min LOD, MIP Count / LOD, Surface
			Array Spacing, and Minimum Array Element with the primary
	surface.		
31:6	Append Counter	er Address	
	Project: All		
		face Format]	!= 'PLANAR') && ([MCS Enable] == 'Disabled')
	Format: Grap	hicsAddress[	31:6]
	Specifies the 64	byte-aligned b	base address of the Append counter associated with this surfac
	specified in othe	r SURFACE_	STATE fields.
11:3	MCS Surface P	itch	
	Project: All		
	Exists If: ([Su	face Format]	!= 'PLANAR') && ([MCS Enable] == 'Enabled')
	Format: U9-1	pitch in #Tile	S
	This field specifi	es the MCS s	urface pitch in (#Tiles – 1).
	Value	Name	Description
	[0,511]		representing [1 tile, 512 tiles]
5:2	Reserved		
0.2	Project: All		
		face Format	!= 'PLANAR') && ([MCS Enable] == 'Disabled')
	Format: MBZ		
2:1	Reserved		
2.1	Project: All		
		face Format	!= 'PLANAR') && ([MCS Enable] == 'Enabled')
	Format: MBZ	-	
	Append Counter		
1			
		faco Eormeti	I- 'PLANAR') 88 (IMCS Enable) 'Dischlad')
			!= 'PLANAR') && ([MCS Enable] == 'Disabled')
			d Counter with this surface. If disabled, all other Append counter
	fields are ignore		
	lisius are ignore	u.	



		REN	NDER_SURFACE_STATE							
	13:0	Y Offset for UV Pla	ane							
		Exists If:	[Surface Format] == PLANAR							
		Format:	14 Row Offset							
			I the vertical offset in rows from the Surface Base Address to the start (origination of the start (originatio)))))))))))))))))))))))))))))))))))							
			Programming Notes							
		This field must indic	cate an even number (bit 0 = 0).							
	0	MCS Enable								
	Ũ	Project:	All							
		Format:	Enable							
		Enables the use of the MCS with this surface. If disabled, all other MCS fields are ignored. For Render Target and Sampling Engine Surfaces: If the surface is multisampled (Number of Multisamples any value other than MULTISAMPLECOUNT_1), this field must be enabled.								
		For Other Surfaces	For Other Surfaces: This field and the other MCS fields are ignored.							
			Programming Notes							
		When accessing a multisampled surface using the sampling engine, the MCS surface is read in a separate pass and is considered by hardware to be an independent surface. This same bitfield is used when MCS is enabled; also when disabled.								
		this surface, surface is de enabled; also	Description         Projection           disabled and the sampling engine ld_mcs message is issued on the MCS surface may be accessed. Software must ensure that the effined to avoid GTT errors. This same bitfield is used when MCS is o when disabled. This field must be set to 0 for all SINT MSRTs channels are not written							
			ns from MCS on a subspan that some of the pixel on the pixel are an lead to data corruption.							
7	31	Red Clear Color								
		Format:	U1 enumerated type							
		the red channel.For	ne Multisampled Surfaces and Render Targets:Specifies the clear value for Other Surfaces:This field is ignored.							
		Value Name Description Project								
		0 CC_ZEROClear color value is 0.0, correctly interpreted based on surface format. All 1 CC_ONE Clear color value is 1.0, correctly interpreted based on surface format. All								
	30	Green Clear Color								
	30									
		Format:	U1 enumerated type							
			l ne Multisampled Surfaces and Render Targets:Specifies the clear value fo For Other Surfaces:This field is ignored.							



	RENDER	R_SURFACE	_STATE						
<u> </u>	0 CC_ZEROClear cold	or value is 0.0. corre	ctly interpreted based on surface forma	t. All					
			ctly interpreted based on surface forma						
29	Blue Clear Color								
2.5									
	Format:	U1 enumerated type							
	For Sampling Engine Multis	sampled Surfaces ar	nd Render Targets:Specifies the clear v	alue for					
	the blue channel.For Other								
	Value Name	[	Description	Project					
			ctly interpreted based on surface forma						
	1 CC_ONE Clear cold	or value is 1.0, corre	ctly interpreted based on surface forma	t. <mark>All</mark>					
28	Alpha Clear Color								
	Format:	U1 enumerated type							
	For Sampling Engine Multis	sampled Surfaces ar	nd Render Targets:Specifies the clear v	alue for					
	the alpha channel.For Other Surfaces:This field is ignored.								
	Value Name	Value Name Description Project							
	0 CC_ZERO Clear cold	or value is 0.0, corre	ctly interpreted based on surface forma	t.All					
	1 CC_ONE Clear color value is 1.0, correctly interpreted based on surface format. All								
15:	12Reserved								
	Project:		All						
	Format:		MBZ						
11:0	0 Resource Min LOD								
	Project:	All							
	Format:	U4.8 in LOD units							
	For Sampling Engine Surfaces: This field indicates the most detailed LOD that is pres resource underlying the surface. Refer to the "LOD Computation Pseudocode" section use of this field. For Other Surfaces: This field is ignored.								
	Value		Name						
	[0,14]								
			ning Notes						
	This field must be zero if th								
	This field must be zero if th	e ChromaKey Enal	<b>ble</b> is enabled in the associated sample	er.					

#### 2.12.2.1.1 Surface Formats

The following table is used ONLY when ASTC\_ENABLE is set to 0, which indicates the supported surface formats and the 9-bit encoding for each. Note that some of these formats are used not only by the Sampling Engine, but also by the Data Port and the Vertex Fetch unit. When ASTC\_ENABLE is set to 1, please refer to SURFACE\_STATE table on the surface format value and description. The name for all the ASTC texture format is ASTC.



	SURFACE_FORMAT						
Project:			All				
Size (in b	pits):		9				
-	wing table indicates the supported surface formats and	the 9-hit encoding for each	-				
	re used not only by the Sampling Engine, but also by t						
		Bits Per Element					
Value	Name	(BPE)	Description				
000h	R32G32B32A32_FLOAT	128					
001h	R32G32B32A32_SINT	128					
002h	R32G32B32A32_UINT	128					
003h	R32G32B32A32_UNORM	128					
004h	R32G32B32A32_SNORM	128					
005h	R64G64_FLOAT	128					
006h	R32G32B32X32_FLOAT	128					
007h	R32G32B32A32_SSCALED	128					
008h	R32G32B32A32_USCALED	128					
020h	R32G32B32A32_SFIXED	128					
021h	R64G64_PASSTHRU	128					
040h	R32G32B32_FLOAT	96					
041h	R32G32B32_SINT	96					
042h	R32G32B32_UINT	96					
043h	R32G32B32_UNORM	96					
044h	R32G32B32_SNORM	96					
045h	R32G32B32_SSCALED	96					
046h	R32G32B32_USCALED	96					
050h	R32G32B32_SFIXED	96					
080h	R16G16B16A16_UNORM	64					
081h	R16G16B16A16_SNORM	64					
082h	R16G16B16A16_SINT	64					
083h	R16G16B16A16_UINT	64					
084h	R16G16B16A16_FLOAT	64					
085h	R32G32_FLOAT	64					
086h	R32G32_SINT	64					
087h	R32G32_UINT	64					
088h	R32_FLOAT_X8X24_TYPELESS	64					
089h	X32_TYPELESS_G8X24_UINT	64					
08Ah	L32A32_FLOAT	64					
08Bh	R32G32_UNORM	64					
08Ch	R32G32_SNORM	64					
08Dh		64					
08Eh	R16G16B16X16_UNORM	64					
08Fh	R16G16B16X16_FLOAT	64					
090h	A32X32_FLOAT	64					
091h	L32X32_FLOAT	64					
092h	132X32_FLOAT	64 64					
093h 094h	R16G16B16A16_SSCALED	64 64					
094h 095h	R16G16B16A16_USCALED R32G32_SSCALED	64 64					
09011	102002_000ALED	04					



SURFACE_FORMAT							
096h	R32G32_USCALED	64					
0A0h	R32G32_SFIXED	64					
0A1h	R64_PASSTHRU	64					
0C0h	B8G8R8A8_UNORM	32					
0C1h	B8G8R8A8_UNORM_SRGB	32					
0C2h	R10G10B10A2_UNORM	32					
0C3h	R10G10B10A2_UNORM_SRGB	32					
0C4h	R10G10B10A2_UINT	32					
0C5h	R10G10B10_SNORM_A2_UNORM	32					
0C7h	R8G8B8A8_UNORM	32					
0C8h		32					
0C9h	R8G8B8A8_SNORM	32					
0CAh	R8G8B8A8_SINT	32					
0CBh	R8G8B8A8_UINT	32					
0CCh	R16G16_UNORM	32					
0CDh	R16G16_SNORM	32					
0CEh	R16G16_SINT	32					
0CFh	R16G16_UINT	32					
0D0h	R16G16_FLOAT	32					
0D1h	B10G10R10A2 UNORM	32					
0D2h	B10G10R10A2_UNORM_SRGB	32					
0D3h	R11G11B10_FLOAT	32					
0D6h	R32_SINT	32					
0D7h	R32_UINT	32					
0D8h	R32_FLOAT	32					
0D9h	R24_UNORM_X8_TYPELESS	32					
0DAh	X24_TYPELESS_G8_UINT	32					
0DDh	L32_UNORM	32					
0DEh	A32_UNORM	32					
0DFh	L16A16_UNORM	32					
0E0h	124X8_UNORM	32					
0E1h	L24X8 UNORM	32					
0E2h	A24X8_UNORM	32					
0E3h	I32_FLOAT	32					
0E4h	L32_FLOAT	32					
0E5h	A32_FLOAT	32					
0E6h	X8B8 UNORM G8R8 SNORM	32					
0E7h	A8X8_UNORM_G8R8_SNORM	32					
0E8h	B8X8_UNORM_G8R8_SNORM	32					
0E9h	B8G8R8X8_UNORM	32					
0EAh	B8G8R8X8_UNORM_SRGB	32					
0EBh	R8G8B8X8_UNORM	32					
0ECh	R8G8B8X8_UNORM_SRGB	32					
0ECh 0EDh	R9G9B9E5_SHAREDEXP	32					
		32 32					
0EEh	B10G10R10X2_UNORM	32 32					
0F0h	L16A16_FLOAT						
0F1h	R32_UNORM	32					
0F2h	R32_SNORM R10G10B10X2_USCALED	32 32					



SURFACE_FORMAT							
0F4h	R8G8B8A8_SSCALED	32					
0F5h	R8G8B8A8_USCALED	32					
0F6h	R16G16_SSCALED	32					
0F7h	R16G16_USCALED	32					
0F8h	R32_SSCALED	32					
0F9h	R32_USCALED	32					
100h	B5G6R5_UNORM	16					
101h	B5G6R5_UNORM_SRGB	16					
102h	B5G5R5A1_UNORM	16					
103h	B5G5R5A1_UNORM_SRGB	16					
104h	B4G4R4A4_UNORM	16					
105h	B4G4R4A4_UNORM_SRGB	16					
106h	R8G8_UNORM	16					
107h	R8G8_SNORM	16					
108h	R8G8_SINT	16					
109h	R8G8_UINT	16					
10Ah	R16_UNORM	16					
10Bh	R16_SNORM	16					
10Ch	R16_SINT	16					
10Dh	R16_UINT	16					
10Eh	R16_FLOAT	16					
10Fh	A8P8_UNORM_PALETTE0	16					
110h	A8P8_UNORM_PALETTE1	16					
111h		16					
112h	L16_UNORM	16					
113h	A16_UNORM	16					
114h	 L8A8_UNORM	16					
115h	I16_FLOAT	16					
116h	L16_FLOAT	16					
117h	A16_FLOAT	16					
118h	L8A8_UNORM_SRGB	16					
119h	R5G5_SNORM_B6_UNORM	16					
11Ah	B5G5R5X1_UNORM	16					
11Bh	B5G5R5X1_UNORM_SRGB	16					
11Ch	R8G8_SSCALED	16					
11Dh	R8G8_USCALED	16					
11Eh	R16_SSCALED	16					
11Fh	R16_USCALED	16					
122h	P8A8_UNORM_PALETTE0	16					
123h	P8A8_UNORM_PALETTE1	16					
124h	A1B5G5R5_UNORM	16					
125h	A4B4G4R4_UNORM	16					
126h	L8A8_UINT	16					
127h	L8A8_SINT	16					
140h	R8_UNORM	8					
141h	R8_SNORM	8					
142h	R8_SINT	8					
143h	R8_UINT	8					
14311 144h	A8_UNORM	8					



SURFACE_FORMAT								
145h	I8_UNORM	8						
146h	L8_UNORM	8						
147h	P4A4_UNORM_PALETTE0	8						
148h	A4P4_UNORM_PALETTE0	8						
149h		8						
14Ah	R8_USCALED	8						
14Bh	P8_UNORM_PALETTE0	8						
14Ch	L8 UNORM SRGB	8						
14Dh	P8_UNORM_PALETTE1	8						
14Eh	P4A4_UNORM_PALETTE1	8						
14Fh	A4P4_UNORM_PALETTE1	8						
150h	Y8_UNORM	8						
152h		8						
153h	L8_SINT	8						
154h	18_UINT	o 8						
154n 155h	18_01N1 18_SINT							
		8						
180h	DXT1_RGB_SRGB	0						
181h	R1_UNORM	1						
182h	YCRCB_NORMAL	0						
183h	YCRCB_SWAPUVY	0						
184h	P2_UNORM_PALETTE0	2						
185h	P2_UNORM_PALETTE1	2						
186h	BC1_UNORM	0	(DXT1)					
187h	BC2_UNORM	0	(DXT2/3)					
188h	BC3_UNORM	0	(DXT4/5)					
189h	BC4_UNORM	0						
18Ah	BC5_UNORM	0						
18Bh	BC1_UNORM_SRGB	0	(DXT1_SRGB)					
18Ch	BC2_UNORM_SRGB	0	(DXT2/3_SRGB)					
18Dh	BC3_UNORM_SRGB	0	(DXT4/5_SRGB)					
18Eh	MONO8	1						
18Fh	YCRCB_SWAPUV	0						
190h	YCRCB_SWAPY	0						
191h	DXT1_RGB	0						
192h	FXT1	0						
193h	R8G8B8_UNORM	24						
194h	R8G8B8_SNORM	24						
195h	R8G8B8_SSCALED	24						
196h	R8G8B8_USCALED	24						
197h	R64G64B64A64_FLOAT	256						
1971i 198h	R64G64B64_FLOAT R64G64B64_FLOAT	192						
	BC4_SNORM							
199h		0 0						
19Ah	BC5_SNORM							
19Bh	R16G16B16_FLOAT	48						
19Ch	R16G16B16_UNORM	48						
19Dh	R16G16B16_SNORM	48						
19Eh	R16G16B16_SSCALED	48						
19Fh	R16G16B16_USCALED	48						
1A1h	BC6H_SF16	0						



	SURFACE_FORMAT						
1A2h	BC7_UNORM	0					
1A3h	BC7_UNORM_SRGB	0					
1A4h	BC6H_UF16	0					
1A5h	PLANAR_420_8	0					
1A8h	R8G8B8_UNORM_SRGB	24					
1A9h	ETC1_RGB8	0					
1AAh	ETC2_RGB8	0					
1ABh	EAC_R11	0					
1ACh	EAC_RG11	0					
1ADh	EAC_SIGNED_R11	0					
1AEh	EAC_SIGNED_RG11	0					
1AFh	ETC2_SRGB8	0					
1B0h	R16G16B16_UINT	48					
1B1h	R16G16B16_SINT	48					
1B2h	R32_SFIXED	32					
1B3h	R10G10B10A2_SNORM	32					
1B4h	R10G10B10A2_USCALED	32					
1B5h	R10G10B10A2_SSCALED	32					
1B6h	R10G10B10A2_SINT	32					
1B7h	B10G10R10A2_SNORM	32					
1B8h	B10G10R10A2_USCALED	32					
1B9h	B10G10R10A2_SSCALED	32					
1BAh	B10G10R10A2_UINT	32					
1BBh	B10G10R10A2_SINT	32					
1BCh	R64G64B64A64_PASSTHRU	256					
1BDh	R64G64B64_PASSTHRU	192					
1C0h	ETC2_RGB8_PTA	0					
1C1h	ETC2_SRGB8_PTA	0					
1C2h	ETC2_EAC_RGBA8	0					
1C3h	ETC2_EAC_SRGB8_A8	0					
1C8h	R8G8B8_UINT	24					
1C9h	R8G8B8_SINT	24					
1FFh	RAW	0					

**NOTE:** "RAW" is supported only with buffers and structured buffers accessed via the untyped surface read/write and untyped atomic operation messages, which do not have a column in the table.

Errata : RT format of A8\_UNORM, R32\_UINT, R32\_SINT, R32G32\_SINT,R32G32\_UINT are not supported in MSAA 4x/8x mode.

Errata : BC6H\_SF16, BC6H\_UF16, and BC7\_SRGB are not supported and may result in data corruption if used.

#### 2.12.2.1.2 Sampler Output Channel Mapping

The following table indicates the mapping of the channels from the surface to the channels output from the sampling engine. Formats with all four channels (R/G/B/A) in their name map each surface channel to the corresponding output, thus those formats are not shown in this table.



Some formats are supported only in DX10/OGL **Border Color Mode**. Those formats have only that mode indicated. Formats that behave the same way in both **Border Color Modes** are indicated by that column being blank.

									Borde				
				Border					r				
	Filterin				_		_		Color			_	
Surface Format Name	g	w Map	a Key	Mode	R	1	1		Mode	R	G	B	A
R32G32B32A32_FLOAT					R		_	A					
R32G32B32A32_SINT					R			A					
R32G32B32A32_UINT					R			A					
R32G32B32X32_FLOAT					R		В	1.0					
R32G32B32_FLOAT					R		В	1.0					
R32G32B32_SINT					R		В	1.0					
R32G32B32_UINT				DX10/O GL	R	G	В	1.0					
R16G16B16A16_UNORM					R	G	В	А					
R16G16B16A16_SNORM					R	G	В	А					
R16G16B16A16_SINT					R	G	В	А					
R16G16B16A16_UINT					R	G	В	А					
R16G16B16A16_FLOAT					R	G	В	А					
R32G32_FLOAT				DX10/O GL	R	G	0.0	1.0	DX9	R	G	1.0	1.0
R32G32_SINT				DX10/O GL	R	G	0.0	1.0					
R32G32_UINT					R	G	0.0	1.0					
R32_FLOAT_X8X24_TYPELE					R	0.0	0.0	1 0					
SS				GL	Ľ	0.0	0.0						
X32_TYPELESS_G8X24_UIN				DX10/O	0.0	G	0.0	1.0					
				GL				^					
L32A32_FLOAT				DX10/O GL				A					
R16G16B16X16_UNORM								1.0					
R16G16B16X16_FLOAT								1.0					
A32X32_FLOAT					0.0	0.0	0.0	A					
L32X32_FLOAT					L	L	L	1.0					
I32X32_FLOAT					I	I	I	I					
B8G8R8A8_UNORM								A					
B8G8R8A8_UNORM_SRGB								A					
R10G10B10A2_UNORM					R			A					
R10G10B10A2_UNORM_SRG					R	G	В	A					
B								-			<u> </u>		
R10G10B10A2_UINT								A			<u> </u>		
R10G10B10_SNORM_A2_UN ORM					R	G	В	A					
R8G8B8A8_UNORM					R	G	В	А					
R8G8B8A8_UNORM_SRGB					R	G	В	А					
R8G8B8A8_SNORM					R			А					
R8G8B8A8_SINT								А					
R8G8B8A8_UINT							В	А					
R16G16_UNORM				DX10/O GL			0.0	1.0	DX9	R	G	1.0	1.0
R16G16_SNORM				DX10/O	R	G	0.0	1.0	DX9	R	G	1.0	1.0



							[		Borde		[		
				Border					r				
	Filterin	Shado	Chrom						Color				
Surface Format Name	g	w Map	a Key	Mode	R	G	В	Α	Mode	R	G	В	Α
				GL									
R16G16_SINT				DX10/O	R	G	0.0	1.0					
				GL									
R16G16_UINT				DX10/O	R	G	0.0	1.0					
				GL									
R16G16_FLOAT				DX10/O	R	G	0.0	1.0	DX9	R	G	1.0	1.0
				GL									
B10G10R10A2_UNORM					R			A					
B10G10R10A2_UNORM_SRG					R	G	В	А					
В													
R11G11B10_FLOAT								1.0					
R32_SINT				DX10/O	R	0.0	0.0	1.0					
				GL	<u> </u>	<u> </u>		<u> </u>			<u> </u>		
R32_UINT					R	0.0	0.0	1.0					
				GL	_	<u> </u>	<u> </u>						ļ
R32_FLOAT					R	0.0	0.0	1.0	DX9	R	1.0	1.0	1.0
				GL									
R24_UNORM_X8_TYPELESS					R	0.0	0.0	1.0					
				GL									
X24_TYPELESS_G8_UINT					0.0	G	0.0	1.0					
				GL									
L16A16_UNORM					L	L	L	A					
I24X8_UNORM								I					
L24X8_UNORM					L	L	-	1.0					
A24X8_UNORM					0.0	0.0	0.0	A					
I32_FLOAT					I	I	I	I					
L32_FLOAT					L	L		1.0					
A32_FLOAT					0.0	0.0	0.0	A					
B8G8R8X8_UNORM					R	G	В	1.0					
B8G8R8X8_UNORM_SRGB					R	G	В	1.0					
R8G8B8X8_UNORM					R	G	В	1.0					
R8G8B8X8_UNORM_SRGB					R	G	В	1.0					
R9G9B9E5_SHAREDEXP					R	G	В	1.0					
B10G10R10X2_UNORM								1.0					
					L			А					
B5G6R5_UNORM					R	-		1.0					
B5G6R5_UNORM_SRGB					R	-		1.0					
B5G5R5A1_UNORM					R			A				l	1
B5G5R5A1_UNORM_SRGB					R			A		-			
B4G4R4A4_UNORM					R			A					
B4G4R4A4_UNORM_SRGB					R			A		-			
R8G8_UNORM				DX10/O	R				DX9	R	G	1.0	1.0
				GL			0.0	1.0	573	1	5	1.0	1.0
R8G8_SNORM				DX10/O	R	G	0 0	1 0	DX9	R	G	1.0	1.0
				GL			0.0	1.0	573	1	5	1.0	1.0
R8G8_SINT				DX10/O	R	G	0.0	1 0		-			
				GL		9	0.0	1.0					
R8G8_UINT				DX10/O	R	G	0.0	1 0		-			
				GL	r.	9	0.0	0.1					
				GL		1				L		I	



									Borde			[	
				Border					r				
	Filterin			Color					Color				
Surface Format Name	g	w Map							Mode	R	G	B	Α
R16_UNORM				DX10/O GL	R	0.0	0.0	1.0					
R16_SNORM				DX10/O GL	R	0.0	0.0	1.0					
R16_SINT				DX10/O GL	R	0.0	0.0	1.0					
R16_UINT				DX10/O GL	R	0.0	0.0	1.0					
R16_FLOAT				DX10/O GL	R	0.0	0.0	1.0	DX9	R	1.0	1.0	1.0
A8P8_UNORM_PALETTE0					R	G	В	A					
A8P8_UNORM_PALETTE1								А					
I16_UNORM					I	I	I	I					
L16_UNORM					L	L	L	1.0					
A16_UNORM					0.0	0.0	0.0	A					
L8A8_UNORM					L	L		A					
I16_FLOAT					I	I	I	I					
L16_FLOAT					L	L	L	1.0					
A16_FLOAT					0.0	0.0	0.0	А					
L8A8_UNORM_SRGB					L	L		A					
R5G5_SNORM_B6_UNORM					R	G	В	1.0					
P8A8_UNORM_PALETTE0								A					
 P8A8_UNORM_PALETTE1								A					
R8_UNORM				DX10/O GL	_	0.0	_						
R8_SNORM					R	0.0	0.0	1.0					
R8_SINT					R	0.0	0.0	1.0					
R8_UINT				DX10/O GL	R	0.0	0.0	1.0					
A8_UNORM					0.0	0.0	0.0	A					
I8_UNORM					I	I	I	I					
L8_UNORM					L	L	L	1.0					
P4A4_UNORM_PALETTE0					R			A					
A4P4_UNORM_PALETTE0								A					
P8_UNORM_PALETTE0					-	-		A					
L8_UNORM_SRGB					L			1.0					
P8_UNORM_PALETTE1					R	-		A					
P4A4_UNORM_PALETTE1								A				l	
A4P4_UNORM_PALETTE1								A				l	
DXT1_RGB_SRGB								1.0				l	
R1_UNORM						0.0							
YCRCB_NORMAL					Cr		Cb					l	
YCRCB_SWAPUVY					Cr		Cb					1	
P2_UNORM_PALETTE0					-			A				İ	
P2_UNORM_PALETTE1								A					
BC1_UNORM								A					
BC2_UNORM	1	1	1	1				A					1



				Border					Borde r				
	Filterin								Color				
Surface Format Name	g	w Map	a Key	Mode	R		В	Α	Mode	R	G	В	Α
BC3_UNORM					R	G	В	A					
BC4_UNORM				DX10/O	R	0.0	0.0	1.0					
				GL									
BC5_UNORM				DX10/O GL	R	G	0.0	1.0					
BC1_UNORM_SRGB					R	G	В	А					
BC2_UNORM_SRGB					R	G	В	А					
BC3_UNORM_SRGB					R	G	В	А					
MONO8					N/	N/	N/	N/					
					А	А	A	A					
YCRCB_SWAPUV					Cr	Y	Cb	1.0					
YCRCB_SWAPY					Cr	Y	Cb	1.0					
DXT1_RGB					R		В	1.0					
FXT1					R	G	В	A					
BC4_SNORM				DX10/O GL	R	0.0	0.0	1.0					
BC5_SNORM				DX10/O GL	R	G	0.0	1.0					
R16G16B16_FLOAT					R		В	1.0					
BC6H_SF16					R	G	В	1.0					
BC7_UNORM					R	G	В	А					
BC7_UNORM_SRGB					R	G	В	А					
BC6H_UF16					R	G	В	1.0					

# 2.12.2.2 SURFACE\_STATE for deinterlace, sample\_8x8, and VME

			MEDIA_SURFACE_STATE
Exist	s lf:	(MessageType ==	'Deinterlace')    (MessageType == 'Sample_8x8')
Defa	ult Valu	ue: 0x00000000, 0x00	000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000
			by only deinterlace, sample_8x8, and VME messages.
DWor	d Bit		Description
0	31:0	Surface Base Address	
		Format:	GraphicsAddress[31:0]
		Specifies the byte-align	ed base address of the surface
			Programming Notes
			ER render targets, this field specifies the base address of first element of the
			interpreted as a simple array of that single element type. The address must be
		naturally-aligned to the	element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must
		be 16-byte aligned).For	SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base
		address of the first elen	nent of the surface, computed in software by adding the surface base address
		to the byte offset of the	element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are
		stored in a "monolithic"	(fixed) format, and only require a single address for the base texture.Linear
		render target surface ba	ase addresses must be element-size aligned, for non-YUV surface formats, or a
		-	zes for YUV surface formats. Other linear surfaces have no alignment
		•	nment is sufficient.)Linear depth buffer surface base addresses must be 64-byte



				_SURFACE_STATE
		cannot.Tiled surface I Base Address are tile surface base address are tiled, Surface Bas the actual start of the Offset fields.Certain n requirements. Please	base addresse d, Surface Ba ses must be 4 se Address itse surface can b nessage types	ets (color) can be SURFTYPE_BUFFER, depth buffers es must be 4KB-aligned. Note that only the offsets from Surface se Address itself is not transformed using the tiling algorithm.Tiled KB-aligned. Note that only the offsets from Surface Base Address elf is not transformed using the tiling algorithm.For tiled surfaces, e offset from the Surface Base Address by the X Offset and Y s used to access surfaces have more stringent alignment becific message documentation for additional restrictions.
1	31:18	Height		
		Format: This field specifies the indicates the height o		
		Value	Name	Description
		[0,16383]		representing heights [1,16384]
				Programming Notes
		this field indicates the		nultiple of 2 for PLANAR_420 surfaces. If Vertical Line Stride is 1, field, not the height of the frame.
		Width		
		Format:		U14
		This field specifies the indicates the width of		surface in units of pixels. For PLANAR surface formats, this field plane.
		Value	Name	Description
		[0,16383]		representing widths [1,16384]
				Programming Notes
				eld multiplied by the pixel size in bytes must be less than or equal to bytes via the Surface Pitch field).
			16_UNORM :	e a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* surfaces, and must be a multiple of 4 for PLANAR_411 and es.
		For deinterlace	messages, the	e Width (field value + 1) must be a multiple of 8.
	3:2	Picture Structure Specifies the encodin	g of the currer	•
		Value	Energy Dist	Name
		00b	Frame Pict	
		01b	Top Field F	
		10b	Bottom Fie	
		11b	Invalid, not	allowed
	1:0	Cr(V)/Cb(U) Pixel Of	fset V Directi	
		Format:		U0.2
		Specifies the distance direction	e to the U/V va	lues with respect to the even numbered Y channels in the V
				Programming Notes
		This field is ignored for	or all formats e	except PLANAR_420_8
2	31:28	Surface Format		



	channels will u Value		•	Name		Description	
	-	CRCB	NORMAL				
	-		SWAPUVY				
			SWAPUV				
		CRCB_					
		PLANAR					
		PLANAR				Deinterlace only	
		PLANAR_				Deinterlace only	
			N_STATISTIC	CS		Deinterlace only	
			10A2_UNOR			Sample_8x8 only	
			8_UNORM			Sample_8x8 only	
			IORM (CrCb)			Sample_8x8 only	
			RM (Cr/Cb)			Sample_8x8 only	
		/8_UNOF					
	1	Reserved					
27	Interleave Ch	roma				•	
	Format:				Enable		
26					rleaved in a si AR surface for	ngle plane rather than stored mats.	l as t
26	separate plan					mats.	l as t
	separate plan Reserved Format:	es. This f	ield is only us	ed for PLAN	AR surface for	mats. MBZ	l as t
	separate plan	es. This f	ield is only us	ed for PLAN	AR surface for	mats. MBZ	l as t
	separate plan Reserved Format:	es. This f	ield is only us	ed for PLAN	AR surface for	mats. MBZ	l as t
	Reserved Format: 2 Surface Obje This 4-bit fiel	es. This f ct Contro d is used	ield is only us ol State (MEI in various sta	MORY_OBJI	AR surface for ECT_CONTRC	mats. MBZ	
25:2	Reserved Format: 2 Surface Obje This 4-bit fiel including gra	es. This f ct Contro d is used	ield is only us ol State (MEI in various sta	MORY_OBJI	AR surface for ECT_CONTRC	mats. MBZ DL_STATE)	
	Reserved Format: 2 Surface Obje This 4-bit fiel	es. This f ct Contro d is used	ield is only us ol State (MEI in various sta	MORY_OBJI	AR surface for ECT_CONTRC	mats. MBZ DL_STATE)	
25:2	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved	es. This f ct Contro d is used	ield is only us ol State (MEI in various sta	MORY_OBJI	AR surface for ECT_CONTRC	MBZ DL_STATE) state objects to define LLC o	
25:2 21	Reserved Format: 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	es. This f	ield is only us ol State (MEI in various sta	MORY_OBJI	AR surface for ECT_CONTRC	mats. MBZ DL_STATE)	
25:2 21	Reserved Format: 2 2 3 3 3 3 3 3 3 3 3 5 3 3 3 3 3 3 3 3	es. This f	ield is only us	MORY_OBJI	AR surface for	MBZ DL_STATE) state objects to define LLC o	
25:2 21	Reserved Format: 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	es. This f	ield is only us	MORY_OBJI	AR surface for	MBZ DL_STATE) state objects to define LLC o	
25:2 21	Reserved Format: 2 2 3 3 3 3 3 3 3 3 3 5 3 3 3 3 3 3 3 3	es. This f	ield is only us	MORY_OBJI	AR surface for	MBZ DL_STATE) state objects to define LLC o	
25:2 21	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 5 Surface Pitch Format:	es. This f	ol State (MEI in various sta a type for me	MORY_OBJI ate command mory objects	AR surface for	MBZ DL_STATE) state objects to define LLC o	
25:2 21	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 5 Surface Pitch Format: This field spece	es. This f	ield is only us ol State (MEI in various sta a type for me U18-1 surface pitch	MORY_OBJI ate command mory objects	AR surface for ECT_CONTRO S 1).	MBZ DL_STATE) state objects to define LLC c MBZ	
25:2 21	separate plan Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 3 Surface Pitch Format: This field spec Value	es. This f	DI State (MEI in various sta a type for me U18-1	MORY_OBJI MORY_OBJI ate command mory objects pitch in Bytes in (#Bytes -	AR surface for ECT_CONTRO S and indirect a s 1). Descr	MBZ MBZ State objects to define LLC c MBZ MBZ	cache
25:2 21	separate plan         Reserved         Format:         2         Surface Obje         This 4-bit fiel         including gra         Reserved         Format:         Surface Pitch         Format:         This field spec         Value         [0,2047]	es. This f	DI State (MEI in various sta a type for me U18-1 surface pitch For surfaces	MORY_OBJI MORY_OBJI ate commanc mory objects pitch in Bytes in (#Bytes -	AR surface for  ECT_CONTRO  S and indirect  S  1).  Desci  FTYPE_BUFF	MBZ MBZ DL_STATE) state objects to define LLC of MBZ iption ER: representing [1B, 2048E	cache
25:2 21	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 5 Surface Pitch Format: This field spec Value [0,2047] [0,2047]	es. This f	DI State (MEI in various sta a type for me U18-1 surface pitch For surfaces For surfaces	MORY_OBJI MORY_OBJI ate command mory objects pitch in Bytes in (#Bytes -	AR surface for ECT_CONTRO ECT_CONTRO S and indirect and and indirect and	MBZ MBZ DL_STATE) state objects to define LLC c MBZ MBZ iption ER: representing [1B, 2048E UF: representing [1B, 2048E	cache
25:2 21	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 5 Surface Pitch Format: This field spec Value [0,2047] [0,524287]	es. This f	DI State (MEI in various sta a type for me U18-1 surface pitch For surfaces For surfaces For other line	MORY_OBJI MORY_OBJI ate command mory objects pitch in Bytes in (#Bytes -	AR surface for  ECT_CONTRO  ECT_CONTRO  S and indirect  S  1).  Desci FTYPE_BUFF FTYPE_STRE representing [	MBZ MBZ DL_STATE) state objects to define LLC c MBZ MBZ iption ER: representing [1B, 2048E UF: representing [1B, 2048E 1B, 256KB]	cache
25:2 21	Reserved Format: 2 Surface Obje This 4-bit fiel including gra Reserved Format: 5 Surface Pitch Format: This field spec Value [0,2047] [0,2047]	es. This f	DI State (MEI in various sta a type for me U18-1 Surface pitch For surfaces For surfaces For surfaces For other line For X-tiled su	MORY_OBJI MORY_OBJI ate command mory objects pitch in Bytes in (#Bytes - of type SUR ear surfaces: urface: repre	AR surface for ECT_CONTRO ECT_CONTRO S and indirect and indire	MBZ MBZ DL_STATE) state objects to define LLC c MBZ MBZ iption ER: representing [1B, 2048E UF: representing [1B, 2048E	cache



			MEDIA		CE_STATE	
		Surface Pi		and reference	ces, or a multiple of 2 bytes fo picture should be declared as t	
	2	Half Pitch	for Chroma			
		Format:			Enable	
			ndicates that the chroma tch field. This field is onl		se a pitch equal to half the val NAR surface formats.	ue specified in the
	1:0	Tile Mode				
		Format:		numerated type		
					ar, WMajor, XMajor, or YMajo alls on memory tiling and restrie	
		Value	Name		Description	Project
		0h	TILEMODE_LINEAR		Linear mode (no tiling)	All
		1h	Reserved		Reserved	All
		2h	TILEMODE_XMAJOR		X major tiling	All
		3h	TILEMODE YMAJOR		Y major tiling	All
		(Of p • The acce • Linea	particular interest is the f corresponding cache(s) ssed again with an alter ar surfaces can be mapp	fact that YMAJC must be invalio red state of this ped to Main Me	ns on TileMode direction for th DR tiling is not supported for di lated before a previously acce field. mory (uncached) or System M be mapped to Main Memory.	isplay/overlay buffers). ssed surface is
3	31:30	Reserved				
-		Project:			AII	
		Format:			MBZ	
	29:16	X Offset fo	or U(Cb)			
		Format:	l	U14 Pixel Offse	it	
		the start (o non planar	origin) of the U(Cb) plane	e or the interlea ifies the horizor	ntal offset in pixels from the Su ved UV plane if Interleave Chr ntal offset in pixels from the Su nming Notes	roma is enabled. For
		For PLAN/ pixels.	AR_420 and PLANAR_4		mats, this field must indicate a	n even number of
	15	Reserved				
	15	Format:			MBZ	
	14:0	Y Offset fo				
		Format:		U15 Row Offse	20	



		MEDIA	SURFACE_ST	ATE	
		For Planar surfaces this field spec start (origin) of the U(Cb) plane or planar surfaces this field specifies start (origin) of the surface	the interleaved UV plane i the vertical offset in pixels	f Interleave Chroma is enable	ed. For non ess to the
			Programming Notes		Project
		This field must indicate an even n	umber (bit $0 = 0$ ).		
4	31:30	Reserved			
		Project:		All	
		Format:		MBZ	
1	29:16	X Offset for V(Cr)			
		Format:	U14 Pixel Offset		
			Programming Not	es	
		For PLANAR 420 and PLANAR			mber of
		pixels.			
	15	Reserved			
		Project:		All	
		Format:		MBZ	
ï	14:0	Y Offset for V(Cr)			
		Format:	U15 Row Offset		
		This field specifies the veritical off V(Cr) plane. This field is only used		ats with Interleave Chroma d	
		Value		Name	
		0,16380			
			Programming Notes		Project
		This field must indicate an even n	umber (bit 0 = 0).		
5	31:30	Reserved			
		Project:			
		Format:		MBZ	
Ï	29:7	Reserved			7.
		Format:		MBZ	
	6:0	Reserved			
		Format:		MBZ	

# 2.12.3 SAMPLER\_STATE

SAMPLER\_STATE has different formats, depending on the message type used:

• For , the sample\_8x8 and deinterlace messages use a different format of SAMPLER\_STATE as detailed in the corresponding sections.



• For The **Min LOD** and **Max LOD** fields need range increased from [0.0,13.0] to [0.0,14.0] and fractional bits increased from 6 to 8. This requires a few fields to be moved as indicated in the text.

### 2.12.3.1 Sampler\_State for Most Messages

				SAMPLER_STATE	
Exists	lf:		(MessageType	e != 'Deinterlace') && (MessageType != 'Sample_8x8')	
Default	t Valu	e:	0x00000000, 0	x0000000, 0x0000000, 0x0000000	
				d by all messages that use SAMPLER_STATE except sample_8x8 ar	
				red as an array of up to 16 elements, each of which contains the dwo	
			start of each ele	ement is spaced 4 dwords apart. The first element of the sampler state	array is
DWord			oundary.	Description	
0	31	Sample	r Disable		
		Project:		All	
		Format:		Disable	
		This fiel	d allows the sa	mpler to be disabled. If disabled, all output channels will return 0.	
ť	30	Reserve	ed		
		Project:		All	
		Format:		MBZ	
	29	Texture	Border Color	Mode	
		Project:		All	
		Format:		U1 enumerated type	
		For som	e surface form	ats, the 32 bit border color is decoded differently based on the border	color
				default value of channels not included in the surface may be affected I	
				pler Output Channel Mapping" table for the values of these channels,	and for
				ay only support one of these modes. Also refer to the definition of	
		SAMPLI		COLOR_STATE for more details on the behavior of the two modes de	efined by
		Value	Name	Description	Project
		0h	DX10/OGL	DX10/OGL mode for interpreting the border color	All
		1h	DX9	DX9 and earlier mode for interpreting the border color	All
				Programming Notes	
		lf this bi	t changes for a	given map with surface format R8G8_SNORM or R16_FLOAT, there	must be
				E_STATE pointers for Texture Border Color Mode = 0 and 1. This is d	
			• •	bblem in the L1 cache with the default value for the missing channels of	hanging.
				be a flush every time this changes. to DX9 mode when used with surfaces that have Surface Format P4A4	
			LUNORM.	O DAy mode when used with suffaces that have Sufface Format P4A4	
				to DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surfaces that have Surface Formation of DX10/OGL mode when used with surfaces that have Surfac	at
				YCRCB_SWAPY. to DX10/OGL mode if <b>Surface Format</b> for the associated surface is U	
		SINT.		S EXTORE HOLE II CUITAGE I CHIIAL IOI THE ASSOCIATED SUITAGE IS U	
			d must be set t	to DX10/OGL mode if REDUCTION_MINIMUM or REDUCTION_MAX	IMUM or
		messag	e type is samp	le_min or sample_max.	



	MAPF	ILTER	_FLEXIBLE			
28	LOD F	reClar	np Enable			
	Forma	ıt:		l	J1 enumerated type	
	deter and t	minatio	n is perform	ned.	d LOD is clamped to [max,min] mip level before the mag-vs-min This is how the OpenGL API currently performs min/mag determin hat an OpenGL driver would need to set this bit. Description	nati
	1h		OGL	OG	L Mode (LOD PreClamp enabled)	
27	Reser			1		
21	IVE3CI	veu				
	Forma	it:			MBZ	
26.21	Base		vol		me	
26:22	Dase	мір се	vei			
	Forma	nt.			U4.1	
	Specif select	ing the	ch mip leve "base" mip		onsidered the "base" level when determining mag-vs-min filter an .	d
21:20	Mip M		lter			
	Projec					
	Forma	IT:		ľ	J2 enumerated type	
	This fi	eld dete	ermines if a	nd ho	ow mip map levels are chosen and/or combined when texture filte	erine
	Value		Name		Description	P
	0h	MIPFIL	TER_NON	E	Disable mip mapping – force use of the mipmap level corresponding to Min LOD.	A
	1h	MIPFIL	TER_NEAF	REST	Nearest, Select the nearest mip map	А
		Reserv				A
	3h	MIPFIL	.TER_LINE	AR	Linearly interpolate between nearest mip maps (combined with linear min/mag filters this is analogous to "Trilinear" filtering).	A
					Programming Notes	
	Filterir	ng" as i		the S	upported for surface formats that do not support "Sampling Engin Surface Formats table unless using the sample_c message type c	
10.1-	Mag N		· · · · ·	anor	······	_
19.17	Projec			4	All	
	Forma				J2 enumerated type	_
				,	or onanioration type	



		SAMPLE	ER_STATE	
Value	Name		Description	F
0h	MAPFILTER_NEARE	ST Sam	ole the nearest texel	Α
1h	MAPFILTER_LINEAR	Biline	early filter the 4 nearest texels	Α
2h	MAPFILTER_ANISOT	ROPIC Perfo	orm an "anisotropic" filter on the chosen mip level	A
4h-5h	Reserved			A
6h	MAPFILTER_MONO	Perfo	orm a monochrome convolution filter	Α
7h	Reserved			Α
			ogramming Notes	
SURF	TYPE_3D.		TER_LINEAR are supported for surfaces of type	
			for surface formats that do not support "Sampling	
			ts table unless using the sample_c message type	or
	um/maximum operatio			
			ER texture addressing mode is supported Both	
			ogrammed to MAPFILTER_MONO. Mip Mode Filt	
		valid on surface	ces with Surface Format MONO8 and with Surface	e Ty
	TYPE_2D.			
			e of the surface being sampled must be SURFTYF	
		-	rtifacts at cube edges if enabled for cube maps wit	n tl
	OORDMODE_CUBE a			1
			dden to MAPFILTER_LINEAR when using a samp OD to Zero is set in the message header.	le_
Sumpr		WHOIT OF OC L		
Errata			Description	
Errata	MAPFILTER_ANISO		Description ave data corruption when sampled from surface	
	MAPFILTER_ANISO <sup>-</sup> with BC6H_UF16 or E			
6:14 <mark>Min M</mark>	MAPFILTER_ANISO <sup>-</sup> with BC6H_UF16 or E ode Filter	C6H_SF16		
6:14 <mark>Min M</mark> Projec	MAPFILTER_ANISO <sup>¬</sup> with BC6H_UF16 or E ode Filter xt:	All	ave data corruption when sampled from surface	
6:14 <mark>Min M</mark>	MAPFILTER_ANISO <sup>¬</sup> with BC6H_UF16 or E ode Filter xt:	C6H_SF16	ave data corruption when sampled from surface	
6:14 <mark>Min M</mark> Projec Forma This fit	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter at: at:	All U2 enumerate els are sample	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur	ık).
6:14 <mark>Min M</mark> Projec Forma This fie	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter at: at:	All U2 enumerate els are sample	ave data corruption when sampled from surface	ık).
6:14 <mark>Min M</mark> Projec Forma This fit	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter at: at:	All U2 enumerate els are sample	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur	ık).
6:14 <mark>Min M</mark> Projec Forma This fit volume Filter	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter at: at:	All U2 enumerate els are sample	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur	ık).
16:14 Min M Project Forma This fid volume Filter	MAPFILTER_ANISO with BC6H_UF16 or E ode Filter at: eld determines how tex e maps, this filter mode	All U2 enumerate els are sample	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur	ık).
6:14 Min M Project Forma This fit volume Filter 3:1 Textu	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter et: at: eld determines how te: e maps, this filter mode re LOD Bias	C6H_SF16 All U2 enumerate cels are sample selection also	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma	
6:14 Min M Projec Forma This fid voluma Filter	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter et: at: eld determines how te: e maps, this filter mode re LOD Bias	C6H_SF16 All U2 enumerate cels are sample e selection also	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma	ık).
6:14 Min M Projec Forma This fid voluma Filter	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter et: at: eld determines how te: e maps, this filter mode re LOD Bias	C6H_SF16 All U2 enumerate cels are sample e selection also	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma	ık).
6:14 Min M Project Forma This fit volume Filter 3:1 Textur Project Forma	MAPFILTER_ANISO with BC6H_UF16 or E lode Filter et: at: eld determines how te: e maps, this filter mode re LOD Bias	C6H_SF16 All U2 enumerate cels are sample e selection also	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma	ık).
6:14 Min M Project Forma This fit volume Filter 3:1 Textur Project Forma	MAPFILTER_ANISO with BC6H_UF16 or E ode Filter ct: at: eld determines how tex e maps, this filter mode re LOD Bias ct: at: at: e: [-16.0, 16.0)	C6H_SF16 All U2 enumerate els are sample e selection also All S4.8 2's compl	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma	lk). g ľ
6:14 Min M Project Forma This fit volume Filter 3:1 Textur Project Forma Range This fit detern result	MAPFILTER_ANISO with BC6H_UF16 or E ode Filter ct: at: eld determines how tex e maps, this filter mode re LOD Bias ct: at: e: [-16.0, 16.0) eld specifies the signe nination and mip-level in a somewhat blurrier	C6H_SF16 All U2 enumerate Rels are sample e selection also All S4.8 2's compl d bias value ac clamping. Assu image (using I	ave data corruption when sampled from surface d type ed/filtered when a texture is being "minified" (shrur o applies to the 3rd (inter-layer) dimension.See Ma ement	Ik). g f



			SAMPLER_STATE		
			Programming Notes		
			or need to offset the LOD Bias in order to produc I for correct bilinear and anisotropic filtering in sor		exture
0	Anisotro	opic Algorithn			
	Project:		All		
	Format:		U1 enumerated type		
	results ir	n higher image	is used for anisotropic filtering. Generally, the EV uality than the legacy algorithm.	WA approximation alg	
	Value	Name	Description		Pro
		EGACY	Use the legacy algorithm for anisotropic filterin on Use the new EWA approximation algorithm for		All
			on ose the new EWA approximation algorithm for	r anisotropic intening	All
31::	20 Min LOI	)	A 11		
	Project:				
	Format:		U4.8 in LOD units		
			e the upper limit is also bounded by the Max LOD		
	Note tha maximu "maximu resolutic	at the minification m (resolution) i im" (highest re	ninimum value used to clamp the computed LOD a n-vsmagnification status is determined after LOE ip clamping is applied.The integer bits of this field plution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use.	D bias and before this are used to control t re LOD 0 is the highe	: he est
	Note tha maximu "maximu resolutic	at the minification m (resolution) i um" (highest re on map). The fr	n-vsmagnification status is determined after LOE ip clamping is applied.The integer bits of this field plution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use.	D bias and before this are used to control t re LOD 0 is the highe	: he est
	Note tha maximu "maximu resolutic when tril	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th	n-vsmagnification status is determined after LOE ip clamping is applied.The integer bits of this field plution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter	D bias and before this are used to control t re LOD 0 is the highe r-level trilinear blend t	s he est facto
	Note tha maximu "maximu resolutic when tril If Min LO Min LOE This field	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th D. d must be zero	n-vsmagnification status is determined after LOE ip clamping is applied.The integer bits of this field plution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s he est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th D. d must be zero	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field olution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s he est facto
19:7	Note tha maximu "maximu resolutic when tril If Min LO Min LOE This field	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th D. d must be zero	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field polution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER All	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s he est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LO	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th D. d must be zero	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field olution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s the est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LO Project:	at the minification m (resolution) i um" (highest re on map). The fr linear filtering i DD is greater th D. d must be zero	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field polution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER All	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s he est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LC Min LOE This field 8 Max LO Project: Format:	at the minification m (resolution) i um" (highest re on map). The fr linear filtering is DD is greater th D. d must be zero	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field polution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER All	D bias and before this d are used to control t re LOD 0 is the higher r-level trilinear blend t resulting LOD will alv	s the est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LOI Project: Format: Range:	at the minification m (resolution) i um" (highest re- on map). The fr linear filtering i DD is greater th D. d must be zero D [0.0, 14.0]	n-vsmagnification status is determined after LOD ip clamping is applied.The integer bits of this field polution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use. Programming Notes an Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER All	D bias and before this are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alv R_MONO	s che est facto ways
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LO Project: Format: Range:   This field Note tha	the minification m (resolution) i um" (highest re- on map). The fr linear filtering i DD is greater th DD is greater th d must be zero D	h-vsmagnification status is determined after LOE ip clamping is applied.The integer bits of this field plution) mipmap level that may be accessed (whe ctional bits of this value effectively clamp the inter in use.     Programming Notes     In Max LOD, Min LOD takes precedence, i.e. the the Min or Mag Mode Filter is set to MAPFILTER     All     U4.8 in LOD units     haximum value used to clamp the computed LOD     h-vsmagnification status is determined after LOE	D bias and before this are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alw R_MONO	s che est facto ways
19:7	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LO Project: Format: Range: I This field Note tha minimun	the minification m (resolution) i um" (highest re- on map). The fr linear filtering i DD is greater th DD is greater th d must be zero D [0.0, 14.0] d specifies the it the minification n (resolution) m	Programming Notes Programming Notes Programming Notes Programming Notes Notes Note:	D bias and before this are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alv R_MONO	s the est facto ways ways
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field <b>Max LO</b> Project: Format: Range: This field Note tha minimun "minimu	the minification m (resolution) in m" (highest re- on map). The fr linear filtering in DD is greater th DD is greater th d must be zero D (0.0, 14.0] d specifies the at the minification n (resolution) n m" (lowest reso	All U4.8 in LOD units All U4.8 in LOD units All U4.8 in LOD units All D4.8 in LOD units All D5.2 D5.2 D5.2 D5.2 D5.2 D5.2 D5.2 D5.2	D bias and before this d are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alv R_MONO after LOD bias is app D bias and before this are used to control th actional bits of this va	sinte est facto
19:1	Note tha maximu "maximu resolutic when tril If Min LO Min LOE This field <b>Max LO</b> Project: Format: Range: This field Note tha minimun "minimu	the minification m (resolution) is im (highest re- on map). The fr linear filtering is DD is greater the DD is greater the d must be zero D d must be zero D (0.0, 14.0] d specifies the at the minification n (resolution) n m" (lowest reso	Programming Notes Programming Notes Programming Notes Programming Notes Notes Note:	D bias and before this d are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alv R_MONO after LOD bias is app D bias and before this are used to control th actional bits of this va j is in use.Force the n	s the est facto ways ways
19:1	Note tha maximu "maximu resolutic when tril If Min LOE This field 8 Max LO Project: Format: Range: This field Note tha minimun "minimu effective access t	the minification m (resolution) is im (highest re- on map). The fr linear filtering is DD is greater the DD is greater the d must be zero D d must be zero D (0.0, 14.0] d specifies the at the minification n (resolution) n m" (lowest reso	All U4.8 in LOD units All U4.8 in LOD units All U4.8 in LOD units All D4.8 in LOD units All D5.2 D5.2 D5.2 D5.2 D5.2 D5.2 D5.2 D5.2	D bias and before this d are used to control to re LOD 0 is the higher r-level trilinear blend to resulting LOD will alv R_MONO after LOD bias is app D bias and before this are used to control th actional bits of this va j is in use.Force the n	s the est facto ways ways



				SAN	MPLER_STATE				
	7:4	Reserved							
		Format:				MBZ			
	3:1	Shadow Fu	nction						
	0.1	Project:		All					
		Format:		U3 enu	imerated type				
					ng support via the sample_o				
					used. The comparison is be n use the alpha channel), ar				
		Value			Name		Project		
		0h	PREFILTE	ROP ALW		A			
		1h	PREFILTE			A			
		2h	PREFILTE			A			
		3h	PREFILTE			A			
		4h	PREFILTE			A			
		5h	PREFILTE	_		A			
		6h	PREFILTE			A			
		7h	PREFILTE	ROP_GEC	QUAL	A	I		
ľ	0	Cube Surfa	ce Control M	ode			1		
	0	Project:		All					
		Format:			imerated type				
		of endinerated type							
					_CUBE surface, this field co ammed or overridden to TE				
		Value		Project					
		0h			Name OGRAMMED		All		
		1h					All		
			DODLOTILL				y ui		
		Programming Notes							
		This field m	ust be set to C	UBECTRL	LMODE_PROGRAMMED				
2	31:5	Border Col	or Pointer						
		Format:	D	ynamicSta	ateOffset[31:5]				
		Description Project							
		This field sp	ecifies the poi	nter to SA	MPLER_BORDER_COLO	R_STATE, which contain			
			•		essing texels not contained				
		This pointer	is relative to t	he Dynam	nic State Base Address.				
		Field definiti	ion if Flexible I	Filter Mode	e = FLEX_NONSEP:				
		Errata			Description		Project		
			her to ensure (	correct dat		red that the hite of this			
		In order to ensure correct data sampling, it must be ensured that the bits of this field with three LSBs of zero appended do not match the offset (without base address added) of							



			SAMPLER_S	TATE			
				includes each 32-bit entry) use alidations.	d by the		
	4:0	sampling engine between texture cache invalidations.					
	1.0						
		Format:		MBZ			
3	31:26	Reserved					
ļ		Format:		MBZ			
	25	ChromaKey EnableForm			Enable		
		This field enables the chr					
				ming Notes	este" for surprised		
		formats. This field must b	e disabled if min or mag f	nats. See section "Surface Forr ilter is MAPFILTER_MONO or sabled if used with a surface of			
	24:23	ChromaKey Index					
		<b>—</b>					
		Format:	lox of the ChromoKov Tr	U2 ble entry associated with this Sa	ampler. This field is a		
			naKey Enable is ENABLE		ampier. This lielu is a		
			lue	Name			
		[0,3]					
	22	ChromaKey Mode			1		
		Format:	U1 Enumerated Type				
		if ChromaKey is disabled matches the chroma key, operation is observable of KEYFILTER_REPLACE_ (0,0,0,0) (black with alpha R(Cr)=0x80, G(Y)=0x10, the pixel pipeline must be	KEYFILTER_KILL_ON_ the corresponding pixel nly if the Killed Pixel Mas BLACK:In this mode, ear a=0) prior to filtering. For B(Cb)=0x80. This will ter programmed to use the	e event of a ChromaKey match. ANY_MATCH:In this mode, if ar mask bit for that pixel is cleared k Return flag is set on the input th texel that matches the chrom YCrCb surface formats, the blac d to darken/fade edges of keye resulting filtered texel value to g region (filtered texel alpha==0) t	by contributing texel . The result of this message. a key is replaced with ck value is A=0, d regions. Note that ain the intended		
		Value		me	Project		
			KILL_ON_ANY_MATCH		All		
l		1h KEYFILTER	_REPLACE_BLACK		All		
	21:19	Maximum Anisotropy					
	Project: All Format: U3 enumerated type						
		filter (Min or Mag Mode F	ilter).	ropy ratio used by the MAPFILT	ER_ANISOTROPIC		
		Value Name		Description	Project		
		0h ANISORATIO_2	At most a 2:1 a	spect ratio filter is used	All		



1h	ANISORATIO_4	1 0+	most a 4:1 aspect ratio filter is used All	1
2h	ANISORATIO_4		most a 6:1 aspect ratio filter is used All	
211 3h	ANISORATIO_		most a 8:1 aspect ratio filter is used All	
4h	ANISORATIO_		most a 10:1 aspect ratio filter is used All	
5h	ANISORATIO_		most a 12:1 aspect ratio filter is used All	
6h	ANISORATIO		most a 14:1 aspect ratio filter is used All	
7h	ANISORATIO_		most a 16:1 aspect ratio filter is used All	
	ress Rounding Ena			_
Proje				
Forn			k of enables	
1 011	nat.	o bit masi		
Cont	trols whether the U/V	//R texture ad	dress is rounded or truncated before being used to selec	ct 1
			dent control of rounding on one texture address dimensior	
	/R) in either mag or		le.	
	Value		Name	
1xxx	xxb		ess mag filter	
x1xx	xxb	U addre	ess min filter	
xx1x	xxb		ess mag filter	
xxx1	xxb		ess min filter	
XXXX	:1xb	R addre	ess mag filter	
XXXX	x1b	R addre	ess min filter	
			Programming Notes o 0 when message is gather4, gather4_po, gather4_c,	
or <b>g</b> a	ather4_po_c.			
or <b>g</b> a 2:11 <b>Trili</b>	ather4_po_c. near Filter Quality	ding enable t		
or ga 2:11 <b>Trili</b> Proje	ather4_po_c. near Filter Quality ect:	ding enable t	o 0 when message is gather4, gather4_po, gather4_c,	
or <b>g</b> a 2:11 <b>Trili</b>	ather4_po_c. near Filter Quality ect:	ding enable t		
or ga 2:11 Triliu Proje Form	ather4_po_c. near Filter Quality ect: nat:	All U2 enum	o 0 when message is gather4, gather4_po, gather4_c,	
or ga 2:11 Triliu Proje Form	ather4_po_c. near Filter Quality ect: nat: cts the quality level f	All U2 enum	o 0 when message is gather4, gather4_po, gather4_c,	
or ga 2:11 Trilin Proje Form Sele	ather4_po_c. near Filter Quality ect: nat: cts the quality level f	All U2 enum or the trilinea	o 0 when message is gather4, gather4_po, gather4_c, nerated type ar filter. Description	
or ga 2:11 Trilin Proje Form Sele	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_MED M	All U2 enum or the trilinea ull Quality. Br	o 0 when message is gather4, gather4_po, gather4_c, merated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%,	
or ga 12:11 Trilin Proju Form Sele Valu 0 2	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_MED M on	All U2 enum or the trilinea ull Quality. Bo ledium Qualit nly the other	o 0 when message is gather4, gather4_po, gather4_c, herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes.	
or ga 12:11 Trilin Proje Form Sele Valu 0	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_MED M or TRIQUAL_LOW Lo	All U2 enum or the trilinea ull Quality. Bo ledium Qualit nly the other ow Quality. If	o 0 when message is gather4, gather4_po, gather4_c, herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only	
2:11 Trilin Proje Form Sele Valu 0 2 3	ather4_po_c. near Filter Quality ect: nat: cts the quality level f rects the quality level f rec	All U2 enum or the trilinea ull Quality. Bo ledium Qualit hly the other ow Quality. If ie other mip r	o 0 when message is <b>gather4</b> , <b>gather4_po</b> , <b>gather4_c</b> , herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.	
2:11 Trilin Proje Form Sele Valu 0 2 3 3	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW to triangli the second	All U2 enum or the trilinea ull Quality. Bo ledium Qualit hly the other ow Quality. If ie other mip r	o 0 when message is gather4, gather4_po, gather4_c, merated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.	
2:11 Trilin Proju Form Sele Valu 0 2 3 0 Non Proju	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW L tr -normalized Coordi ect:	All U2 enum or the trilinea ull Quality. Bo ledium Qualit hly the other ow Quality. If ie other mip r	o 0 when message is gather4, gather4_po, gather4_c, herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes. All	
I2:11 Trilin Proju Form Sele Valu 0 2 3 3 10 Non Proju Form	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW L or TRIQUAL_LOW L th -normalized Coordi ect: nat:	All U2 enum or the trilinea ull Quality. Bo ledium Quality hly the other ow Quality. If the other mip r nate Enable	o 0 when message is gather4, gather4_po, gather4_c, herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes. All Enable	
I2:11 Trilin Proju Form Sele Valu 0 2 3 3 10 Non Proju Form This	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW L tr normalized Coordi ect: nat: field, if enabled, spe	All U2 enum or the trilinea ull Quality. Bo ledium Quality. Bo ledium Quality. If nate Enable cifies that the	o 0 when message is gather4, gather4_po, gather4_c, herated type  ar filter.  Description  oth mip maps are sampled under all circumstances.  ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.  All  All  Enable e input coordinates (U/V/R) are in non-normalized space,	v
l2:11 Trilin Proju Form Sele Valu 0 2 3 10 Non Proju Form This each	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_MED M or TRIQUAL_LOW Lather the fill of enabled, specent is integer increment is	All All U2 enum or the trilinear ull Quality. Bo ledium Quality. Bo ledium Quality. If now Quality. If the other mip r nate Enable cifies that the sone texel or	o 0 when message is gather4, gather4_po, gather4_c, herated type ar filter. Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes. All Enable	v
l2:11 Trilin Proju Form Sele Valu 0 2 3 10 Non Proju Form This each	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW L tr normalized Coordi ect: nat: field, if enabled, spe	All All U2 enum or the trilinear ull Quality. Bo ledium Quality. Bo ledium Quality. If now Quality. If the other mip r nate Enable cifies that the sone texel or	o 0 when message is gather4, gather4_po, gather4_c, herated type  ar filter.  Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.  All Enable e input coordinates (U/V/R) are in non-normalized space, n LOD 0. If disabled, coordinates are normalized, where the	V
2:11 Trilin Proju Form Sele Valu 0 2 3 0 Non Proju Form This each	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_MED M or TRIQUAL_LOW Lather the fill of enabled, specent is integer increment is	All All U2 enum or the trilinear ull Quality. Bo ledium Quality. Bo ledium Quality. If now Quality. If the other mip r nate Enable cifies that the sone texel or	o 0 when message is gather4, gather4_po, gather4_c, herated type  ar filter.  Description  oth mip maps are sampled under all circumstances.  ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.  All  All  Enable e input coordinates (U/V/R) are in non-normalized space,	v
2:11 Trilin Proje Form Sele Valu 0 2 3 0 Non Proje Form This each 0 to	ather4_po_c. near Filter Quality ect: nat: cts the quality level f re Name TRIQUAL_FULL F TRIQUAL_MED W 00 TRIQUAL_LOW L th -normalized Coordi ect: nat: field, if enabled, spe n integer increment is 1 spans the entire su	All U2 enum or the trilinea ull Quality. Bo ledium Quality. If now Quality. If e other mip r nate Enable cifies that the s one texel or urface.	o 0 when message is gather4, gather4_po, gather4_c, herated type  ar filter.  Description  oth mip maps are sampled under all circumstances.  ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.  All  All  Enable e input coordinates (U/V/R) are in non-normalized space, n LOD 0. If disabled, coordinates are normalized, where th  Programming Notes	v
2:11 Trilin Proje Form Sele Valu 0 2 3 0 Non Proje Form This each 0 to	ather4_po_c. near Filter Quality ect: nat: cts the quality level f ie Name TRIQUAL_FULL F TRIQUAL_FULL F TRIQUAL_LOW L TRIQUAL_LOW L tr normalized Coordi ect: nat: field, if enabled, spen integer increment is 1 spans the entire su e following state mus	All U2 enum or the trilinea ull Quality. Be ledium Quality. Be ledium Quality. If nate Enable cifies that the s one texel or urface.	o 0 when message is gather4, gather4_po, gather4_c, herated type  ar filter.  Description oth mip maps are sampled under all circumstances. ty. If the contribution of one mip map is less than 25%, mip map contributes. the contribution of one mip map is less than 37.5%, only map contributes.  All Enable e input coordinates (U/V/R) are in non-normalized space, n LOD 0. If disabled, coordinates are normalized, where the	V



			SAMPLER	R_STATE		
	Surface Type must be SURFTYPE_2D or SURFTYPE_3D.					
	•	Mag Mode Filter must	be MAPFILTER I	NEAREST or MAF	PFILTER LINEAR.	
	•	Min Mode Filter must b				
		Mip Mode Filter must b			_	
		Min LOD must be 0.		0112.		
		Max LOD must be 0.				
		MIP Count must be 0.				
		Surface Min LOD must	tha A			
		Texture LOD Bias mus				
	•	Texture LOD Blas mus	st be 0.			
9	Rese	rved				
	Form	ot			MBZ	
	Form				WIBZ	
8:6		Address Control Mode	-			
	Proje Form		All U3 enumerated t	VDe		
	i on	u	oo enumerateu t	ype		
		•	· ·		oordinates are mapped to textu	
	addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The					
	setting of this field is subject to being overridden by the Cube Surface Control Mode field when					
	settir	g of this field is subject	to being overridd			. The
	settir samp	g of this field is subject ling from a SURFTYPE	to being overridde CUBE surface.		urface Control Mode field when	
	settir	g of this field is subject ling from a SURFTYPE	to being overridde _CUBE surface. e	en by the Cube Su	Description	
	settin samp <mark>Valu</mark>	g of this field is subject ling from a SURFTYPE e Name	to being overridd _CUBE surface. e VRAP		Description n the U direction	Proj
	settir samp <mark>Valu</mark> 0h	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V	to being overridd CUBE surface. VRAP /IRROR	en by the Cube Su Map is repeated i Map is mirrored ir	Description n the U direction	<mark>Proj</mark> All
	settir samp <mark>Valu</mark> 0h 1h	g of this field is subject ling from a SURFTYPE Name TEXCOORDMODE_V TEXCOORDMODE_M	to being overridd <u>CUBE surface.</u> VRAP MIRROR CLAMP CUBE	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access	Proje All All
	settir samp Valu 0h 1h 2h	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_C TEXCOORDMODE_C	to being overridd <u>CUBE surface.</u> VRAP MIRROR CLAMP CUBE	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access	Proj All All All
	settir samp <u>Valu</u> 0h 1h 2h 3h	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_C TEXCOORDMODE_C	to being overridd CUBE surface. VRAP MIRROR CLAMP CUBE	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es	Proj All All All All All
	settir samp Oh 1h 2h 3h 4h	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C	to being overridd CUBE surface. VRAP MIRROR CLAMP CUBE	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e	Description n the U direction n the U direction n the U direction the edges of the accessed g, filtering in edges access es xtended with the border color	Proj All All All All All
	settir samp Valu 0h 1h 2h 2h 3h 4h 5h	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C	to being overridd <u>CUBE surface.</u> VRAP /IRROR CLAMP CUBE CLAMP_BORDER /IRROR_ONCE	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e Map is mirrored o	Description n the U direction n the U direction n the U direction the edges of the accessed g, filtering in edges access es xtended with the border color	Proj All All All All All All
	settir samp Valu Oh 1h 2h 2h 3h 4h 5h 7h	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved	to being overridd CUBE surface. e VRAP /IRROR CLAMP CUBE CLAMP_BORDER /IRROR_ONCE Program	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e Map is mirrored o	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h Whe	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_W TEXCOORDMODE_W TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_M Reserved	to being overridd <u>CUBE surface.</u> WRAP MIRROR CLAMP CUBE CLAMP_BORDER MIRROR_ONCE Program re coordinates, or	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e Map is mirrored o	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color ince about origin, then clamped ODE_CLAMP and	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h When TEX0	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_W TEXCOORDMODE_W TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_M Reserved	to being overridd <u>CUBE surface.</u> WRAP MIRROR CLAMP CUBE CLAMP_BORDER MIRROR_ONCE Program re coordinates, or	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fac Map is infinitely e Map is mirrored o	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h Whe TEX0 Addr	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_W TEXCOORDMODE_W TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved	to being overridd E_CUBE surface. P VRAP MIRROR CLAMP CUBE CLAMP_BORDER MIRROR_ONCE Program re coordinates, or settings are valid,	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is mirrored o Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored on Map is mirrored	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h Whe TEX0 Addr Whe	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved	to being overridd CUBE surface. e VRAP /IRROR CLAMP CUBE CLAMP_BORDER /IRROR_ONCE Program re coordinates, or settings are valid, CUBE is not used	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map face Map is infinitely e Map is mirrored o Map is mirrored o Map as mirrored o Map as mirrored o	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and aponent must have the same map, the map's Cube Face	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h Whe TEX0 Addr Whe Enab	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_W TEXCOORDMODE_W TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved	to being overridd CUBE surface. e VRAP /IRROR CLAMP CUBE CLAMP_BORDER /IRROR_ONCE Program re coordinates, or settings are valid, CUBE is not used mmed to 111111b	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map face Map is infinitely e Map is mirrored o Map is mirrored o Map as mirrored o	Description n the U direction n the U direction the U direction the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same map, the map's Cube Face d).	Proj All All All All All All All
	settir samp Valu Oh 1h 2h 3h 4h 5h 7h Whe TEX0 Addr Whe Enat MAP TEX0	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_V TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved n using cube map textur COORDMODE_CUBE s ess Control mode. n TEXCOORDMODE_C le field must be program FILTER_MONO: Textur COORDMODE_CLAMP	to being overridd <u>CUBE surface.</u> VRAP <u>AIRROR</u> CLAMP CUBE <u>CLAMP_BORDER</u> <u>AIRROR_ONCE</u> <u>Program</u> re coordinates, or settings are valid, <u>CUBE is not used</u> <u>mmed to 111111b</u> re addressing mode <u>P_BORDER. The</u>	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o des must all be se Border Color is ig	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same map, the map's Cube Face d). t to gnored in this mode, a constant	Proj All All All All All All Proj
	settir samp Valu Oh 1h 2h 3h 4h 5h 7h 7h Whe TEX0 Addr Whe Enab MAP TEX0 value	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_V TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved n using cube map textur COORDMODE_CUBE s ess Control mode. n TEXCOORDMODE_C le field must be program FILTER_MONO: Textur COORDMODE_CLAMP e of 0 is used for border	to being overridd <u>CUBE surface.</u> VRAP <u>AIRROR</u> CLAMP CUBE <u>CLAMP_BORDER</u> <u>AIRROR_ONCE</u> <u>Program</u> re coordinates, or settings are valid, <u>CUBE is not used</u> <u>mmed to 111111b</u> re addressing mode <u>P_BORDER. The</u>	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o des must all be se Border Color is ig	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped DDE_CLAMP and ponent must have the same map, the map's Cube Face d). t to	Proj All All All All All All Proj
	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h 7h Whe TEX( Addr Whe Enab MAP TEX( value with	g of this field is subject ling from a SURFTYPE TEXCOORDMODE_W TEXCOORDMODE_W TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_M Reserved n using cube map textur COORDMODE_CUBE s ess Control mode. n TEXCOORDMODE_CUBE s ess Control mode. n TEXCO	to being overridd <u>E_CUBE surface.</u> <b>e</b> VRAP MIRROR CLAMP CUBE CLAMP_BORDER MIRROR_ONCE Program re coordinates, or settings are valid, CUBE is not used mmed to 111111b re addressing mod P_BORDER. The I color. Software m	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o des must all be se Border Color is ig	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same map, the map's Cube Face d). t to gnored in this mode, a constant	Proje All All All All All All All Proje
5:3	settir samp Valu Oh 1h 2h 3h 4h 5h 7h Whe TEX( Addr Whe Enat MAP TEX( value with TEX( Value	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved Reserved n using cube map textur COORDMODE_CUBE s ess Control mode. n TEXCOORDMODE_C le field must be program FILTER_MONO: Textur COORDMODE_CLAMP e of 0 is used for border D. Address Control Mode	to being overridd CUBE surface. P VRAP /IRROR CLAMP CUBE CLAMP_BORDER /IRROR_ONCE Program re coordinates, or settings are valid, CUBE is not used mmed to 111111b re addressing mode BORDER. The lagence of the setting color. Software mode 	en by the Cube Su Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o Map is mirrored o des must all be se Border Color is ig	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same map, the map's Cube Face d). t to gnored in this mode, a constant	Proje All All All All All All All Proje
5:3	settir samp Valu Oh 1h 2h 3h 3h 4h 5h 7h 7h Whe TEX( Addr Whe Enab MAP TEX( value with	g of this field is subject ling from a SURFTYPE Mame TEXCOORDMODE_V TEXCOORDMODE_M TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C TEXCOORDMODE_C Reserved Reserved n using cube map textur COORDMODE_CUBE s ess Control mode. n TEXCOORDMODE_C le field must be program FILTER_MONO: Textur COORDMODE_CLAMP e of 0 is used for border D. Address Control Mode rct:	to being overridd <u>E_CUBE surface.</u> <b>e</b> VRAP MIRROR CLAMP CUBE CLAMP_BORDER MIRROR_ONCE Program re coordinates, or settings are valid, CUBE is not used mmed to 111111b re addressing mod P_BORDER. The I color. Software m	Ap is repeated i Map is repeated i Map is mirrored ir Map is clamped to map For cube-mapping adjacent map fact Map is infinitely e Map is mirrored o Map is	Description n the U direction n the U direction o the edges of the accessed g, filtering in edges access es xtended with the border color nce about origin, then clamped ODE_CLAMP and ponent must have the same map, the map's Cube Face d). t to gnored in this mode, a constant	Proje All All All All All All All Proje



		SAMPLER_STATE		
Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture addresses – specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). Address TCX Control Mode above for details				
		Programming Notes		
		DRDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BOR		
2:0	TCZ Address Control Mod	e		
	Project:	All		
	Format:	U3 enumerated type		
			<b>D</b>	
			Project	
Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture addresses – specifically, how coordinates "outside" the texture are handled				
		dress TCX Control Mode above for details		
		DRDMODE_CLAMP_BORDER for 3D maps on formats without an addling the map in the Z direction may have their alpha channels off		

### 2.12.3.2 SAMPLER\_STATE for Sample\_8x8 Message

## SAMPLER\_STATE for Sample\_8x8 Message

Default Value: 0x0000000, 0x0000000, 0x0D090801, 0x721A03C6

. This state definition is used only by the sample\_8x8 message. This state is stored as an array of up to 16 elements, each of which contains the dwords described here. The start of each element is spaced 4 dwords apart. The first element of the array is aligned to a 32-byte boundary.

The index with range 0-15 that selects which element is being used to determine the **Sampler Index** in the message descriptor.

**Programming Notes** 

**IEF Filter Type** was dropped and is assumed to be Detailed filter

**IEF Filter Size** was dropped and assumed to be 5x5.

**IEF bypass** must always be forced to 1, if Y/G-channel is masked.

DWord		Description	
0	31:30	Reserved	
		Format:	MBZ
1	29	IEF Bypass	
		Format:	MBZ



		SAMPLER_STATE for Sample_8x8 Message				
,		Causes IEF function to be bypassed, VSA will output neutral values.				
4	28:19	Reserved				
	20.19	Format: MBZ				
4						
	18	ChromaKey Enable				
		Format: Enable				
		This field enables chroma keying when accessing this particular texture map. Programming Notes				
		For sample_8x8 instructions KEYFILTER_REPLACE_BLACK is assumed if chromakey is enabled.				
		For 10 bit formats only the 8 MSBs will be compared.				
	17:16	ChromaKey Index				
		Format: U2				
		This field specifies the index of the ChromaKey Table entry associated with this Sampler. This field				
		is a "don't care" unless ChromaKey Enable is ENABLED.				
		Value Name				
		[0,3]				
]	15:8	Reserved				
		Format: MBZ				
	7:0	Global Noise Estimation				
		Format: U8				
		Global noise estimation of previous frame.				
1	31:5	Sampler 8x8 State Pointer				
		Format: DynamicStateOffset[31:5]				
		This field specifies the pointer to the SAMPLER_8x8_STATE structure. This pointer is relative to the				
		Dynamic State Base Address.				
		Programming Notes				
		This field must be set to the same value in all sample_8x8 type SAMPLER_STATE instances applied to a given primitive.				
		PIPE_CONTROL with State/Instruction Cache Invalidate set and the CS Stall field set is required between primitives that use different values of this field.				
	4:0	Reserved				
		Format: MBZ				
2	31	Reserved				
		Format: MBZ				
	30:26	R5c Coefficient				
		Default Value: 3				
		Format: U0.5				
		IEF smoothing coefficient, see IEF map.				



		SAMPL	ER_STATE for Sample_8x8 Mess	sage
	25:21	R5x Coefficient		
		Default Value:		8
		Format:		U0.5
		IEF smoothing co	efficient, see IEF map.	
r¦	20:16	R5c Coefficient		
		Default Value:		9
		Format:		U0.5
		IEF smoothing co	efficient, see IEF map.	
	15:14	Reserved Format:	MBZ	
ļ				
	13:8	Strong Edge Th	eshold	
		Default Value:		8
		Format:		U6
		If EM > Strong Ed	ge Threshold, the basic VSA detects a strong edge.	
ľ	7:6	Reserved	haz	·
ļ		Format:	MBZ	
	5:0	Weak Edge Thre	shold	
		Default Value:		1
		Format:		U6
		If Strong Edge Th	reshold > EM > Weak Edge Threshold, the basic VSA	detects a weak edge.
3	31	IEF4Smooth Ena	ble	
		Value Name	Description	
		1	IEF is operating as a content adaptive smooth filter ba	sed on 3x3 region
		0 [Default]	IEF is operating as a content adaptive detail filter base	ed on 5x5 region
	30:28	Strong Edge We	ight	
		Default Value:		7
		Format:		U3
		Sharpening stren	oth when a strong edge is found in basic VSA	
	27	Reserved		
		Format:	MBZ	
1	26:24	Regular Weight		
		Default Value:		2
		Format:		U3
		Sharpening stren	oth when a weak edge is found in basic VSA.	
ľ	23	Reserved		
		Format:	MBZ	
	22:20		t	
		Default Value:		1
		Format:		U3
		Sharpening stren	gth when no edge is found in basic VSA.	
<u>ب</u>				



	SAMPLER_STATE for Sample_8x8 Mes	ssage			
19:14	Gain Factor				
	Default Value:	40			
	Format:	U6			
	User control sharpening strength.				
13:11	Reserved				
	Format: MBZ				
10:6	R3c Coefficient				
	Default Value:	15			
	Format:	0.5			
	IEF smoothing coefficient, see IEF map.				
5	Reserved				
	Format: MBZ				
4:0	R3x Coefficient				
	Default Value:	6			
	Format:	U6			
	IEF smoothing coefficient, see IEF map.				

## 2.12.3.3 For Deinterlace Message

	DEINTERLACE_SAMPLER_STATE							
Exists If	f:	MessageType == 'Deinterlace'						
Default Value:								
each of velement	This state definition is used only by the <i>deinterlace</i> message. This state is stored as an array of up to 8 elements, each of which contains the dwords described here. The start of each element is spaced 8 dwords apart. The first element of the array is aligned to a 32-byte boundary. The index with range 0-7 that selects which element is being used is multiplied by 2 to determine the <b>Sampler Index</b> in the message descriptor.							
DWord			Descriptio					
		Denoise STAD Threshold Threshold for denoise sum of te	emporal absolute differer	nces.				
		<b>Denoise Maximum History</b> Maximum allowed value for der	oise history.					
		Value	Name	Description				
		128-240						
	15	Reserved						
		Format:		MBZ				
	14	VDI Walker Frame Sharing Enable						
			enumerated type					
		For a GT2 system with 2 half-sl	ices, this field controls h	ow the frame is shared by the two deinterlacer				



		DEINTERLACE_SAMPLER_STATE				
		walkers.				
		Value Name				
		0 There is only a single deinterlacer which must walk the entire frame. VDI Walker Y Stride is ignored.				
		1 The screen is shared by the two deinterlacers as controlled by the VDI Walker Y Stride				
1	13:12	VDI Walker Y Stride				
		Format: U2 enumerated type				
		This field controls if the VDI walker skips pixels as it goes down the screen. This is used when a pai of VDI'S are splitting the frame between them. The stride also implies the offset used by the 2nd ha slice.				
		Value Name				
		Stride of 1 block (where a block is 4x4 when DI is enabled and 4x8 when DN only), offset for the 2nd half-slice is the surface height.				
		Stride of 2 blocks (every other row of blocks calculated by this VDI), offset for the 2nd half-sli is 1 block.	ce			
		2 Stride of 4 blocks (2 vertical blocks calclated by this VDI, then skip 2), offset for the 2nd half- slice is 2 blocks.				
		3 Stride of 8 blocks (4 vertical blocks calculated by this VDI, then skip 4), offset for the 2nd half slice is 4 blocks.	-			
Î	11:8	Denoise History Delta				
		Default Value: 8				
		Amount that denoise_history is increased.				
ľ	7:0	Denoise ASD Threshold Threshold for denoise absolute sum of differences.				
		Value Name Description				
		0-63				
1	31:30	Reserved				
		Format: MBZ				
1	29:24	Temporal Difference Threshold				
		Programming Notes				
		The difference between <b>Temporal Difference Threshold</b> and <b>Low Temporal Difference Threshold</b> must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.				
1	23:22	Reserved				
		Format: MBZ				
ï	21:16	Low Temporal Difference Threshold				
	_	Programming Notes				
		The difference between <b>Temporal Difference Threshold</b> and <b>Low Temporal Difference Thresho</b> must be larger than 0 and less than or equal to 16, except when both thresholds are set to 0.	old			
1	15:13	STMM C2				
		Bias for divisor in STMM equation. The range represents values [1,8]				
		Value Name Description				
		0-7				
	12:8	<b>Denoise Moving Pixel Threshold</b> Threshold for number of moving pixels to declare a block to be moving.				
		Value Name Description				
		0-16				



			DEINT	ERLACE_SAM	PLER_STATE		
	7:0	Denoise Thre	eshold for §	Sum of Complexity Meas	sure		
2	31:30	Reserved					
		Format: MBZ					
	29:24	24 Good Neighbor Threshold Maximum difference from current pixel for neighboring pixels to be considered a good neigh					
		Value	Name		Description		
		4 [[	Default]	depending on GNE of	f previous frame		
	23:20	CAT Slope					
		Format:			U4-1		
			ne slope of t		shold. +1 added internally to	get CAT_slope.	
		Value	10.00	Name	Description		
		9	[Default	CAI_slo	pe value = 10		
	19:16	SAD Tight Th					
		Default Value	:			5	
		Format:				U4	
	15:14	Smooth MV	Threshold				
		Format:			U2		
	13:12	Reserved					
		Format:			MBZ		
	11:8	BNE Edge Th	nreshold				
		Default Value	:			1	
		Format:				U4	
		Threshold for	detecting a	n edge in block noise estir	nate.		
	7:0	Block Noise	Estimate N	oise Threshold			
		Format:			U8		
				num/minimum.			
		Valu	le	Name	Descripti	on	
		0-31					
3	31	STMM Blend	ing Consta	nt Select			
		Format:			U1		
		Value	1		Name		
		0	Use Minim	um STMM for stmm_md_t			
		1		um STMM for stmm_md_			
	30:24	Blending cor		ss time for large values			
		Default Value		Ŭ		64	
		Format:				U7	
	23.16	Blending constant across time for small values of STMM					
	20.10	Default Value				125	
		Format:				U8	
	15.14	Reserved					
	13.14	Format:			MBZ		
	12.0	Multiplier for	VECM				
	13:8	Format:	VECIVI		U6		
			e strength (	of the vertical edge comple			
		Determines li	ie suengui (	si ine venical euge compli	Skity measure.		

Г



	DEINT	ERLACE_SAMP	PLER_STATE						
7:0	0 Maximum STMM								
	Format:		U8						
	Largest allowed STMM in	blending equations							
31	24 Minimum STMM								
	Format:		U8						
	Smallest allowed STMM in	Smallest allowed STMM in blending equations							
23	3:22 STMM Shift Down								
	Format:		U2						
	Amount to shift STMM dov	vn (quantize to fewer bits							
	Value		Name						
	0	Shift by 4							
	1	Shift by 5							
	2	Shift by 6							
	3	Reserved							
21	:20 STMM Shift Up								
	Format:	· · · · · ·	U2						
	Amount to shift STMM up Value	(set range).	Name						
	value	Shift by 6	Name						
	1	Shift by 7							
	2	Shift by 8							
	3	2 Snift by 8 3 Reserved							
19	:16 STMM Output Shift	U4							
	Format: Amount to shift output of S	TMM blond aquation	04						
	Value	Name	Description						
	0-16	Nume	Description						
		Programming Notes							
	The value of this field must satisfy the following equation: stmm_max – stmm_min = 2 ^ stmm_output_shift								
15	5:8 SDI Threshold								
	Format:		U8						
	Threshold for angle detection in SDI algorithm.								
7:(	0 SDI Delta								
	Format:		U8						
	Delta value for angle detec	Delta value for angle detection in SDI algorithm.							
31	:24 SDI Fallback Mode 1 T1 (	Constant							
	Format:		U8						
23	3:16 SDI Fallback Mode 1 T2 (	Constant							
	Format:		U8						
-	SDI Fallback Mode 2 Cor								

		E_SAMPLER_STATE				
	Format:	U8				
7:0	FMD Temporal Difference Threshold					
	Format:	U8				
31:24	FMD #1 Vertical Difference Thresho					
	Format: U8					
23:16	FMD #2 Vertical Difference Thresho					
	Format:	U8				
15:14	CAT Threshold 1					
	Default Value:	0				
	Format: U2					
.0.0	FMD Tear Threshold					
	Format:	U6				
7 <b>MCDI Enable</b> Use Motion Compensated Deinterlace algorithm. Ignored if DI Enable is off.						
6	Progressive DN					
	Format:	Enable				
		nould assume progressive input when filtering neighborin				
	pixels. DI Enable must be disabled wh	nen this field is enabled Name				
		and filters alternate lines together				
		eo and filters neighboring lines together				
	DN/DI First Frame					
5	Format:	Enable				
	Indicates that this is the first frame of the stream, so previous clean is not available					
	Value	Name				
	0 Not first field; previous clea	an surface state is valid				
	1 First field; previous clean s	urface state is invalid				
4	DN/DI Stream ID					
	Format:	U1				
	Distinguishes between the two simultaneous streams that are supported. Used to update the GI FMD counters for that stream.					
3	DN/DI Top First					
	Format:	Enable				
	Indicates the top field is first in sequen					
	Value D Pottom field occurs fire	Name				
	0 Bottom field occurs first					
_	1 Top field occurs first in	Sequence				
2	DI Partial					
	Format:	Enable				
		nabled, the deinterlacer will output the partial VDI writeba				
	message.					
	Value	Name				
	Value 0 Output normal VDI writeback r	Name message (only if DI Enable is enabled also)				



	Format:			Enable			
	Deinterlacer is bypassed if this is disabled: the output is the same as the input (same as a 2:2						
	cadence). FMD and STMM are not calculated and the values in the response message are 0.						
	Value Name						
	0	C	o not calculate DI				
	1	C	Calculate DI				
	Programming Notes DI Enable and DN Enable cannot both be disabled						
0	DN Enable						
	Format:			Enable			
				ulated and output, but the denoised fields an			
		ead in the d	enoised previous frame b	out uses the pointer for the original previous			
			not donaise from	Name			
	0		not denoise frame				
		Der	noise frame				
			Programm				
	DI Enable and DN Enable cannot both be disabled						
31:2	3 Column Width	n Minus 1					
	Format:			U9			
	frame. The value of this field is interpreted as binary value + 1, so the range represents column widths [1,512].						
		e	Name	Description			
	Value						
	Value 0-511						
22:1		I Threshol	d				
22:1	0-511	el Threshol	d	10			
22:1	0-511 9 <mark>Neighbor Pixe</mark>	el Threshol	d	10 U4			
22:1	0-511 9 <b>Neighbor Pixe</b> Default Value:		d				
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format:		d				
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b>		d	U4			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b>		d	U4			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b> Format: <b>Value</b>	nable	d ed. Use XY generated by	U4 U1 Name			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b> Format: <b>Value</b> 0 Wa	n <b>able</b> alker Disable		U1 U1 Name Driver.			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b> Format: <b>Value</b> 0 Wa	n <b>able</b> alker Disable	ed. Use XY generated by	U1 U1 Name Driver.			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: <b>VDI Walker Er</b> Format: <b>Value</b> 0 Wa	n <b>able</b> alker Disable	ed. Use XY generated by	U4 U1 Name Driver. VDlunit.			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: VDI Walker Er Format: 0 Wa 1 Wa When enabled	alker Disable alker Enable frame size	ed. Use XY generated by ed. Use XY generated by Programm should be aligned to 16xi	U4 U1 Name Driver. VDlunit. Nolunit.			
	0-511 9 <b>Neighbor Pixe</b> Default Value: Format: VDI Walker Er Format: Value 0 Wa 1 Wa When enabled When walker is	alker Disable alker Enable frame size s enabled in	ed. Use XY generated by ed. Use XY generated by Programm should be aligned to 16xi a a GT2 system, the MED	U4 U1 Driver. VDlunit. Ning Notes B in DN only mode and 16x4 in DI enabled n IA_OBJECT commands dispatching work to			
	0-511 9 Neighbor Pixe Default Value: Format: VDI Walker Er Format: Value 0 Wa 1 Wa When enabled When walker is VDI must use t	alker Disable alker Disable alker Enable frame size s enabled in the Half-Slic	ed. Use XY generated by ed. Use XY generated by Programm should be aligned to 16x a a GT2 system, the MED ce Destination Select field	U4 U1 Name Driver. VDIunit. B in DN only mode and 16x4 in DI enabled n IA_OBJECT commands dispatching work to I to split the work between the two half-slices			
18	0-511 9 Neighbor Pixe Default Value: Format: VDI Walker Er Format: Value 0 Wa 1 Wa When enabled When walker is VDI must use t	alker Disable alker Enable frame size s enabled in the Half-Slic tination Sele	ed. Use XY generated by ed. Use XY generated by Programm should be aligned to 16xi a GT2 system, the MED be Destination Select field ect must never be set to 0	U4 U1 Name Driver. VDIunit. B in DN only mode and 16x4 in DI enabled n IA_OBJECT commands dispatching work to I to split the work between the two half-slices			



		DEINTERLACE_SAMPLER_STATE	
	Value	Name	
		Deinterlace (not progressive output)	-
		Put together with previous field in sequence (1st field of previous frame	)
		Put together with next field in sequence (1st field of current frame)	
15:1	-	el Consistency Threshold	
	Default		25
	Format:		U6
9:8			
	Format:	U2	
	Value	Name	
	0	Deinterlace (not progressive output)	
	1	Put together with previous field in sequence (2nd field of previous frame	e)
	2	Put together with next field in sequence (2nd field of current frame)	
7:4	SAD Th	reshold B	
	Default	Value:	10
	Format:		U4
3:0	SAD Th	reshold A	
	Default	Value:	5
	Format:		U4

This state definition is used only by the *deinterlace* message. This state is stored as an array of up to 8 elements, each of which contains the dwords described here. The start of each element is spaced 8 dwords apart. The first element of the array is aligned to a 32-byte boundary. The index with range 0-7 that selects which element is being used is multiplied by 2 to determine the **Sampler Index** in the message descriptor.

#### 2.12.3.3.1 Restrictions

- 1. VDIWalker can be enabled only when frame is aligned to block size of 16x4 if DI is enabled (interlaced) and 16x8 if DN only (Progressive).
- 2. When VDIWalker Frame Sharing is enabled driver should dispatch same number of Media Objects to both half slice by explicitly programming half slice destination select as 01 and 10 alternately (Note: Dispatch of threads should be in ping pong fashion to have load balance between both Halfslice and better L3 utilization).
- 3. For VDIWalker disabled mode (when frame size is not aligned to 16x4 or 16x8) it is recommended to have a simplified SW walker. Using Half Slice Destination Select 00 will affect performance significantly.

#### 2.12.3.3.2 Dispatch of Media Object Commands for VDIWalker Enabled

- 1. Frame Sharing is Disabled:
  - a. Program all MO commands to have Half Slice destination select as either "01" or "10"
  - b. Y\_stride programmed in Sampler State will be ignored



- 2. Frame Sharing Enabled:
  - a. if Frame\_height (in blocks) % 2 = 0 (where block height = 4 when DI enabled, 8 when DN only) dispatch MO in ping pong fashion
  - b. Y\_Stride of 0,1,2,3 is valid and VDIwalker will divide frame into multiple slices based on stride value
  - c. if Frame\_height (in blocks) % 2 > 0, then dispatch MO in ping pong fashion and all threads for blocks from residual row to be sent to Half Slice0

#### 2.12.3.3.3 Psuedo Code for Media Object Dispatch

```
//Variables
Frame Height in pixels => frame_height
Frame Width in pixels => frame_width
Frame Height in Blocks => fh
Frame Width in Blocks => fw
Block Height in Pixels => block_height = Interlaced? 4 : 8
```

```
//Code
```

fw = frame\_width / 16; fh = frame\_height / block\_height;

#### 2.12.3.3.4 Calculate Residual Blocks

```
If ( fh % (2**stride) ) ≠ 0 {
  Y_Blocks_Remainder = (fh % (2**stride))
  If (Y_Blocks_Remainder > (2**stride) / 2) {
    Y_Blocks_Remainder_HS1 = (2**stride) / 2
    Y_Blocks_Remainder_HS2 = Y_Blocks_Remainder - (2**stride) / 2
    }
    Else {
    Y_Blocks_Remainder_HS1 = Y_Blocks_Remainder
    Y_Blocks_Remainder_HS2 = 0
    }
    Else {
    Y_Blocks_Remainder_HS1 = 0
    Y_Blocks_Remainder_HS2 = 0
}
```

#### 2.12.3.3.5 Dispatch Media Object

```
total_media_obj_cnt = fw * fh;
reminder_media_obj_cnt_HS1 = fw * Y_Blocks_Remainder_HS1;
reminder media obj cnt HS2 = fw * Y Blocks Remainder HS2;
```

```
ping_pong_media_obj_cnt =
total_media_obj_cnt - (reminder_media_obj_cnt_HS1 + reminder_media_obj_cnt_HS1);
```



```
for ( i = 0; i < ping_pong_media_obj_cnt; i++) {</pre>
if ( i % 2 == 0) {
dispatch_media_object_hs1;
}
else {
dispatch_media_object_hs2;
 }
}
for ( i = 0; i < reminder_media_obj_cnt_HS1; i++) {</pre>
dispatch_media_object_hs1;
}
for ( i = 0; i < reminder_media_obj_cnt_HS2; i++) {</pre>
dispatch_media_object_hs2;
}
```

## 2.12.4 SAMPLER\_8x8\_STATE

# SAMPLER 8x8 STATE

Exists If: MessageType == 'Sample\_8x8'

	5	
Default	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
Value:	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x00000000
The 8x8	coefficier	ts and other state used by the sample_8x8 message are stored as indirect state, pointed to by a
		_STATE. There are four different tables loaded using this structure (0X, 0Y, 1X, and 1Y). Each
		an array of 17 elements, each with either 4 or 8 coefficients.
DWor		Description
0	31:24	Table 0X Filter Coefficient[0,3]

C	31:24	Table 0X Filter Coe	efficient[0,3]
		Format:	S1.6 In 2's complement format



		SAMPLER_8x8_STATE	
		Description	Project
ļ	Range: [-2.0, +2.0		
23:16			
	Format:	S1.6 In 2's complement format	
	Range: [-1, +1)		
15:8	Table 0X Filter Co		
	Format:	S1.6 In 2's complement format	
	Range = $[-2^{-1}, +2^{-1}]$		
		Programming Notes	
	Must be zero if the	format is R10G10B10A2_UNORM or R8G8B8A8_	UNORM.
7:0	Table 0X Filter Co	pefficient[0,0]	
	Format:	S1.6 In 2's complement format	
	Range = [-2 <sup>-2</sup> , +2 <sup>-2</sup> )		
		Programming Notes	
		format is R10G10B10A2_UNORM or R8G8B8A8_	UNORM
1 31:24			
	Format:	S1.6 In 2's complement format	
	Range = [-2 <sup>-2</sup> , +2 <sup>-2</sup> )		
23:16			
	Format:	S1.6 In 2's complement format	
	Range = $[-2^{-1}, +2^{-1})$		
15:8	Table 0X Filter Co		
	Format:	S1.6 In 2's complement format	
	Range: [-1, +1)		
7:0	Table 0X Filter Co		
	Format:	S1.6 In 2's complement format	



			SAMPLER_8x8_STATE	
			Description	Project
		Range: [-2.0, +2.	0)	
23	31:24	Table 0Y Filter (	Coefficient[0.7]	
20	01.24	Format:	S1.6 In 2's complement format	
		Range = [-2 <sup>-2</sup> , +2	2)	
	23:16	Table 0Y Filter (	Coefficient[0,6]	
		Format:	S1.6 In 2's complement format	
		Range = [-2 <sup>-1</sup> , +2	1)	
	15:8	Table 0Y Filter (	Coefficient[0,5]	
		Format:	S1.6 In 2's complement format	
	7:0	Table 0Y Filter (	Coefficient[0,4]	
		Format:	S1.6 In 2's complement format	
			Description	Project
		Range: [-2.0, +2.		
4	31:24	Table 1X Filter (		
		Format:	S1.6 In 2's complement format	
		Range: [0.0, +2.0	·	
	23:16	Table 1X Filter (		
		Format:	S1.6 In 2's complement format	
		Range: [-1, +1)		
	15	Adaptive Filter f		
			ed if 8-tap Adaptive filter mode is on. Else it should be	e disabled.
		Value	Name	
			ble adaptive filter on UV/RB channels	
		0 Disa	ble adaptive filter on UV/RB channels	
	14	This should be a should be enable	aptive for RGB input only : ways set to 0 for YUV input and can be enabled/disa d only if we enable 8-tap adaptive filter for RGB inpu	
			Name	
		1 Enable th	e RGB Adaptive filter using the equation (Y=(R+2G+	B)>>2)



			SAMPLER_8x8_	STATE	
		0 Disable the	RGB Adaptive equation and	use G-Ch directly for adaptive filter	
	13:0	Reserved			
		Format:		MBZ	
5	31:16	Reserved			
-		Format:		MBZ	
	15:8	Table 1X Filter Co	fficient[0,5]		'i
		Format:	S1.6 In 2's complement forr	nat	
		Range: [-1, +1)			
	7:0	Table 1X Filter Co	fficient[0,4]		
		Format:	S1.6 In 2's complement forr	nat	
		Range: [0.0, +2.0)			
67	31:16	Reserved			
		Format:		MBZ	
	15:8	Table 1Y Filter Co	fficient[0,5]		
		Format:	S1.6 In 2's complement forr	nat	
		Range: [-1, +1)			
	7:0	Table 1Y Filter Coefficient[0,4]			
		Format:	S1.6 In 2's complement forr	nat	
		Range: [0.0, +2.0)			
815	31:0	Filter Coefficient[1			
1623	31:0	Filter Coefficient[2			
2431		Filter Coefficient[3			
3239		Filter Coefficient[4			
4047	31:0	Filter Coefficient[5			
4855	31:0	Filter Coefficient[6			
5663	31:0	Filter Coefficient[7 Filter Coefficient[8			
6471	31:0	Filter Coefficient[8			
7279	31:0	Filter Coefficient[1			
8087	31:0	Filter Coefficient[1			
8895	31:0	Filter Coefficient[1			
96103 104111	31:0	Filter Coefficient[1			
	31:0 31:0	Filter Coefficient[1			
112119 120127	31:0	Filter Coefficient[1			
120127	31:0	Filter Coefficient[1			
136	31:24	Default Sharpness	-		
100	51.24	Format:		U8	



			SAMPLER_8x8_STATE				
			e scaling is off, determines the balance between sharp and smooth scalers.				
		Value	Name				
		0	Contribute 1 from the smooth scalar				
		255	Contribute 1 from the sharp scalar				
	23:16	Max Derivativ	re 4 Pixels				
		Format:	U8				
		Used in adapt	ive filtering to specify the lower boundary of the smooth 8 pixel area.				
	15:8	Max Derivativ					
		Format:	U8				
		Used in adapt	ive filtering to specify the lower boundary of the smooth 8 pixel area.				
	7	Reserved	hunz.				
		Format:	MBZ				
	6:4	Transition Ar	ea with 4 Pixels				
		Format:	U3				
		Used in adapt	ive filtering to specify the width of the transition area for the 4 pixel calculation.				
	3	Reserved					
		Format:	MBZ				
	2:0	Transition Ar	ea with 8 Pixels				
		Format:	U3				
		Used in adapt	ive filtering to specify the width of the transition area for the 8 pixel calculation.				
137	31:23						
		Format: MBZ					
	22		aptive Filtering				
		Format:	Disable				
			d, the X direction will use <b>Default Sharpness Level</b> to blend between the smooth				
			rs rather than the calculated value.				
		Value	Name				
		1	Disable X adaptive filtering				
		0	Enable X adaptive filtering				
	21	0 Bypass Y Ada	aptive Filtering				
	21	Format:	aptive Filtering Disable				
	21	Format:	aptive Filtering				
	21	Format: When disabled and sharp filte	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth rs rather than the calculated value.				
	21	Format: When disable	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth				
	21	Format: When disabled and sharp filte	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth rs rather than the calculated value.				
	21	Format: When disabled and sharp filte	Disable d, the Y direction will use <b>Default Sharpness Level</b> to blend between the smooth brs rather than the calculated value. Name				
		Format: When disabled and sharp filte	aptive Filtering       Disable         Disable       Disable         d, the Y direction will use Default Sharpness Level to blend between the smooth ars rather than the calculated value.       Name         Disable X adaptive filtering       Disable X adaptive filtering				
	21	Format: When disabled and sharp filte Value 1 0 Reserved	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering				
		Format: When disabled and sharp filte Value 1 0 Reserved Format:	aptive Filtering       Disable         Disable       Disable         d, the Y direction will use Default Sharpness Level to blend between the smooth rs rather than the calculated value.       Name         Disable X adaptive filtering       Disable X adaptive filtering				
		Format: When disabled and sharp filte Value 1 0 Reserved Format: Reserved	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering				
		Format: When disabled and sharp filte Value 1 0 Reserved Format: Project:	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering MBZ				
		Format: When disabled and sharp filte Value 1 0 Reserved Format: Reserved	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering				
		Format: When disabled and sharp filte Value 1 0 Reserved Format: Project:	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering MBZ				
	20:2	Format: When disabled and sharp filte Value 1 0 Reserved Format: Reserved Project: Format:	aptive Filtering Disable d, the Y direction will use Default Sharpness Level to blend between the smooth bits rather than the calculated value. Name Disable X adaptive filtering Enable X adaptive filtering MBZ				



# 2.12.5 SAMPLER\_BORDER\_COLOR\_STATE

## SAMPLER\_BORDER\_COLOR\_STATE

Default Value:

0x0000000, 0x0000000, 0x0000000, 0x0000000

This structure is pointed to by a field in SAMPLER\_STATE. The interpretation of the border color depends on the Texture Border Color Mode field in SAMPLER\_STATE as follows:In DX9 mode, the border color is 8-bit UNORM format, regardless of the surface format chosen. For surface formats with one or more channels missing (i.e. R5G6R5\_UNORM is missing the alpha channel), the value from the border color, if selected, will be used even for the missing channels.In DX10/OGL mode, the format of the border color is R32G32B32A32\_FLOAT, regardless of the surface format chosen. For surface format set of the border color is R32G32B32A32\_FLOAT, regardless of the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field.

#### Programming Notes

- DX9 mode is not supported for surfaces with more than 16 bits in any channel, other than 32-bit float formats which are supported.
- The conditions under which this color is used depend on the Surface Type 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces.
- The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated.
- MAPFILTER\_MONO: The border color is ignored. Border color is fixed at a value of 0 by hardware.

DWord	Bit	D	escription	
0	31:24	Border Color Alpha		
		Format:	UNORM8	
		Texture Border Color Mode = DX9	)	
1	23:16	Border Color Blue		
		Format:	UNORM8	
		Texture Border Color Mode = DX9	)	
Ϊ.	15:8	Border Color Green		
		Format:	UNORM8	
		Texture Border Color Mode = DX9	)	
	31:0	Border Color Red		
		Format:	IEEE_FP	
		Texture Border Color Mode = DX1	0/OGL	
	7:0	Border Color Red		
		Format:	UNORM8	



	SAMPLER_BORDER_COLOR_STATE				
		Texture Border Color N	lode = DX9		
1	31:0	Border Color Green			
		Format:	IEEE_FP		
		Texture Border Color N	lode = DX10/OGL		
2	31:0	Border Color Blue			
		Format:	IEEE_FP		
		Texture Border Color N	lode = DX10/OGL		
3	31:0	Border Color Alpha			
		Format:	IEEE_FP		
		Texture Border Color N	lode = DX10/OGL		

## 2.12.5.1 SAMPLER\_BORDER\_COLOR\_STATE

For, if border color is used, all formats must be provided. Hardware will choose the appropriate format based on **Surface Format** and **Texture Border Color Mode**. The values represented by each format should be the same (other than being subject to range-based clamping and precision) to avoid unexpected behavior.

DWord	Bit	Description
	31:24	
		Format = UNORM8
	23:16	Border Color Blue
		Format = UNORM8
	15:8	Border Color Green
		Format = UNORM8
	7:0	Border Color Red
		Format = UNORM8
1	31:0	Border Color Red
		Format = IEEE_FP
2	31:0	Border Color Green
		Format = IEEE_FP
3	31:0	Border Color Blue
		Format = IEEE_FP
4	31:0	Border Color Alpha



DWord	Bit	Description
		Format = IEEE_FP
5	31:16	Border Color Green
		Format = FLOAT16
	15:0	Border Color Red
		Format = FLOAT16
6	31:16	Border Color Alpha
		Format = FLOAT16
	15:0	Border Color Blue
		Format = FLOAT16
7	31:16	Border Color Green
		Format = UNORM16
	15:0	Border Color Red
		Format = UNORM16
8	31:16	Border Color Alpha
		Format = UNORM16
	15:0	Border Color Blue
		Format = UNORM16
9	31:16	Border Color Green
		Format = SNORM16
	15:0	Border Color Red
		Format = SNORM16
10	31:16	Border Color Alpha
		Format = SNORM16
	15:0	Border Color Blue
		Format = SNORM16
11	31:24	Border Color Alpha
		Format = SNORM8
	23:16	Border Color Blue
		Format = SNORM8
	15:8	Border Color Green
	1	



DWord	Bit	Description
		Format = SNORM8
	7:0	Border Color Red Format = SNORM8

# 2.12.6 3DSTATE\_CHROMA\_KEY

3DSTATE_CHROMA_KEY				
Project:	: All			
Source:	e: RenderCS			
Length Bias:		2		
The 3DSTATE_CHROMA_KEY instruction is used to program texture color/chroma-key key values. A table containing four set of values is supported. The ChromaKey Index sampler state variable is used to select which ta entry is associated with the map. Texture chromakey functions are enabled and controlled via use of the Chromal Enable texture sampler state variable.Texture Color Key (keying on a paletted texture index) is not supported.         DWord       Bit       Description         0       31:29       Command Type         Default Value:       3h GFXPIPE         Format:       Opcode         28:27       Command SubType         Default Value:       3h GFXPIPE_3D         Format:       Opcode         26:24       3D Command Opcode         Default Value:       1h 3DSTATE_         Format:       Opcode				
23:16	6 3D Command Sub Opcode Default Value: 04h 3DSTATE_CHROMA_KEY Format: Opcode			
15:8	Reserved Project: Format:	All MBZ		
	DWord Length Default Value: 2h Excludes Format: =n Total Length - 2	DWord (0,1)		
1 31:30	ChromaKey Table Index Project: Al Format: U	II 2 index		
	Selects which entry in the ChromaKey table is to b Value [0,3]	e loaded Name		
29:0	Reserved Project: Format:	All MBZ		



	3DSTATE_CHROMA_KEY			
2	31:0	ChromaKey Low Value This field specifies the "low" (minimum) value of the chroma key range. Texel samples are considered "matching the key" if each component of the texel falls within the (inclusive) chroma range.See ChromaKey High Value for further format, programming info.		
3	31:0	ChromaKey High Value This field specifies the "high" (maximum) value of the chroma key range. Texel samples are considered "matching the key" if each component of the texel falls within the (inclusive) chroma range. Programming Notes ChromaKey values are specified using 8-bit channels. When using surface formats with less than 8 bits per channel, the device will expand channels by replicating the required number of MSBs into the LSBs of each channel. Software must account for this conversion when it programs Chromakey Low/High Values (e.g., by performing the same replication).		
		For channels that do not exist in the actual surface (e.g., Alpha channel for non-ARGB maps), software must explicitly program full range high/low values (High=FFh, Low=0h for formats using unsigned chroma key values, High=7Fh, Low=FFh for formats using sign magnitude chroma key values) in order to effectively remove the comparison of that field from the ChromaKey function. For channels in SNORM format in the surface format, the value in the high/low value for that channel is interpreted in sign magnitude format. Negative zero value is not supported (use positive zero instead). For channels with mixed UNORM/SNORM formats (i.e. R5G5_SNORM_B6_UNORM), the ChromaKey is programmed as if all channels are SNORM.		
		YUV ChromaKey will use an interpolated chrominance value from the map for comparison to the chroma key values for those texels without chrominance due to downsampling. The chrominance value used is the average of values to the left and right of the texel in question. It is UNDEFINED to program any component of the ChromaKey High Value to be less than the corresponding component of ChromaKey Low Value. Format = interpreted according to associated texel format "class": Only the surface formats listed as supported for chroma key in the surface formats table can be used with this feature. Use of any other surface format with chroma key enabled is UNDEFINED.		
		Surface Format         31:24         23:15         16:8         7:0           ARGB and BC (DXT) formats         A         R         G         B           YCrCb formats         A         Cr         Y         Cb		

# 2.12.7 3DSTATE\_SAMPLER\_PALETTE\_LOAD0

3DSTATE_SAMPLER_PALETTE_LOAD0					
Project:		All	All		
Source:		RenderCS			
Length Bias	Length Bias: 2				
	Description Project				
palette. The	The 3DSTATE_SAMPLER_PALETTE_LOAD0 instruction is used to load 32-bit values into the first texture palette. The texture palette is used whenever a texture with a paletted format (containing "Px [palette0]") is referenced by the sampler.				
This instruction is used to load all or a subset of the 256 entries of the first palette. Partial loads always start from the first (index 0) entry.					
DWord	Bit	Description			
0	31:29	Command Type			
		Default Value: 3h GFXPIPE			
		Format: Opcode			



ļ		3DSTATE_	SAMPLER_PALETTE_LOAD0	
	28:27	Command SubType		
		Default Value:	3h GFXPIPE_3D	
		Format:	Opcode	
İ	26:24	3D Command Opcod	le	
		Default Value:	1h 3DSTATE	
		Format:	Opcode	
	23:16	3D Command Sub O	pcode	1
		Default Value:	02h 3DSTATE_SAMPLER_PALETTE_LOAD0	
		Format:	Opcode	
	15:8	Reserved		
		Project:	All	
		Format:	MBZ	
	7:0	DWord Length		
		Default Value:	0h Excludes DWord (0,1)	
		Format:	=n	
		Total Length - 2		
1n	31:24	Palette Alpha[0:N-1]		
		Project:	AI	
		Format:	U	8
		Alpha channel loaded into the Nth entry of the texture color palette.		
ĺ	23:16	Palette Red[0:N-1]		1
		Project:	AI	
		Format:	U	8
		Alpha channel loaded into the Nth entry of the texture color palette.		
	15:8	Palette Green[0:N-1]		
		Project:	AI	
		Format:	U{	8
		Alpha channel loaded	into the Nth entry of the texture color palette.	
	7:0	Palette Blue[0:N-1]		
		Project:	AI	
		Format:	U	8
		Alpha channel loaded	into the Nth entry of the texture color palette.	



# 2.12.8 3DSTATE\_MONOFILTER\_SIZE

3DSTATE_MONOFILTER_SIZE				
Source	<b>:</b> :	RenderCS		
Length	Length Bias: 2			
-		pecifies the size of the filter which is used when filtering in MAPFILTER_MONO mode.		
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value: 3h GFXPIPE		
		Format: OpCode		
	28:27	7 Command SubType Default Value: 3h GFXPIPE_3D		
		Format: OpCode		
	26:24	43D Command Opcode Default Value: 1h 3DSTATE_NONPIPELINED		
		Format: OpCode		
	00.40			
	23:16	3D Command Sub Opcode Default Value: 11h 3DSTATE_MONOFILTER_SIZE		
		Format: OpCode		
	45.0			
	15:8	Project: All		
		Format: MBZ		
	7:0	DWord Length		
	1.0	Default Value: 0h Excludes DWord (0,1)		
		Project: All		
		Format: =n		
		Total Length - 2		
1	31:6	Reserved		
		Project: All		
		Format: MBZ		
	5:3	Monochrome Filter Width		
		Project: All		
		Format: U3		
		This field specifies the width of the monochrome filter. It is ignored if the monochrome filter is no enabled.	ot	
		Value Name		
		[1,7]		
	2:0	Monochrome Filter Height		
	2.0	Project: All		
		Format: U3		
		This field specifies the height of the monochrome filter. It is ignored if the monochrome filter is n enabled.	ot	
		Value Name		



# 2.13 Messages

#### **Restrictions:**

• Use of any message to the Sampling Engine function with the **End of Thread** bit set in the message descriptor is not allowed.

## 2.13.1 Initiating Message

#### **Execution Mask**

**SIMD16.** The 16-bit execution mask forms the valid pixel signals. This determines which pixels are sampled and results returned to the GRF registers. Samples for invalid pixels are not overwritten in the GRF. However, if LOD needs to be computed for a subspan based on the message type and MIP filter mode and at least one pixel in the subspan being valid, the sampling engine assumes that the parameters for the upper left, upper right, and lower left pixels in the subspan are valid regardless of the execution mask, as these are needed for the LOD computation.

**SIMD8.** The lower 8 bits of the execution mask forms the valid pixel signals. If LOD needs to be computed based on MIP filter mode and at least one pixel in the subspan being valid, the sampling engine assumes that the parameters for the upper left, upper right, and lower left pixels in the subspan are valid regardless of the execution mask, since these are needed for the LOD computation.

**SIMD4x2.** The lower 8 bits of the execution mask is interpreted in groups of four. If any of the high 4 bits are asserted, that sample is valid. If any of the low 4 bits are asserted, that sample is valid. The **Write Channel Mask** rather than the execution mask determines which channels are written back to the GRF.

**SIMD32.** The execution mask is ignored, all pixels are considered valid and all channels are returned regardless of the execution mask.

Bit	Description
19	<b>Header Present:</b> Specifies whether the message includes a header phase. If the header is not present (this field is zero), all of the fields normally contained in the header are assumed to be 0. Format = Enable
18:17	SIMD Mode: Specifies the SIMD mode of the message being sent.
	Format = U2
	0 = SIMD4x2
	1 = SIMD8
	2 = SIMD16
	3 = SIMD32/64
16:12	Message Type: Specifies the type of message being sent.
	Format = U5
	Refer to the table in section Payload Parameter Definition for encoding details.
11:8	Sampler Index: Specifies the index into the sampler state table. Ignored for "Id", "resinfo", "sampleinfo" and

## 2.13.1.1 Message Descriptor



Bit	Description		
	"cache_flush"type messages.		
	Format = U4		
	Range = [0,15]		
	Programming Notes:		
	• for the deinterlace message, this field must be a multiple of 2 (even)		
	<ul> <li>for the sample_8x8 message, this field must be a multiple of 4</li> </ul>		
7:0	Binding Table Index: Specifies the index into the binding table. Ignored for "cache_flush" type messages.		
	Format = U8		
	Range = [0,255]		
L			

## 2.13.1.2 Message Header

The message header for the sampling engine is the same regardless of the message type. If the header is not present (**only**), behavior is as if the message was sent with all fields in the header set to zero (write channel masks are all enabled and offsets are zero). When Response length is 0 for sample\_8x8 message then the data from sampler is directly written out to memory using media write message.

DWord	Bit	Description
M0.7	31:0	
M0.6	31:0	
M0.5		Reserved
		Reserved
M0.4		Reserved
M0.3	31:5	Sampler State Pointer: Specifies the 32-byte aligned pointer to the sampler state table. This field is ignored for "Id" and "resinfo" message types. This pointer is relative to the General State Base Address. Address. Format = GeneralStateOffset[31:5] Ignored
	4:0	Ignored
M0.2		Ignored
		Reserved
	21:20	Ignore
	19:18	SIMD32/64 Output Format Control The contents of this field are ignored. The "16 bit Full" mode is always selected.
	17	
	17:16	Gather4 Source Channel Select: Selects the source channel to be sampled in the gather4* messages. Ignored for other message types.
		0: Red channel
		1: Green channel
		2: Blue channel
		3: Alpha channel



DWord	Bit	Description
		Programming Note:
		<ul> <li>For gather4*_c messages, this field must be set to 0 (Red channel).</li> </ul>
	16	<b>Force LOD to Zero:</b> If this bit is enabled, the calculated LOD is replaced with zero. The LOD is replaced just before entering the pseudocode in section <i>LOD Computation Pseudocode</i> , therefore the LOD is still subject to bias, overriding by sample_I delivered LOD, and clamping.
		Format = Enable
		Ignored
	15	Alpha Write Channel Mask: Enables the alpha channel to be written back to the originating thread.
		0: Alpha channel will be written back
		1: Alpha channel will not be written back
		Programming Notes:
		a message with all four channels masked is not allowed.
		<ul> <li>this field is ignored for the sample_unorm*. The write channel mask is generated from the message type itself.</li> </ul>
		this field is ignored for the deinterlace message.
		<ul> <li>this field must be set to zero for sample_8x8 in VSA mode.</li> </ul>
	14	Blue Write Channel Mask: See Alpha Write Channel Mask
	13	Green Write Channel Mask: See Alpha Write Channel Mask
	12	Red Write Channel Mask: See Alpha Write Channel Mask
	11:8	<b>U Offset:</b> the u offset from the _aoffimmi modifier on the "sample" or "ld" instruction in DX10. Must be zero if the <b>Surface Type</b> is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.
		Programming Note:
		<ul> <li>this field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages</li> </ul>
		<ul> <li>this field is ignored if the "offu" parameter is included in the gather4* messages</li> </ul>
	7:4	V Offset: the v offset from the _aoffimmi modifier on the "sample" or "Id" instruction in DX10. Must be zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.
		Programming Note:
		<ul> <li>this field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages</li> </ul>
		<ul> <li>this field is ignored if the "offu" parameter is included in the gather4* messages</li> </ul>
	3:0	<b>R Offset:</b> the r offset from the _aoffimmi modifier on the "sample" or "Id" instruction in DX10. Must be zero if the <b>Surface Type</b> is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.
		Programming Note:
		this field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages
M0.1	31:0	Ignored



DWord	Bit	Description
M0.0	31:0	Ignored

## 2.13.1.3 Payload Parameter Definition

The table below shows all of the messages supported by the sampling engine. The message type field in the message descriptor in combination with the message length determines which message is being sent. The table defines all of the *parameters* sent for each message type. The position of the parameters in the payload is given in the section following corresponding to the *SIMD mode* given in the table. The instruction column indicates the DX10 shader instructions expected to be translated to each message type.

All parameters are of type IEEE\_Float, except those in the ld and resinfo instruction message types, which are of type S31. Any parameter indicated with a blank entry in the table is unused. A message register containing only unused parameters not included as part of the message. The response lengths given below assume all channels are unmasked. SIMD16 messages with masked channels will have reduced response length.

### 2.13.1.3.1 Payload Parameter Definition

The table below shows all of the message types supported by the sampling engine. The **Message Type** field in the message descriptor determines which message is being sent. The **SIMD Mode** field determines the number of instances (i.e. pixels) and the formatting of the initiating and writeback messages. The **Header Present** field determines whether a header is delivered as the first phase of the message or the default header from R0 of the thread's dispatch is used. The **Message Length** field is used to vary the number of parameters sent with each message. Higher-numbered parameters are optional, and default to a value of 0 if not sent but needed for the surface being sampled.

The message lengths are computed as follows, where "N" is the number of parameters ("N" is rounded up to the next multiple of 4 for SIMD4x2), and "H" is 1 if the header is present, 0 otherwise. The maximum message length allowed to the sampler is 11.

SIMD Mode	Message Length
SIMD4x2	H + (N/4)
SIMD8*	H + N
SIMD16	H + (2*N)

The response lengths are computed as follows:

SIMD Mode		Response Length
SIMD4x2		1
SIMD8	sample+killpix	5
SINDO	all other message types	4
SIMD16		8 *

\* For SIMD16, phases in the response length are reduced by 2 for each channel that is masked.

SIMD16 messages with six or more parameters exceed the maximum message length allowed, in which case they are not supported. This includes some forms of sample\_b\_c, sample\_l\_c, and gather4\_po\_c message types. Note that even for these messages, if 5 or fewer parameters are included in the message, the SIMD16 form of the message is allowed. SIMD16 forms of sample\_d and sample\_d\_c are not allowed, regardless of the number of parameters sent.



## SIMD8 and SIMD16 Messages:

Message Type	mnemonic	parameters										
		0	1	2	3	4	5	6	7	8	9	10
00000	sample	u	v	r	ai	mlod*						
00001	sample_b	bias	u	v	r	ai	mlod*					
00010	sample_l	lod	u	V	r	ai						
00011	sample_c	ref	u	V	r	ai	mlod*					
00100	sample_d	u	dudx	dudy	v	dvdx	dvdy	r	drdx	drdy	ai	mlod*
00101	sample_b_c	ref	bias	u	v	r	ai					
00110	sample_l_c	ref	lod	u	v	r	ai					
00111	ld	u	lod	V	r							
00111	ld †	u	V	lod	r							
01000	gather4	u	V	r	ai							
01001	LOD	u	V	r	ai							
01010	resinfo	lod										
01011	sampleinfo											
01011	sampleinfo †	х										
01100	sample+killpix	u	V	r								
10000	gather4_c	ref	u	V	r	ai						
10001	gather4_po	u	V	offu	offv	r						
10010	gather4_po_c	ref	u	V	offu	offv	r					
10100	sample_d_c	ref	u	dudx	dudy	v	dvdx	dvdy	r	drdx	drdy	ai
11100	ld2dms_w	si	mcsl	mcsh	u	v	r	lod *				
10110	sample_min	u	v									
10111	sample_max	u	v									
11101	ld_mcs	u	v	r	lod *							
11110	ld2dms	si	mcs	u	v	r	lod *					
11111	ld2dss	ssi	u	v	r	lod *						
11000	sample_lz	u	v	r	ai							
11001	sample_c_lz	ref	u	v	r	ai						
11010	ld_lz	u	v	r								

#### SIMD4x2 Messages:

	-											
Message Type	mnemonic	parameters										
		0	1	2	3	4	5	6	7	8	9	10
00010	sample_l	u	٧	r	ai	lod						
00100	sample_d	u	v	r	ai	dudx	dudy	dvdx	dvdy	drdx	drdy	mlod*
00110	sample_l_c	u	v	r	ai	ref	lod					
00111	ld	u	v	r	lod							
01000	gather4	u	v	r	ai							
01010	resinfo	lod										
01011	sampleinfo											
10000	gather4_c	u	v	r	ai	ref						
10001	gather4_po	u	v	r	ai	offu	offv					
10010	gather4_po_c	u	v	r	ref	offu	offv					
10100	sample_d_c	u	٧	r	ai	dudx	dudy	dvdx	dvdy	drdx	drdy	ref



11100	d2dms_w	u	v	r	lod *	si	mcs	mcsh		
11101	d_mcs	u	V	r	lod *					
11110	d2dms	u	v	r	lod *	si	mcs			

#### SIMD32/SIMD64 Messages:

Message Type	mnemonic	Payload Layout	Message Length	Response Length
00000	sample_unorm	Pixel Shader	H + 1	8 **
00010	sample_unorm+killpix	Pixel Shader	H + 1	9 **
00011	sample_8x8	Pixel Shader	H + 1	16 *
01000	deinterlace	Pixel Shader	H + 1	†
01100	sample_unorm	Media	H + 1	8 **
01010	sample_unorm+killpix	Media	H + 1	9 **
01011	sample_8x8	Media	H + 1	16 *
11111	cache_flush	no payload	1	1

\* For sample\_8x8, phases in the response length are reduced by 4 for each channel that is masked.

\*\* For sample\_unorm, phases in the response length are reduced by 2 for each channel that is masked.

† For deinterlace, response length depending on certain state fields. Refer to writeback message definition for details.

## 2.13.1.4 Message Types

The behavior of each message type is as follows:

Message Type	Description
sample	The surface is sampled using the indicated sampler state. LOD is computed using gradients between adjacent pixels. One, two, or three parameters may be specified depending on how many coordinate dimensions the indicated surface type uses. Extra parameters specified are ignored. Missing parameters are defaulted to 0.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_CUBE.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8.
	<ul> <li>If the Surface Format of the associated surface is UINT or SINT, the Surface Type cannot be SURFTYPE_3D or SURFTYPE_CUBE and Address Control Mode cannot be CLAMP_BORDER or HALF_BORDER.</li> </ul>
	<ul> <li>sample is not supported in SIMD4x2 mode.</li> </ul>
	• :Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.
sample+killpix	The surface is sampled as in the sample message type. An additional register is returned after the sample results which contains the kill pixel mask. This message type is required to allow the result of a chroma key enabled sampler in KEYFILTER_KILL_ON_ANY_MATCH mode to affect the final pixel mask.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_CUBE.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8.
	<ul> <li>If the Surface Format of the associated surface is UINT or SINT, the Surface Type cannot be SURFTYPE_3D or SURFTYPE_CUBE and Address Control Mode cannot be</li> </ul>



Message Type	Description
	CLAMP_BORDER or HALF_BORDER.
	<ul> <li>sample+killpix is supported only in SIMD8 mode.</li> </ul>
	• <b>Number of Multisamples</b> on the associated surface must be MULTISAMPLECOUNT_1.
sample_b	The surface is sampled using the indicated sampler state. LOD is computed using gradients between adjacent pixels, then the value in the parameter is added to the LOD for each pixel. The LOD bias delivered in the <b>bias</b> parameter is restricted to a range of [-16.0, +16.0). Values outside this range produce undefined results.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_CUBE.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8
	<ul> <li>If the Surface Format of the associated surface is UINT or SINT, the Surface Type cannot be SURFTYPE_3D or SURFTYPE_CUBE and Address Control Mode cannot be CLAMP_BORDER or HALF_BORDER</li> </ul>
	<ul> <li>sample_b is not supported in SIMD4x2 mode.</li> </ul>
	<ul> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.</li> </ul>
sample_l sample_lz	The surface is sampled using the indicated sampler state. LOD is not computed, but instead is taken from the <b>lod</b> parameter.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_CUBE.</li> </ul>
	<ul> <li>If the Surface Format of the associated surface is UINT or SINT, the Surface Type cannot be SURFTYPE_3D or SURFTYPE_CUBE and Address Control Mode cannot be CLAMP_BORDER or HALF_BORDER.</li> </ul>
	<ul> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.</li> </ul>
sample_c sample_c_lz	The surface is sampled using the indicated sampler state. All four coordinates must be specified, however v and r may not be used depending on the indicated surface type. The ai parameter indicates the array index for a cube surface. The ref parameter specifies the reference value that is compared against the red channel of the sampled surface, and the texel is replaced with either white or black depending on the result of the comparison.
	The WGF sample_c_lz instruction is implemented by issuing the sample_c message with Force LOD to Zero enabled in the message header or by issuing the sample_l_c message with the LOD parameter set to zero.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, or SURFTYPE_CUBE.</li> </ul>
	<ul> <li>The Surface Format of the associated surface must be indicated as supporting shadow mapping as indicated in the surface format table.</li> </ul>
	<ul> <li>With sample_c, MIPFILTER_LINEAR, MAPFILTER_LINEAR, MAPFILTER_ANISOTROPIC are allowed even for surface formats that are listed as not supporting filtering in the surface formats table.</li> </ul>
	<ul> <li>Use of the SIMD4x2 form of sample_c without Force LOD to Zero enabled in the message header is not allowed, as it is not possible for the hardware to compute LOD for</li> </ul>



Message Type		Descrip	tion						
	SIMD4x2 messa	ages. For, <i>sample_c</i> is not		04x2 mode.					
	Use of sample_ undefined:	<i>c</i> with DX9 <b>Texture Borde</b>	r Color Mode and	l either of the follow	/ing is				
		<ul> <li>any applicable Address Control Mode (depending on Surface Type) is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDE</li> </ul>							
	Surface	<ul> <li>Surface Type is SURFTYPE_CUBE and any Cube Face Enable is disabled</li> </ul>							
	surface formats:	<ul> <li>Use of sample_c with SURFTYPE_CUBE surfaces is undefined with the following surface formats: I24X8_UNORM, L24X8_UNORM, A24X8_UNORM, I32_FLOAT, L32_FLOAT, A32_FLOAT.</li> </ul>							
	Number of Mult MULTISAMPLE	tisamples on the associate COUNT_1.	ed surface must be	e					
sample_b_c		of sample_b and sample_c. Ins applying to both sample_			lues are				
sample_l_c	delivered. All restriction	This is a combination of sample_I and sample_c. Both the LOD and reference values are delivered. All restrictions applying to both sample_I and sample_c must be honored. However, unlike sample_c, sample_I_c is allowed as a SIMD4x2 message.							
	Programming Notes:								
sample_g	The surface is sampled	d using the indicated sampl	er state. LOD is co	omputed using the	gradients				
sample_d	present in the message. The <i>r</i> coordinate and its gradients are required only for surface types that use the third coordinate. Usage of this message type on cube surfaces assumes that the u, v, and gradients have already been transformed onto the appropriate face, but still in $[-1,+1]$ range. The <i>r</i> coordinate contains the faceid, and the r gradients are ignored by hardware.								
	Programming Notes:								
		<b>/pe</b> of the associated surfa ), or SURFTYPE_CUBE.	ce must be SURF	TYPE1D, SURFTY	PE_2D,				
	• The Surface Fo	ormat of the associated sur	face cannot be M	ONO8.					
	cannot be SUR	ormat of the associated sur FTYPE_3D or SURFTYPE ER or HALF_BORDER.							
	Number of Mul     MULTISAMPLE	tisamples on the associate COUNT_1.	ed surface must b	e					
sample_g_c		sample_g and sample_c.							
		livered. All restrictions appl <e i<="" sample_c,="" sample_g_c="" td=""><td></td><td>•</td><td>must be</td></e>		•	must be				
resinfo	MIP count of the surface data is UINT32 for. The value provided in the lo parameter is an unsign always has the same e	n the surface state is not so be are returned as indicated width, height, and depth r od parameter to give the dir ed 32-bit integer in this mo ffect, as negative values an State Pointer and Sample	d in the table below nay be shifted righ nensions of the sp de (note that send re out-of-range wh	w. The format of the nt, per pixel, by the pecified mip level. T ling a signed 32-bit ren interpreted as u	e returned LOD The lod integer				
	surface type	red	green	blue	alpha				



Message Type		Descri	ption		
	SURFTYPE1D	(Width+1)>>LOD	Surface Array? Depth+1:0	0	MIPCoun
	SURFTYPE_2D	(Width+1)>>LOD	(Height+1)>>LOD	:	MIPCoun
				Surface Array? Depth+1 : 0	
	SURFTYPE_3D	(Width+1)>>LOD	(Height+1)>>LOD	(Depth+1)>>LOD	MIPCoun
	SURFTYPE_CUBE	(Width+1)>>LOD	(Height+1)>>LOD	· · ·	MIPCoun
				· Surface Array ?	
				Depth+1:0	
	SURFTYPE_BUFFER		undefined	undefined	undefined
	SURFTYPE_STRBUF	Buffer size (from combined Depth/Height/Width)			
	SURFTYPE_NULL	0	0	0	0
Id Id2dms Id2dms_w Id_mcs Id2dss Id_Iz	contains the LOD of th parameter, the message which is clamped to the only). The v and r char incoming values are un integer texel addresses Sampler Index are igne		If the message do the parameter <i>si</i> co ne surface (support nding on the indica this mode. The u, v the parameter. The	esn't include an loc ontains the sample ed by some messa ted surface type. A , and r parameters Sampler State Po	d index, ages on Il contain
		bes, the sampler state is de			
		ilter modes are "nearest'			
	outside the MIP rang	nodes are "zero" (a spec e of the surface has a va out an alpha channel, wł	lue of zero in all o	hannels, except f	or
	Errata:Address offset r	needs to be zero for Id2dm	s/ld2dss message	S	
	The mcs parameter in only to sample from a	the Id2dms message defir multisampled surface.	nes the multisample	e control data and i	s used
	SURFACE_STATE to overridden to R8_UIN is 8. This message car	uses the MCS Base Addre determine the base addres If Number of Multisample nnot be used on a non-mul Id_mcs is issued on a surf	ss and pitch of the es is 4, or R32_UIN Itisampled surface.	surface. Surface F IT if Number of Mul Otherwise, Id_mcs	tisamples s behaves
		he Id2dss message define le storage format in the G			



Message Type	Description
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_BUFFER for the ld message.</li> </ul>
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE_2D for the Id_mcs, Id2dms, and Id2dss messages.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8.
	<ul> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1 for the ld message type.</li> </ul>
	<ul> <li>Errata: Surface formats R32G32B32X32_FLOAT, X32_TYPELESS_G8X24_UINT, R16G16B16X16_UNORM, R16G16B16X16_FLOAT, X24_TYPELESS_G8_UINT, L24X8_UNORM, L32_FLOAT, B8G8R8X8_UNORM, B8G8R8X8_UNORM_SRGB, R8G8B8X8_UNORM, R8G8B8X8_UNORM_SRGB, B10G10R10X2_UNORM, B5G6R5_UNORM, B5G6R5_UNORM_SRGB, L16_UNORM, R5G5_SNORM_B6_UNORM, L8_UNORM, L8_UNORM_SRGB, R1_UNORM, BC4_UNORM (DXT4/5) will return zero in the alpha channel, for out of bound case.</li> </ul>
sampleinfo	<b>only:</b> The surface indicated in the surface state is not sampled. Instead, the number of samples (UINT32) and the sample position palette index (UINT32) for the surface are returned in the red and alpha channels respectively as UINT32 values. The sample position palette index returned in alpha is incremented by one from its value in the surface state. The <b>Sampler State Pointer</b> and <b>Sampler Index</b> are ignored.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE_2D or SURFTYPE_NULL</li> </ul>
LOD	only: The surface indicated in the surface state is not sampled. Instead, LOD is computed as if the surface will be sampled, using the indicated sampler state, and the clamped and unclamped LOD values are returned in the red and green channels, respectively, in FLOAT32 format. The blue and alpha channels are undefined, and can be masked to avoid returning them. LOD is computed using gradients between adjacent pixels. Three parameters are always specified, with extra parameters not needed for the surface being ignored.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE1D, SURFTYPE_2D, SURFTYPE_3D, or SURFTYPE_CUBE.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8
	• The Surface Format of the associated surface cannot be any UINT or SINT format.
	LOD is not supported in SIMD4x2 mode.
	<ul> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.</li> </ul>
gather4	The surface is sampled using bilinear filtering, regardless of the filtering mode specified in the
gather4_po	sampler state. For SURFTYPE_2D LOD is forced to zero before sampling. The samples are not
(load4)	filtered, but instead the four samples are returned directly in the sample's corresponding four channels as follows:
	upper left sample = alpha channel upper right sample = blue channel
	lower left sample = red channellower right sample = green channel
	Two or three parameters may be specified depending on how many coordinate dimensions the



Message Type	Description
	indicated surface type uses. Extra parameters specified are ignored. Missing parameters default to 0.
	The gather4_po message has offu and offv parameters, which contain texel-space offsets that override the U/V Offset fields in the message header. Unlike the message header fields however, these offsets have a wider range [-32,+31], and can differ per pixel or sample. The format of the data is 32-bit 2's complement signed integer, but hardware only interprets the least significant 6 bits of each value, treating it as a 6-bit 2's complement signed integer.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE_2D or SURFTYPE_CUBE. If the message type is gather4_po, only SURFTYPE_2D is allowed.</li> </ul>
	The Surface Format of the associated surface cannot be MONO8
	• The Surface Format of the associated surface cannot be any UINT or SINT format.
	The channel selected is determined by the Gather4 Source Channel Select field in the message header.
	Mip Mode Filter must be set to MIPFILTER_NONE
	<ul> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.</li> </ul>
	<ul> <li>Use of gather4 or gather4_po with DX9 Border Color Mode and either of the following is underfined:</li> </ul>
	<ul> <li>any applicable Address Control Mode (depending on Surface Type) is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER</li> </ul>
	<ul> <li>Surface Type is SURFTYPE_CUBE and any Cube Face Enable is disabled</li> </ul>
gather4_c gather4_po_c	only: The surface is sampled using bilinear filtering, regardless of the filtering mode specified in the sampler state. For SURFTYPE_2D LOD is forced to zero before sampling. The samples are not filtered, but instead the four samples are returned, after being compared with the ref paramater as in the sample_c message. Each texel is replaced with either white or block depending on the result of the comparison. The four samples are returned in the sample's corresponding four channels in the same mapping as the gather4 message. The offu and offv parameters in the gather4_po_c message cause offset override behavior as described in the gather4 message.
	Programming Notes:
	<ul> <li>The Surface Type of the associated surface must be SURFTYPE_2D or SURFTYPE_CUBE. If the message type is gather4_po_c, only SURFTYPE_2D is allowed.</li> </ul>
	<ul> <li>The Surface Format of the associated surface must be one of the following: R32_FLOAT_X8X24_TYPELESS, R32_FLOAT, R24_UNORM_X8_TYPELESS, R16_UNORM.</li> </ul>
	<ul> <li>The channel selected is determined by the Gather4 Source Channel Select field in the message header.</li> </ul>
	Mip Mode Filter must be set to MIPFILTER_NONE
	<ul> <li>Use of gather4_c or gather4_po_c with DX9 Border Color Mode and either of the following is underfined:</li> </ul>
	<ul> <li>Surface Type is SURFTYPE_CUBE and any Cube Face Enable is disabled</li> </ul>
	<ul> <li>any applicable Address Control Mode (depending on Surface Type) is set to</li> </ul>



Message Type	
	TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER
	Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.
sample_unorm	only: The surface is sampled using the indicated sampler state. 32 contiguous pixels in a 8-wide by 4-high arrangement are sampled. The U and V addresses for the upper left pixel is delivered in this message along with a Delta U and Delta V parameter. Given a pixel at (x,y) relative to the upper left pixel (where (0,0) is the upper left pixel), the U and V for that pixel are computed as follows:
	U(x,y) = U(0,0) + DeltaU * x
	V(x,y) = V(0,0) + DeltaV * y
	Programming Notes:
	The Surface Type of the associated surface must be SURFTYPE_2D
	<ul> <li>The Surface Format of the associated surface must be UNORM with &lt;= 8 bits per channel</li> <li>The MIP Count, Depth, Surface Min LOD, and Min Array Element of the associated surface must be 0</li> </ul>
	<ul> <li>The Min and Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR</li> <li>The Mip Mode Filter must be MIPFILTER_NONE</li> </ul>
	The TCX and TCY Address Control Mode cannot be
	TEXCOORDMODE_CLAMP_BORDER
	TEXCOORDMODE_HALF_BORDER
	TEXCOORDMODE_MIRROR
	TEXCOORDMODE_MIRROR_ONCE
	TEXCOORDMODE_WRAP
	<ul> <li>DeltaU * Width of the associated surface must be less than or equal to 3.0</li> </ul>
	<ul> <li>DeltaV * Height of the associated surface must be less than or equal to 3.0</li> <li>Number of Multisamples on the associated surface must be MULTISAMPLECOUNT_1.</li> </ul>
sample_unorm_R G	
+killpix	
sample_unorm	only: This message is identical to the sample_unorm message except it returns a kill pixel mask
+killpix	in addition to the selected channels in the writeback message. This message type is required to allow the result of a chroma key enabled sampler in KEYFILTER_KILL_ON_ANY_MATCH mode to affect the final pixel mask. All restrictions of the sample_unorm message apply to this message also.
sample_8x8	<i>only:</i> The surface is sampled using an optional 8x8 filter followed by an optional image enhancement filter, using state defined in SAMPLER_STATE and SAMPLER_8x8_STATE. The input consists of 64 contiguous pixels in an 16-wide by 4-high arrangement. The address control mode behaves as clamp mode. The U and V addresses for the upper left pixel are delivered in this message along with a Delta U and Delta V parameter. Given a pixel at (x,y) relative to the upper left pixel (where (0,0) is the upper left pixel), the U and V for that pixel are



Message Type	Description
	computed as follows:
	$U(x,y) = U(0,0) + DeltaU * x + U_2^{nd}$ Derivative * x * (x - 1)/2
	$V(x,y) = V(0,0) + DeltaV * y + V_2^{nd} Derivative * y * (y - 1)/2$
	Programming Notes:
	The Surface Type of the associated surface must be SURFTYPE_2D
	<ul> <li>The Surface Format of the associated surface must be UNORM with &lt;= 10 bits per channel</li> </ul>
	Delta V* Height of the associated surface must be less than 16.0
	<ul> <li>Map Width must be &gt;= 4</li> </ul>
	<ul> <li>:Errata IEF_OFF YUV  U_2nd_Derivative  &lt; 0.02/MapWidth</li> </ul>
	<ul> <li>:Errata IEF_OFF RGB  U_2nd_Derivative  &lt; 0.05/MapWidth</li> </ul>
	<ul> <li>:Errata for IEF_OFF set DeltaU = DeltaU + 2x U_2nd_Derivative</li> </ul>
deinterlace	to The surface is deinterlaced and/or denoised, using state defined in SAMPLER_STATE. The U and V addresses for the upper left pixel are delivered in this message.
	Programming Notes:

#### **Programming Notes:**

• For surfaces of type SURFTYPE\_CUBE, the sampling engine requires u, v, and r parameters that have already been divided by the absolute value of the parameter (u, v, or r) with the largest absolute value.

## 2.13.1.5 Parameter Types

#### sample\*, LOD, and gather4 messages

For all of the sample\*, LOD, and gather4 message types, all parameters are 32-bit floating point, except the 'mcs', 'offu', and 'offv' parameters. Usage of the u, v, and r parameters is as follows based on **Surface Type**. Normalized values range from [0,1] across the surface, with values outside the surface behaving as specified by the **Address Control Mode** in that dimension. Unnormalized values range from [0,n-1] across the surface, where n is the size of the surface in that dimension, with values outside the surface being clamped to the surface.

Surface Type	u	v	r	ai
SURFTYPE1D	normalized 'x' coordinate	unnormalized array index	ignored	ignored
SURFTYPE_2D	normalized 'x' coordinate	normalized 'y' coordinate	unnormalized array index	ignored
SURFTYPE_3D	normalized 'x' coordinate	normalized 'y' coordinate	normalized 'z' coordinate	ignored
SURFTYPE_CUBE	normalized 'x' coordinate	normalized 'y' coordinate	normalized 'z' coordinate	unnormalized array index



#### mcs parameter

The 'mcs' parameter delivers the multisample control data. The format of this parameter is always a 32-bit unsigned integer. Refer to the section titled "Multisampled Surface Behavior" for details on this parameter.

#### Ld\* messages

For the ld message types, all parameters are 32-bit signed integers, except the 'mcs' parameter. Usage of the u, v, and r parameters is as follows based on **Surface Type**. Unnormalized values range from [0,n-1] across the surface, where n is the size of the surface in that dimension. Input of any value outside of the range returns zero.

Surface Type	u	v	r
SURFTYPE1D	unnormalized 'x' coordinate	unnormalized array index	ignored
SURFTYPE_2D	unnormalized 'x' coordinate	unnormalized 'y' coordinate	unnormalized array index
SURFTYPE_3D	unnormalized 'x' coordinate	unnormalized 'y' coordinate	unnormalized 'z' coordinate
SURFTYPE_BUFFER	unnormalized 'x' coordinate	ignored	ignored

### 2.13.1.6 SIMD16 Payload

The payload of a SIMD16 message provides addresses for the sampling engine to process 16 entities (examples of an entity are vertex and pixel). The number of parameters required to sample the surface depends on the state that the sampler/surface is in. Each parameter takes two message registers, with 8 entities, each a 32-bit floating point value, being placed in each register. Each parameter always takes a consistent position in the input payload. The length field can be used to send a shorter message, but intermediate parameters cannot be skipped as there is no way to signal this. For example, a 2D map using "sample b" needs only u, v, and bias, but must send the r parameter as well.

DWord	Bit	Description
M1.7	31:0	Subspan 1, Pixel 3 (lower right) Parameter 0
		Specifies the value of the pixel's parameter 0. The actual parameter that maps to parameter 0 is given in the table in section <i>Payload Parameter Definition</i> .
		Format = IEEE Float for all sample* message types, U32 for Id and resinfo message types.
M1.6	31:0	Subspan 1, Pixel 2 (lower left) Parameter 0
M1.5	31:0	Subspan 1, Pixel 1 (upper right) Parameter 0
M1.4	31:0	Subspan 1, Pixel 0 (upper left) Parameter 0
M1.3	31:0	Subspan 0, Pixel 3 (lower right) Parameter 0
M1.2	31:0	Subspan 0, Pixel 2 (lower left) Parameter 0
M1.1	31:0	Subspan 0, Pixel 1 (upper right) Parameter 0
M1.0	31:0	Subspan 0, Pixel 0 (upper left) Parameter 0



DWord	Bit	Description
M2.7	31:0	Subspan 3, Pixel 3 (lower right) Parameter 0
M2.6	31:0	Subspan 3, Pixel 2 (lower left) Parameter 0
M2.5	31:0	Subspan 3, Pixel 1 (upper right) Parameter 0
M2.4	31:0	Subspan 3, Pixel 0 (upper left) Parameter 0
M2.3	31:0	Subspan 2, Pixel 3 (lower right) Parameter 0
M2.2	31:0	Subspan 2, Pixel 2 (lower left) Parameter 0
M2.1	31:0	Subspan 2, Pixel 1 (upper right) Parameter 0
M2.0	31:0	Subspan 2, Pixel 0 (upper left) Parameter 0
M3 – Mn		Repeat packets 1 and 2 to cover all required parameters

## 2.13.1.7 SIMD8 Payload

This message is intended to be used in a SIMD8 thread, or in pairs from a SIMD16 thread. Each message contains sample requests for just 8 pixels.

DWord	Bit	Description
M1.7	31:0	Subspan 1, Pixel 3 (lower right) Parameter 0
		Specifies the value of the pixel's parameter 0. The actual parameter that maps to parameter 0 is given in the table in section <i>Payload Parameter Definition</i> .
		Format = IEEE Float for all sample* message types, U32 for Id and resinfo message types.
M1.6	31:0	Subspan 1, Pixel 2 (lower left) Parameter 0
M1.5	31:0	Subspan 1, Pixel 1 (upper right) Parameter 0
M1.4	31:0	Subspan 1, Pixel 0 (upper left) Parameter 0
M1.3	31:0	Subspan 0, Pixel 3 (lower right) Parameter 0
M1.2	31:0	Subspan 0, Pixel 2 (lower left) Parameter 0
M1.1	31:0	Subspan 0, Pixel 1 (upper right) Parameter 0
M1.0	31:0	Subspan 0, Pixel 0 (upper left) Parameter 0
M2 – Mn		Repeat packet 1 to cover all required parameters

## 2.13.1.8 SIMD8D Payload

This message is intended to be used in a SIMD8 thread, or in pairs from a SIMD16 thread. Each message contains sample requests for just 8 pixels. The "u" and "v" parameters are delivered in double precision floating point, and thus it takes two message phases to deliver 8 values. These are labeled in



the Payload Parameter Definition table as "u0", "u1", "v0", and "v1". The number after the u/v indicate which subspan is contained in that parameter.

### Parameters "u0", "u1", "v0", or "v1":

DWord	Bit	Description
Mn.7	31:0	Pixel 3 (lower right) Parameter n – upper 32 bits
		Specifies the value of the pixel's parameter n. The actual parameter that maps to parameter n is given in the table in section Payload Parameter Definition.
		Format = Double precision IEEE Float, upper 32 bits
Mn.6	31:0	Pixel 3 (lower right) Parameter n – lower 32 bits
		Format = Double precision IEEE Float, lower 32 bits
Mn.5	31:0	Pixel 2 (lower left) Parameter n – upper 32 bits
Mn.4	31:0	Pixel 2 (lower left) Parameter n – lower 32 bits
Mn.3	31:0	Pixel 1 (upper right) Parameter n – upper 32 bits
Mn.2	31:0	Pixel 1 (upper right) Parameter n – lower 32 bits
Mn.1	31:0	Pixel 0 (upper left) Parameter n – upper 32 bits
Mn.0	31:0	Pixel 0 (upper left) Parameter n – lower 32 bits

#### All other parameters:

DWord	Bit	Description
Mn.7	31:0	Subspan 1, Pixel 3 (lower right) Parameter n
		Specifies the value of the pixel's parameter n. The actual parameter that maps to parameter n is given in the table in section Payload Parameter Definition.
		Format = IEEE Float
Mn.6	31:0	Subspan 1, Pixel 2 (lower left) Parameter n
Mn.5	31:0	Subspan 1, Pixel 1 (upper right) Parameter n
Mn.4	31:0	Subspan 1, Pixel 0 (upper left) Parameter n
Mn.3	31:0	Subspan 0, Pixel 3 (lower right) Parameter n
Mn.2	31:0	Subspan 0, Pixel 2 (lower left) Parameter n
Mn.1	31:0	Subspan 0, Pixel 1 (upper right) Parameter n
Mn.0	31:0	Subspan 0, Pixel 0 (upper left) Parameter n

## 2.13.1.9 SIMD4x2 Payload

DWord	Bit	Description	
M1.7	31:0	Sample 1 Parameter 3	
		Specifies the value of the pixel's parameter 3. The actual parameter that maps to parameter 3 is given in the table in section <i>Payload Parameter Definition</i> .	
		Format = IEEE Float for all sample* message types, U32 for Id and resinfo message types.	
M1.6	31:0	Sample 1 Parameter 2	
M1.5	31:0	Sample 1 Parameter 1	



DWord	Bit	Description
M1.4	31:0	Sample 1 Parameter 0
M1.3	31:0	Sample 0 Parameter 3
M1.2	31:0	Sample 0 Parameter 2
M1.1	31:0	Sample 0 Parameter 1
M1.0	31:0	Sample 0 Parameter 0
M2		Parameters 4-7 if present
M3		Parameters 8-11 if present

### 2.13.1.10 SIMD32/64 Payload

#### 2.13.1.10.1 Pixel Shader

This position of **Delta U/V** in the pixel shader payload layout is to allow the register delivered in the pixel shader dispatch containing the coefficients for the texture coordinates to be left in their original position (Delta U = Cxs, Delta V = Cyt). The values for U and V are computed in the pixel shader into the unused positions in this register.

DWord	Bit	Description
M1.7	31:0	Ignored
M1.6	31:0	Pixel 0 V Address
		Format:
		sample_unorm* and sample_8x8: IEEE_Float in normalized space
		deinterlace: U32 (Range: [0,2046])
M1.5	31:0	<b>Delta V</b> : defines the difference in V for adjacent pixels in the Y direction.
		Programming Notes:
		<ul> <li>Delta V multiplied by Height in SURFACE_STATE must be less than or equal to 3 for sample_unorm* message types.</li> </ul>
		• <b>Delta V</b> multiplied by <b>Height</b> in SURFACE_STATE must be less than 16 for the sample_8x8 message type.
		This field is ignored for the deinterlace message type.
		Format = IEEE_Float in normalized space
M1.4	31:0	Ignored
M1.3	31:0	Ignored
M1.2	31:0	Pixel 0 U Address
		Format:
		sample_unorm* and sample_8x8: IEEE_Float in normalized space
		deinterlace: U32 (Range: [0,4095])
M1.1	31:0	U 2 <sup>nd</sup> Derivative



DWord	Bit	Description		
		Defines the change in the delta U for adjacent pixels in the X direction.		
		Programming Notes:		
		This field is ignored for messages other than sample_8x8.		
		Format = IEEE_Float in normalized space		
		Ignored		
M1.0	31:0	Delta U: defines the difference in U for adjacent pixels in the X direction.		
		Programming Notes:		
		<ul> <li>Delta U multiplied by Width in SURFACE_STATE must be less than or equal to 3 for sample_unorm* message types.</li> </ul>		
		This field is ignored for the deinterlace message type.		
		Format = IEEE_Float in normalized space		

### 2.13.1.10.2 Media

DWord	Bits	Description	
M1.7	31:0	Group ID Number	
		Used to group messages for reorder for sample_8x8 messages. All messages with the same Group ID must have the following in common: SURFACE_STATE, SAMPLER_STATE, destination register on <i>send</i> instruction, M0, and M1 except for <b>Horizontal</b> and <b>Vertical Block Number</b> .	
M1.6	31:0	U 2nd Derivative	
		Defines the change in the delta U for adjacent pixels in the X direction.	
		Programming Notes:	
		This field is ignored for messages other than sample_8x8.	
		• $(64 - (2^*du))/35 >= ddu >= -du/18$	
		Format = IEEE_Float in normalized space.	
M1.5	31:0	<b>Delta V</b> : defines the difference in V for adjacent pixels in the Y direction.	
		Programming Notes:	
		<ul> <li>Delta V multiplied by Height in SURFACE_STATE must be less than or equal to 3 for sample_unorm* message types.</li> </ul>	
		• <b>Delta V</b> multiplied by <b>Height</b> in SURFACE_STATE must be less than 16 for the sample_8x8 message type.	
		This field is ignored for the deinterlace message type.	
		Negative <b>Delta V</b> are not supported and should be clamped to 0.	
		Format = IEEE_Float in normalized space.	
M1.4	31:0	<b>Delta U:</b> defines the difference in U for adjacent pixels in the X direction.	
		Programming Notes:	
		<ul> <li>Delta U multiplied by Width in SURFACE_STATE must be less than or equal to 3 for sample_unorm* message types.</li> </ul>	



DWord	Bits	Description
		<ul> <li>Delta U multiplied by Width in SURFACE_STATE must be less than 16 for the sample_8x8 message type.</li> </ul>
		This field is ignored for the deinterlace message type.
		Negative <b>Delta U</b> are not supported and should be clamped to 0.
		Format = IEEE_Float in normalized space.
M1.3	31:0	Pixel 0 V Address
		Format: sample_unorm* and sample_8x8: IEEE_Float in normalized space.
		Deinterlace: U32 (Range: [0,2046])
		Specifies the address for the pixel at the top left of the group and not the top of the message block sent in.
M1.2	31:0	Pixel 0 U Address
		Format: sample_unorm* and sample_8x8: IEEE_Float in normalized space.
		Deinterlace: U32 (Range: [0,4095])
		Specifies the address for the pixel at the top left of the group and not the top of the message block sent in.
		WA for Sample_8x8 messages only:
		//Only for YUV packed surfaces, NV12 and Y-channel only for Planar surfaces
		if (((int)(u_left*width + 5.0/256) > (int)(uleft*width))
		{
		<pre>modified_u_coord = u_coord - 5.0/(256*width); //floating point</pre>
		}
		else if(((int)(u_left*width + 255.0/256) == (int)(u_left*width))
		{
		<pre>modified_u_coord = u_coord + 1.0/(256*width); //floating point</pre>
		}
		Else{
		modified_u_coord = u_coord;
		}
		Where u_left = u – 2*du + 3*ddu for IEF On
		And u_left = u for IEF Off case
		u_coord is the intended Pixel 0 U address and Modified_u_coord is what is sent in this field.
M1.1	31:0	Vertical Block Number
		Specifies the vertical block offset for the 8x8 block being sent for the sample_8x8 message. This will be equal to the vertical pixel offset from the given address pixel 0 V address divided by 8.
		Format: U9
M1.0	31:0	gnored



## 2.13.2 Writeback Message

Corresponding to the four input message definitions are four writeback messages. Each input message generates a corresponding writeback message of the same type (SIMD16, SIMD8, SIMD4x2, or <u>SIMD32/64</u>).

## 2.13.2.1 SIMD16

A SIMD16 writeback message consists of up to 8 destination registers. Which registers are returned is determined by the write channel mask received in the corresponding input message. Each asserted write channel mask results in both destination registers of the corresponding channel being skipped in the writeback message, and all channels with higher numbered registers being dropped down to fill in the space occupied by the masked channel. For example, if only red and alpha are enabled, red is sent to regid+0 and regid+1, and alpha to regid+2 and regid+3. The pixels written within each destination register is determined by the execution mask on the "send" instruction.

DWord	Bit	Description
W0.7	31:0	Subspan 1, Pixel 3 (lower right) Red: Specifies the value of the pixel's red channel.
		Format = IEEE Float, S31 signed 2's comp integer, or U32 unsigned integer. Format depends on the <b>Data Return Format</b> programmed for the surface being sampled.
W0.6	31:0	Subspan 1, Pixel 2 (lower left) Red
W0.5	31:0	Subspan 1, Pixel 1 (upper right) Red
W0.4	31:0	Supspan 1, Pixel 0 (upper left) Red
W0.3	31:0	Subspan 0, Pixel 3 (lower right) Red
W0.2	31:0	Subspan 0, Pixel 2 (lower left) Red
W0.1	31:0	Subspan 0, Pixel 1 (upper right) Red
W0.0	31:0	Supspan 0, Pixel 0 (upper left) Red
W1.7	31:0	Subspan 3, Pixel 3 (lower right) Red
W1.6	31:0	Subspan 3, Pixel 2 (lower left) Red
W1.5	31:0	Subspan 3, Pixel 1 (upper right) Red
W1.4	31:0	Supspan 3, Pixel 0 (upper left) Red
W1.3	31:0	Subspan 2, Pixel 3 (lower right) Red
W1.2	31:0	Subspan 2, Pixel 2 (lower left) Red
W1.1	31:0	Subspan 2, Pixel 1 (upper right) Red
W1.0	31:0	Supspan 2, Pixel 0 (upper left) Red



DWord	Bit	Description
W2		Subspans 1 and 0 of Green: See W0 definition for pixel locations
W3		Subspans 3 and 2 of Green: See W1 definition for pixel locations
W4		Subspans 1 and 0 of Blue: See W0 definition for pixel locations
W5		Subspans 3 and 2 of Blue: See W1 definition for pixel locations
W6		Subspans 1 and 0 of Alpha: See W0 definition for pixel locations
W7		Subspans 3 and 2 of Alpha: See W1 definition for pixel locations
W8.7:1		Reserved (not written): W8 is only delivered when <b>Pixel Fault Mask Enable</b> is enabled.
W8.0		Reserved: always written as 0xffff
		<b>Pixel Fault Mask:</b> This field has the bit for all pixels set to 1 except those pixels in which a page fault has occurred.

## 2.13.2.2 SIMD8/SIMD8D

This writeback message consists of four registers, or five in the case of sample+killpix. As opposed to the SIMD16 writeback message, channels that are masked in the write channel mask are not skipped, all four channels are always returned. The masked channels, however, are not overwritten in the destination register.

For the sample+killpix message types, an additional register (W4) is included after the last channel register.

DWord	Bits	Description
W0.7	31:0	Subspan 1, Pixel 3 (lower right) Red: Specifies the value of the pixel's red channel.
		Format = IEEE Float, S31 signed 2's comp integer, or U32 unsigned integer. Format depends on the <b>Data Return Format</b> programmed for the surface being sampled.
W0.6	31:0	Subspan 1, Pixel 2 (lower left) Red
W0.5	31:0	Subspan 1, Pixel 1 (upper right) Red
W0.4	31:0	Supspan 1, Pixel 0 (upper left) Red
W0.3	31:0	Subspan 0, Pixel 3 (lower right) Red
W0.2	31:0	Subspan 0, Pixel 2 (lower left) Red
W0.1	31:0	Subspan 0, Pixel 1 (upper right) Red
W0.0	31:0	Supspan 0, Pixel 0 (upper left) Red
W1		Subspans 1 and 0 of Green: See W0 definition for pixel locations
W2		Subspans 1 and 0 of Blue: See W0 definition for pixel locations
W3		Subspans 1 and 0 of Alpha: See W0 definition for pixel locations



DWord	Bits	Description
W4.7:1		Reserved (not written) : This W4 is only delivered for the sample+killpix message type
W4.0	31:16	<b>Dispatch Pixel Mask:</b> This field is always 0xffff to allow dword-based ANDing with the R0 header in the pixel shader thread.
	15:0	Active Pixel Mask: This field has the bit for all pixels set to 1 except those pixels that have been killed as a result of chroma key with kill pixel mode. Since the SIMD8 message applies to only 8 pixels, only the low 8 bits within this field are used. The high 8 bits are always set to 1.
		Errata: Active Pixel Mask needs to be ORed with the inverse of the EMask before it is ANDed with the DMask. Also if the sample instruction is within a conditional then the active pixel mask will be overwritten with the partial mask on each different sample instruction so this will have to be done for each instance of the sample instruction not just as the end.
W4.7:1		Reserved (not written): This W4 is only delivered when <b>Pixel Fault Mask Enable</b> is enabled.
W4.0	31:8	Reserved: always written as 0xfffff
		<b>Pixel Fault Mask:</b> This field has the bit for all pixels set to 1 except those pixels in which a page fault has occurred.

## 2.13.2.3 SIMD4x2

A SIMD4x2 writeback message always consists of a single message register containing all four channels of each of the two "pixels" (called "samples" here, as they are not really pixels) of data. The write channel mask bits as well as the execution mask on the "send" instruction are used to determine which of the channels in the destination register are overwritten. If any of the four execution mask bits for a sample is asserted, that sample is considered to be active. The active channels in the write channel mask will be written in the destination register for that sample. If the sample is inactive (all four execution mask bits deasserted), none of the channels for that sample will be written in the destination register.

DWord	Bit	Description
W0.7	31:0	Sample 1 Alpha: Specifies the value of the pixel's alpha channel.
		Format = IEEE Float, S31 signed 2's comp integer, or U32 unsigned integer. Format depends on the <b>Data Return Format</b> programmed for the surface being sampled.
W0.6	31:0	Sample 1 Blue
W0.5	31:0	Sample 1 Green
W0.4	31:0	Sample 1 Red
W0.3	31:0	Sample 0 Alpha
W0.2	31:0	Sample 0 Blue
W0.1	31:0	Sample 0 Green
W0.0	31:0	Sample 0 Red
W1.7:1		Reserved (not written) : W4 is only delivered when <b>Pixel Fault Mask Enable</b> is enabled.
W1.0	31:2	Reserved: always written as 0x3fffffff
		<b>Pixel Fault Mask:</b> This field has the bit for all samples set to 1 except those pixels in which a page fault has occurred.



### 2.13.2.4 SIMD32/64

#### 2.13.2.4.1 Sample\_unorm\*

Pixels are numbered as follows:

0	1	2	3	4	5	6	7
8					13		
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31

Which registers are returned is determined by the write channel mask received in the corresponding input message. Each asserted write channel mask results in both destination registers of the corresponding channel being skipped in the writeback message, and all channels with higher numbered registers being dropped down to fill in the space occupied by the masked channel. For example, if only red and alpha are enabled, red is sent to regid+0 and regid+1, and alpha to regid+2 and regid+3 (using 16 bit Full mode as an example).

#### "16 bit Full" Output Format Control Mode

DWord	Bit	Description
W0.7	31:16	Pixel 15 Red
		Format = 16-bit UNORM with an 8-bit range (the value FF00h maps to a real value of 1.0)
		Range = [0000h:FF00h]
	15:0	Pixel 14 Red
W0.6		Pixel 13 & 12 Red
W0.5		Pixel 11 & 10 Red
W0.4		Pixel 9 & 8 Red
W0.3		Pixel 7 & 6 Red
W0.2		Pixel 5 & 4 Red
W0.1		Pixel 3 & 2 Red
W0.0		Pixel 1 & 0 Red
W1.7		Pixel 31 & 30 Red
W1.6		Pixel 29 & 28 Red
W1.5		Pixel 27 & 26 Red
W1.4		Pixel 25 & 24 Red
W1.3		Pixel 23 & 22 Red
W1.2		Pixel 21 & 20 Red



DWord	Bit	Description
W1.1		Pixel 19 & 18 Red
W1.0		Pixel 17 & 16 Red
W2		Pixels 15:0 Green
W3		Pixels 31:16 Green
W4		Pixels 15:0 Blue
W5		Pixels 31:16 Blue
W6		Pixels 15:0 Alpha
W7		Pixels 31:16 Alpha

"16 Bit Chrominance Downsampled" Output Format Control Mode

In this mode the odd pixel red & blue channels are not included.

DWord	Bit	Description
W0.7	31:16	Pixel 30 Red
		Format = 16-bit UNORM with an 8-bit range (the value FF00h maps to a real value of 1.0)
		Range = [0000h:FF00h]
	15:0	Pixel 28 Red
W0.6		Pixel 26 & 24 Red
W0.5		Pixel 22 & 20 Red
W0.4		Pixel 18 & 16 Red
W0.3		Pixel 14 & 12 Red
W0.2		Pixel 10 & 8 Red
W0.1		Pixel 6 & 4 Red
W0.0		Pixel 2 & 0 Red
W1.7	31:16	Pixel 15 Green
	15:0	Pixel 14 Green
W1.6		Pixel 13 & 12 Green
W1.5		Pixel 11 & 10 Green
W1.4		Pixel 9 & 8 Green



DWord	Bit	Description
W1.3		Pixel 7 & 6 Green
W1.2		Pixel 5 & 4 Green
W1.1		Fixel 5 & 4 Green
		Pixel 3 & 2 Green
W1.0		Pixel 1 & 0 Green
W2.7		Pixel 31 & 30 Green
W2.6		Pixel 29 & 28 Green
W2.5		Pixel 27 & 26 Green
W2.4		Pixel 25 & 24 Green
W2.3		Pixel 23 & 22 Green
W2.2		Pixel 21 & 20 Green
W2.1		Pixel 19 & 18 Green
W2.0		Pixel 17 & 16 Green
W3.7	31:16	Pixel 30 Blue
	15:0	Pixel 28 Blue
W3.6		Pixel 26 & 24 Blue
W3.5		Pixel 22 & 20 Blue
W3.4		Pixel 18 & 16 Blue
W3.3		Pixel 14 & 12 Blue
W3.2		Pixel 10 & 8 Blue
W3.1		Pixel 6 & 4 Blue
W3.0		Pixel 2 & 0 Blue
W4.7	31:16	Pixel 15 Alpha
	15:0	Pixel 14 Alpha
W4.6		Pixel 13 & 12 Alpha
W4.5		Pixel 11 & 10 Alpha
W4.4		Pixel 9 & 8 Alpha



DWord	Bit	Description
W4.3		Pixel 7 & 6 Alpha
W4.2		Pixel 5 & 4 Alpha
W4.1		Pixel 3 & 2 Alpha
W4.0		Pixel 1 & 0 Alpha
W5.7		Pixel 31 & 30 Alpha
W5.6		Pixel 29 & 28 Alpha
W5.5		Pixel 27 & 26 Alpha
W5.4		Pixel 25 & 24 Alpha
W5.3		Pixel 23 & 22 Alpha
W5.2		Pixel 21 & 20 Alpha
W5.1		Pixel 19 & 18 Alpha
W5.0		Pixel 17 & 16 Alpha

"8 Bit Full" Output Format Control Mode

DWord	Bit	Description
W0.7	31:24	Pixel 31 Red
		Format = 8-bit UNORM
		Range = [00h:FFh]
	23:16	Pixel 30 Red
	15:8	Pixel 29 Red
	7:0	Pixel 28 Red
W0.6		Pixel 27:24 Red
W0.5		Pixel 23:20 Red
W0.4		Pixel 19:16 Red
W0.3		Pixel 15:12 Red
W0.2		Pixel 11:8 Red
W0.1		Pixel 7:4 Red
W0.0		Pixel 3:0 Red



DWord	Bit	Description
W1		Pixels 31:0 Green
W2		Pixels 31:0 Blue
W3		Pixels 31:0 Alpha

"8 Bit Chrominance Downsampled" Output Format Control Mode

If either red or blue channel (but not both) are masked, the W0 register is included in the payload but the masked channel is not written to the GRF. If both are masked, W0 is not included in the payload (reducing the response length by one).

DWord	Bit	Description
W0.7		Pixel 30 Red
		Format = 16-bit UNORM with an 8-bit range (the value FF00h maps to a real value of 1.0)
		Range = [0000h:FF00h]
	23:16	Pixel 28 Red
	15:8	Pixel 26 Red
	7:0	Pixel 24 Red
W0.6		Pixel 22, 20, 18, 16 Red
W0.5		Pixel 14, 12, 10, 8 Red
W0.4		Pixel 6, 4, 2, 0 Red
W0.3		Pixel 30, 28, 26, 24 Blue
W0.2		Pixel 22, 20, 18, 16 Blue
W0.1		Pixel 14, 12, 10, 8 Blue
W0.0		Pixel 6, 4, 2, 0 Blue
W1.7	31:24	Pixel 31 Green
	23:16	Pixel 30 Green
	15:8	Pixel 29 Green
	7:0	Pixel 28 Green
W1.6		Pixel 27:24 Green
W1.5		Pixel 23:20 Green
W1.4		Pixel 19:16 Green



DWord	Bit	Description
W1.3		Pixel 15:12 Green
W1.2		Pixel 11:8 Green
W1.1		Pixel 7:4 Green
W1.0		Pixel 3:0 Green
W2.7		Pixel 31:28 Alpha
W2.6		Pixel 27:24 Alpha
W2.5		Pixel 23:20 Alpha
W2.4		Pixel 19:16 Alpha
W2.3		Pixel 15:12 Alpha
W2.2		Pixel 11:8 Alpha
W2.1		Pixel 7:4 Alpha
W2.0		Pixel 3:0 Alpha

Additional Writeback Phase for sample\_unorm+killpix

For the sample\_unorm+killpix messages, an additional writeback phase is returned. The value of "n" depends on which channels are enabled for return and the **Output Format Control Mode**, this register will immediately follow the first part of the writeback message.

DWord	Bit	Description
Wn.7:1		Reserved (not written)
Wn.0	31:0	Active Pixel Mask: This field has the bit for all pixels set to 1 except those pixels that have been killed as a result of chroma key with kill pixel mode.
		The bits in this mask correspond to the pixels as follows and they are listed from upper left (MSB) lower right LSB:
		3130292827262524         2322212019181716         15141312111098         7654321

### 2.13.2.5 Sample\_8x8 Writeback Messages

#### 2.13.2.5.1 Sample\_8x8 Writeback Messages

The writeback message for sample\_8x8 consists of up to 16 destination registers. Which registers are returned is determined by the write channel mask received in the corresponding input message. Each asserted write channel mask results in all four destination registers of the corresponding channel being



skipped in the writeback message, and all channels with higher numbered registers being dropped down to fill in the space occupied by the masked channel.

Pixels are numbered as follows:

0															15
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63

### "16 bit Full" Output Format Control Mode

DWord	Bit	Description	
W0.7	31:16	Pixel 15 Red	
		Format = 16-bit UNORM with an 8-bit range (the value FF00h maps to a real value of 1.0)	
		Range = [0000h:FF00h]	
	15:0	Pixel 14 Red	
W0.6		Pixel 13 & 12 Red	
W0.5		Pixel 11 & 10 Red	
W0.4		Pixel 9 & 8 Red	
W0.3		Pixel 7 & 6 Red	
W0.2		Pixel 5 & 4 Red	
W0.1		Pixel 3 & 2 Red	
W0.0		Pixel 1 & 0 Red	
W1		Pixel 31:16 Red	
W2		Pixels 47:32 Red	
W3		Pixels 63:33 Red	
W4		Pixels 15:0 Green	
W5		Pixels 31:16 Green	
W6		Pixels 47:32 Green	
W7		Pixels 63:33 Green	
W8		Pixels 15:0 Blue	
W9		Pixels 31:16 Blue	



W10	Pixels 47:32 Blue
W11	Pixels 63:33 Blue
W12	Pixels 15:0 Alpha
W13	Pixels 31:16 Alpha
W14	Pixels 47:32 Alpha
W15	Pixels 63:33 Alpha

"16 Bit Chrominance Downsampled" Output Format Control Mode

In this mode the odd pixel red & blue channels are not included.

DWord	Bit	Description
W0.7	31:16	Pixel 30 Red
		Format = 16-bit UNORM with an 8-bit range (the value FF00h maps to a real value of 1.0) Range = [0000h:FF00h]
	15:0	Pixel 28 Red
W0.6		Pixel 26 & 24 Red
W0.5		Pixel 22 & 20 Red
W0.4		Pixel 18 & 16 Red
W0.3		Pixel 14 & 12 Red
W0.2		Pixel 10 & 8 Red
W0.1		Pixel 6 & 4 Red
W0.0		Pixel 2 & 0 Red
W1.7		Pixel 62 & 60 Red
W1.6		Pixel 58 & 56 Red
W1.5		Pixel 54 & 52 Red
W1.4		Pixel 50 & 48 Red
W1.3		Pixel 46 & 44 Red
W1.2		Pixel 42 & 40 Red
W1.1		Pixel 38 & 36 Red



W1.0		Pixel 34 & 32 Red
W2.7	31:16	Pixel 15 Green
	15:0	Pixel 14 Green
W2.6		Pixel 13 & 12 Green
W2.5		Pixel 11 & 10 Green
W2.4		Pixel 9 & 8 Green
W2.3		Pixel 7 & 6 Green
W2.2		Pixel 5 & 4 Green
W2.1		Pixel 3 & 2 Green
W2.0		Pixel 1 & 0 Green
W3		Pixel 31:16 Green
W4		Pixel 47:32 Green
W5		Pixel 63:48 Green
W6.7	31:16	Pixel 30 Blue
	15:0	Pixel 28 Blue
W6.6		Pixel 26 & 24 Blue
W6.5		Pixel 22 & 20 Blue
W6.4		Pixel 18 & 16 Blue
W6.3		Pixel 14 & 12 Blue
W6.2		Pixel 10 & 8 Blue
W6.1		Pixel 6 & 4 Blue
W6.0		Pixel 2 & 0 Blue
W7.7		Pixel 62 & 60 Blue
W7.6		Pixel 58 & 56 Blue
W7.5		Pixel 54 & 52 Blue
W7.4		Pixel 50 & 48 Blue



W7.3		Pixel 46 & 44 Blue
W7.2		Pixel 42 & 40 Blue
W7.1		Pixel 38 & 36 Blue
W7.0		Pixel 34 & 32 Blue
W8.7	31:16	Pixel 15 Alpha
	15:0	Pixel 14 Alpha
W8.6		Pixel 13 & 12 Alpha
W8.5		Pixel 11 & 10 Alpha
W8.4		Pixel 9 & 8 Alpha
W8.3		Pixel 7 & 6 Alpha
W8.2		Pixel 5 & 4 Alpha
W8.1		Pixel 3 & 2 Alpha
W8.0		Pixel 1 & 0 Alpha
W9		Pixel 31:16 Alpha
W10		Pixel 47:32 Alpha
W11		Pixel 63:48 Alpha

"8 Bit Full" Output Format Control Mode

DWord	Bit	Description
W0.7	31:24	Pixel 31 Red
		Format = 8-bit UNORM
		Range = [00h:FFh]
	23:16	Pixel 30 Red
	15:8	Pixel 29 Red
	7:0	Pixel 28 Red
W0.6		Pixel 27:24 Red
W0.5		Pixel 23:20 Red
W0.4		Pixel 19:16 Red



W0.3	Pixel 15:12 Red
W0.2	Pixel 11:8 Red
W0.1	Pixel 7:4 Red
W0.0	Pixel 3:0 Red
W1.7	Pixel 63:60 Red
W1.6	Pixel 59:56 Red
W1.5	Pixel 55:52 Red
W1.4	Pixel 51:48 Red
W1.3	Pixel 47:44 Red
W1.2	Pixel 43:40 Red
W1.1	Pixel 39:36 Red
W1.0	Pixel 35:52 Red
W2	Pixels 31:0 Green
W3	Pixels 63:32 Green
W4	Pixels 31:0 Blue
W5	Pixels 63:32 Blue
W6	Pixels 31:0 Alpha
W7	Pixels 63:32 Alpha

"8 Bit Chrominance Downsampled" Output Format Control Mode

DWord	Bit	Description
W0.7	31:24	Pixel 62 Red
		Format = 8-bit UNORM
		Range = [00h:FFh]
	23:16	Pixel 60 Red
	15:8	Pixel 58 Red
	7:0	Pixel 56 Red
W0.6		Pixel 54, 52, 50, 48 Red



W0.5		Pixel 46, 44, 42, 40 Red
W0.4		Pixel 38, 36, 34, 32 Red
W0.3		Pixel 30, 28, 26, 24 Red
W0.2		Pixel 22, 20, 18, 16 Red
W0.1		Pixel 14, 12, 10, 8 Red
W0.0		Pixel 6, 4, 2, 0 Red
W1.7	31:24	Pixel 31 Green
	23:16	Pixel 30 Green
	15:8	Pixel 29 Green
	7:0	Pixel 28 Green
W1.6		Pixel 27:24 Green
W1.5		Pixel 23:20 Green
W1.4		Pixel 19:16 Green
W1.3		Pixel 15:12 Green
W1.2		Pixel 11:8 Green
W1.1		Pixel 7:4 Green
W1.0		Pixel 3:0 Green
W2		Pixel 63:32 Green
W3.7	31:24	Pixel 62 Blue
	23:16	Pixel 60 Blue
	15:8	Pixel 58 Blue
	7:0	Pixel 56 Blue
W3.6		Pixel 54, 52, 50, 48 Blue
W3.5		Pixel 46, 44, 42, 40 Blue
W3.4		Pixel 38, 36, 34, 32 Blue
W3.3		Pixel 30, 28, 26, 24 Blue



W3.2		Pixel 22, 20, 18, 16 Blue
W3.1		Pixel 14, 12, 10, 8 Blue
W3.0		Pixel 6, 4, 2, 0 Blue
W4.7	31:24	Pixel 31 Alpha
	23:16	Pixel 30 Alpha
	15:8	Pixel 29 Alpha
	7:0	Pixel 28 Alpha
W4.6		Pixel 27:24 Alpha
W4.5		Pixel 23:20 Alpha
W4.4		Pixel 19:16 Alpha
W4.3		Pixel 15:12 Alpha
W4.2		Pixel 11:8 Alpha
W4.1		Pixel 7:4 Alpha
W4.0		Pixel 3:0 Alpha
W5		Pixel 63:32 Alpha

### 2.13.2.6 Deinterlace

The deinterlace message has three different writeback messages, depending on the **DI Enable** and **DI Partial** fields of SAMPLER\_STATE.

Pixels are indicated by an (X, Y) pair. The following tables indicate the format of common **Luma**, **Chroma**, **STMM**, and **Block Noise Estimate/Denoise History** blocks defined as portions of the specific writeback messages defined in the following sections. Each block defines one register.

Luma block definition:

DWord	Bit	Description
Wn.7	31:24	Luma (15,1)
		Format = U8
	23:16	Luma (14,1)
	15:8	Luma (13,1)
	7:0	Luma (12,1)
Wn.6	31:0	Luma (11:8,1)



DWord	Bit	Description
Wn.5	31:0	Luma (7:4,1)
Wn.4	31:0	Luma (3:0,1)
Wn.3	31:0	Luma (15:12,0)
Wn.2	31:0	Luma (11:8,0)
Wn.1	31:0	Luma (7:4,0)
Wn.0	31:0	Luma (3:0,0)

**Chroma** block definition:

DWord	Bit	Description
Wp.7	31:24	Cb (14,1)
		Format = U8
	23:16	Cr (14,1)
		Format = U8
	15:8	Cb (12,1)
	7:0	Cr (12,1)
Wp.6	31:0	Cr & Cb (10:8,1)
Wp.5	31:0	Cr & Cb (6:4,1)
Wp.4	31:0	Cr & Cb (2:0,1)
Wp.3	31:0	Cr & Cb (14:12,0)
Wp.2	31:0	Cr & Cb (10:8,0)
Wp.1	31:0	Cr & Cb (6:4,0)
Wp.0	31:0	Cr & Cb (2:0,0)

#### **STMM** block definition:

DWord	Bit	Description
Wr.7	31:24	STMM (14,3)
		Format = U8
	23:16	STMM (12,3)
	15:8	STMM (10,3)
	7:0	STMM (8,3)



DWord	Bit	Description
Wr.6	31:0	STMM (6:0,3)
Wr.5	31:0	STMM (14:8,2)
Wr.4	31:0	STMM (6:0,2)
Wr.3	31:0	STMM (14:8,1)
Wr.2	31:0	STMM (6:0,1)
Wr.1	31:0	STMM (14:8,0)
Wr.0	31:0	STMM (6:0,0)

Block Noise Estimate/Denoise History block definition: [prior to Gen6]

DWord	Bit	Description
Wq.7	31:0	Reserved : MBZ
Wq.6	31:0	Reserved : MBZ
Wq.5	31:0	Reserved : MBZ
Wq.4	31:0	Reserved : MBZ
Wq.3	31:0	Reserved : MBZ
Wq.2	31:0	Reserved : MBZ
Wq.1	31:8	Reserved : MBZ
Wq.1	7:0	Block Noise Estimate
		Format = U8
Wq.0	31:24	<b>Denoise History</b> for $4x4$ at Y = 15 to 12, X = 3 to 0
		Format = U8
Wq.0	23:16	<b>Denoise History</b> for $4x4$ at Y = 11 to 8, X = 3 to 0
Wq.0	15:8	<b>Denoise History</b> for $4x4$ at $Y = 7$ to $4$ , $X = 3$ to $0$
Wq.0	7:0	<b>Denoise History</b> for $4x4$ at $Y = 3$ to 0, $X = 3$ to 0

Block Noise Estimate/Denoise History block definition: [ Gen6]

Wq.7	31:16	Y[15:0] - For a 1080 screen & 4 high blocks we need 9-bits
Wq.7		X[15:0] – for a 2048 screen & 16 wide block we need 7-bits
Wq.6	31:24	STAD0 – Sum in time of absolute differences for 16x8 (DN only) or 16x4 (DN/DI)
		Format = U8
Wq.6	23:16	STAD1
Wq.6	15:8	STAD2



r		
Wq.6	7:0	STAD3
Wq. <mark>5</mark>		SHCM0 – Sum horizontaly of absolute differences
Wq.5	23:16	SHCM1
Wq.5	15:8	SHCM2
Wq.5	7:0	SHCM3
	31:24	SVCM0 – Sum vertically of absolute differences.
Wq.4	23:16	SVCH1
Wq.4	15:8	SVCH2
Wq.4	7:0	SVCH3
Wq.3	31:16	FMD Variance[0] - Diff_cTpT – difference in top fields of current and previous frame
		Format = U16
Wq.3	15:0	<b>FMD Variance[1]</b> – Diff_cBpB – difference in bottom field of current and previous frame
Wq.2	31:16	<b>FMD Variance[2]</b> – Diff_cTcB – difference between top and bottom field in current frame.
Wq.2	15:0	FMD Variance[3] – Diff_cTpB – difference between current top and previous bottom
Wq.1	31:16	<b>FMD Variance[4] –</b> Diff_cBpT – difference between current bottom and previous top.
Wq.1	15:8	FMD Variance[7] – sum of pixels that are moving (different above a threshold)
		Format = U8
Wq.1		
Wq.0		
1 1		

### Block Noise Estimate/Denoise History block definition: [Gen6 DI enabled]

DWord	Bit	Description
Wq.7	31:16	Y[15:0] – Location of 16x4
Wq.7	15:0	X[15:0] - Location of 16x4
Wq.6	31:24	STAD0 - Sum in time of absolute differences for 4x4 Format = U8 [STAD values are 0 if DN is disabled]
Wq.6	23:16	STAD1
Wq.6	15:8	STAD2
Wq.6	7:0	STAD3 (Ignore when both DN & DI are enabled)
Wq.5	31:24	SHCM0 - Sum horizontally of absolute differences for 4x4



r	Farment 110 10110M university of the disable di
	Format = U8 [SHCM values are 0 if DN is disabled]
23:16	SHCM1
15:8	SHCM2
7:0	SHCM3 (Ignore when both DN & DI are enabled)
31:24	SVCM0 Sum Vertically of absolute differences for 4x4
	Format = U8 [SVCM values are 0 if DN is disabled]
23:16	SVCM1
15:8	SVCM2
7:0	SVCM3 (Ignore when both DN & DI are enabled)
31:16	Diff_cTpT - difference in top fields of current and previous frame Format = U16
15:0	Diff_cBpB - difference in bottom field of current and previous frame
31:16	Diff_cTcB - difference between top and bottom field in current frame.
15:0	Diff_cTpB - difference between current top and previous bottom
31:16	Diff_cBpT - difference between current bottom and previous top.
15:8	Motion_Count - number of pixels that are moving (different above a threshold) Format = U8
7:0	Block Noise Estimate for 16x4 (Valid only if DN is enabled)
31:24	<b>Denoise History</b> for 4x4 at Y = 15 to 12, X = 3 to 0
	Format = U8
23:16	<b>Denoise History</b> for 4x4 at Y = 11 to 8, X = 3 to 0
15:8	<b>Denoise History</b> for 4x4 at Y = 7 to 4, X = 3 to 0
7:0	<b>Denoise History</b> for 4x4 at Y = 3 to 0, X = 3 to 0
	15:8         7:0         31:24         23:16         15:8         7:0         31:16         15:0         31:16         15:8         7:0         31:24         23:16         15:8         7:0         31:24         23:16         15:8         7:0         31:24         23:16         15:8

Block Noise Estimate/Denoise History block definition: [Gen6 DI disabled]

DWord	Bit	Description
Wq.7	31:16	Y[15:0] – Location of 16x4
Wq.7	15:0	X[15:0] - Location of 16x4
Wq.6	31:24	STAD0 - Sum in time of absolute differences for 4x8 Format = U8
Wq.6	23:16	STAD1
Wq.6	15:8	STAD2
Wq.6	7:0	STAD3
Wq.5	31:24	SHCM0 - Sum horizontally of absolute difference for 4x8
Wq.5	23:16	SHCM1
Wq.5	15:8	SHCM2
Wq.5	7:0	SHCM3
Wq.4	31:24	SVCM0 Sum Vertically of absolute difference for 4x8
Wq.4	23:16	SVCM1
Wq.4	15:8	SVCM2
Wq.4	7:0	SVCM3



-		
Wq.3	31:16	Reserved
Wq.3	15:0	Reserved
Wq.2	31:8	Reserved
Wq.2	7:0	Block Noise Estimate for 16x8
Wq.1	31:24	<b>Denoise History</b> for 4x4 at X = 15 to 12, Y = 7 to 4 Format = U8
Wq.1	23:16	<b>Denoise History</b> for 4x4 at X = 11 to 8, Y = 7 to 4
Wq.1	15:8	<b>Denoise History</b> for $4x4$ at $X = 7$ to $4$ , $Y = 7$ to $4$
Wq.1	7:0	<b>Denoise History</b> for $4x4$ at X = 15 to 12, Y = 3 to 0
Wq.0	31:24	<b>Denoise History</b> for $4x4$ at Y = 15 to 12, X = 3 to 0
		Format = U8
Wq.0	23:16	<b>Denoise History</b> for $4x4$ at Y = 11 to 8, X = 3 to 0
Wq.0	15:8	<b>Denoise History</b> for $4x4$ at $Y = 7$ to $4$ , $X = 3$ to $0$
Wq.0	7:0	<b>Denoise History</b> for $4x4$ at $Y = 3$ to 0, $X = 3$ to 0

### Block Noise Estimate/Denoise History block definition: [Gen7 +] DI Enabled

DWord	Bit	Description
-		Y[15:0]
Wq.7		X[15:0]
Wq.6	31:16	STAD - Sum in time of absolute differences for 16x4 – value is 0 if DN disabled. Format = U16
Wq.6	15:0	SHCM - Sum horizontaly of absolute differences – value is 0 if DN is disabled. Format = U16
Wq.5	31:16	SVCM - Sum vertically of absolute differences – value is 0 if DN is disabled Format = U16
Wq.5	15:0	Diff_cTpT - sum of differences in top fields of current and previous frame Format = U16
Wq.4	31:16	Diff_cBpB - sum of differences in bottom field of current and previous frame Format = U16
Wq.4	15:0	Diff_cTcB -sum of differences between top and bottom field in current frame. Format = U16
Wq.3	31:16	Diff_cTpB - sum of differences between current top and previous bottom Format = U16
Wq.3	15:0	Diff_cBpT - sum of differences between current bottom and previous top.



DWord	Bit	Description
		Format = U16
Wq.2	31:0	Reserved
Wq.1	31:24	Tearing_Count - number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB) Format = U8
Wq.1	23:16	Fitting_Count - number of pixels that have (diff_cTcB<=diff_cTcT + diff_cBcB) Format = U8
Wq.1	15:8	Motion_Count - number of pixels that are moving (different above a threshold) Format = U8
Wq.1	7:0	Block Noise Estimate Format = U8
Wq.0	31:24	<b>Denoise History</b> for 4x4 at Y = 15 to 12, X = 3 to 0 Format = U8
Wq.0	23:16	<b>Denoise History</b> for 4x4 at Y = 11 to 8, X = 3 to 0
Wq.0	15:8	<b>Denoise History</b> for 4x4 at Y = 7 to 4, X = 3 to 0
Wq.0	7:0	<b>Denoise History</b> for 4x4 at Y = 3 to 0, X = 3 to 0

Block Noise Estimate/Denoise History block definition: [Gen7+] DI Disabled:

DWord	Bit	Description				
Wq.7	31:16	Y[15:0]				
Wq.7	15:0	X[15:0]				
Wq.6	31:16	STAD - Sum in time of absolute differences for top 16x4 Format = U16				
Wq.6	15:0	SHCM - Sum horizontaly of absolute differences for top 16x4 Format = U16				
Wq.5	31:16	SVCM - Sum vertically of absolute differences for top 16x4 Format = U16				
Wq.5	15:0	STAD - Sum in time of absolute differences for bottom 16x4 Format = U16				
Wq.4	31:16	SHCM - Sum horizontaly of absolute differences for bottom 16x4 Format = U16				
Wq.4	15:0	SVCM - Sum vertically of absolute differences for bottom 16x4 Format = U16				
Wq.3	31:0	Reserved				
Wq.2		Reserved				
Wq.2	7:0	Block Noise Estimate Format = U8				



DWord	Bit	Description			
Wq.1	31:24	Denoise History for 4x4 at X = 15 to 12, Y = 7 to 4 Format = U8			
Wq.1	23:16	Denoise History for 4x4 at X = 11 to 8, Y = 7 to 4			
Wq.1	15:8	Denoise History for 4x4 at X = 7 to 4, Y = 7 to 4			
Wq.1	7:0	Denoise History for $4x4$ at X = 3 to 0, Y = 7 to 4			
Wq.0	31:24	Denoise History for 4x4 at X = 15 to 12, Y = 3 to 0 Format = U8			
Wq.0	23:16	Denoise History for 4x4 at X = 11 to 8, Y = 3 to 0			
Wq.0	15:8	Denoise History for 4x4 at X = 7 to 4, Y = 3 to 0			
Wq.0	7:0	Denoise History for 4x4 at X = 3 to 0, Y = 3 to 0			

#### DI Enabled (Only)

This writeback message is returned when the DI Enable field in SAMPLER\_STATE is enabled. The response length possibilities are:

- DN Enabled & surface\_format == 4:2:2 packed: 12
- DN Enabled & surface\_format != 4:2:2 packed: 11
- DN Disabled: 10

<b>DWord</b> B	it Description
W0	Previous 2nd Field Deinterlaced Luma for Y=0,1
	Refer to Luma block above for definition.
W1	Previous 2nd Field Deinterlaced Luma for Y=2,3
W2	Previous 2nd Field Deinterlaced Chroma for Y=0,1
	Refer to Chroma block above for definition.
W3	Previous 2nd Field Deinterlaced Chroma for Y=2,3
W4	Current 1 <sup>st</sup> Field Deinterlaced Luma for Y=0,1
W5	Current 1 <sup>st</sup> Field Deinterlaced Luma for Y=2,3
W6	Current 1 <sup>st</sup> Field Deinterlaced Chroma for Y=0,1
W7	Current 1 <sup>st</sup> Field Deinterlaced Chroma for Y=2,3
W8	STMM
	Refer to STMM block above for definition.
W9	Block Noise Estimate/Denoise History
	Refer to Block Noise Estimate/Denoise History block above for definition.



DWord	Bit	Description		
W10		Current 2 <sup>nd</sup> Field Luma for 16x2		
		This register is only included if <b>DN Enable</b> is enabled.		
W11		Current 2 <sup>nd</sup> Field Chroma		
		This register is only included if <b>DN Enable</b> is enabled.		
		Only valid if input surface format is 4:2:2		

The denoised luma for both the current  $1^{st}$  and  $2^{nd}$  field needs to be written out, but only the  $2^{nd}$  field has a dedicated location. This is because the denoised data for the  $1^{st}$  field is in the deinterlaced output for the  $1^{st}$  field – Y=0 and Y=2 are the denoised data, while Y=1 and Y=3 either the deinterlaced lines or copied from the previous or current frame if progressive.

#### DI Disabled

This writeback message is returned when the **DI Enable** field in SAMPLER\_STATE is disabled. The DN with DI disabled responses with a 16x8 block rather than a 16x4 with a response length of 9 for a 4:2:2 input format, or 5 for other formats. Two denoised luma and chroma fields are combined into an interleaved top/bottom format.

		Description
wo		Luma for Y=0 & 1
		Refer to Luma block above for definition.
W1		Luma for Y=2 & 3
		Refer to Luma block above for definition, but add 2 to Y to get location
W2		Luma for Y=4 & 5
W3		Luma for Y=6 & 7
W4.7	31:16	Y[15:0]
		Y co-ordinate of the current block within the frame
W4.7	15:0	X[15:0]
		X co-ordinate of the current block within the frame
W4. <mark>6</mark>	31:24	STAD0 – Sum in time of absolute differences for the 1st 4x8
		Format = U8
W4.6	23:16	STAD1– Sum in time of absolute differences for the 2 <sup>nd</sup> 4x8
W4.6	15:8	<b>STAD2 –</b> Sum in time of absolute differences for the 3 <sup>rd</sup> 4x8
W4.6	7:0	STAD3 – Sum in time of aboslute differences for the 4 <sup>th</sup> 4x8
W4.5	31:24	SHCM0 – Sum horizontaly of absolute differences
W4.5	23:16	SHCM1




		Description					
W4.5	15:8	SHCM2					
W4.5	7:0	SHCM3					
W4.4	31:24	SVCM0 – Sum vertically of absolute differences.					
W4.4	23:16	SVCH1					
W4.4	15:8	SVCH2					
W4.4	-	SVCH3					
W4.3	31:0	Reserved : MBZ					
W4.2	31:8	Reserved : MBZ					
	7:0	Block Noise Estimate					
		Format = U8					
W4.1	W4.1 31:24 Denoise History for 4x4 at X = 15 to 12, Y = 7 to 4						
	23:16	Denoise History for 4x4 at X = 11 to 8, Y = 7 to 4					
	15:8	Denoise History for 4x4 at X = 7 to 4, Y = 7 to 4					
	7:0	Denoise History for 4x4 at X = 3 to 0, Y = 7 to 4					
W4.0	31:24	Denoise History for 4x4 at X = 15 to 12, Y = 3 to 0					
	23:16	Denoise History for 4x4 at X = 11 to 8, Y = 3 to 0					
	15:8	Denoise History for 4x4 at X = 7 to 4, Y = 3 to 0					
	7:0	Denoise History for 4x4 at X = 3 to 0, Y = 3 to 0					
W5		Chroma for Y=0 & 1					
		Refer to Chroma block above for definition.					
		Only delivered if input surface format is 4:2:2					
W6		Chroma for Y=2 & 3					
		Refer to Chroma block above for definition, but add 2 to Y to get location.					
		Only delivered if input surface format is 4:2:2					
W7		Chroma for Y=4 & 5					
		Only valid if input surface format is 4:2:2					
W8		Chroma for Y=6 & 7					
		Only sent if input surface format is 4:2:2					



# 3. Shared Functions – Data Port

The Data Port provides all memory accesses for the subsystem other than those provided by the sampling engine. These include render target writes, constant buffer reads, scratch space reads/writes, and media surface accesses.


The diagram below shows the three parts of the Data Port (Sampler Cache, Constant Cache, and Render Cache) and how they connect with the caches and memory subsystem. The execution units and sampling engine are shown for clarity.



The kernel programs running in the execution units communicate with the data port via messages, the same as for the other shared function units. The three data ports are considered to be separate shared functions, each with its own shared function identifier.

The diagram below shows the four parts of the Data Port (Sampler Cache, Constant Cache, Data Cache and Render Cache) and how they connect with the caches and memory subsystem. The execution units and sampling engine are shown for clarity.





The kernel programs running in the execution units communicate with the data port via messages, the same as for the other shared function units. The four data ports are considered to be separate shared functions, each with its own shared function identifier.

# 3.1 Cache Agents

The data port allows access to memory via various caches. The choice of which cache to use for a given application is dictated by its restrictions, coherency issues, and how heavily that cache is used for other purposes.

The cache to use is selected by the shared function accessed.

### 3.1.1 Render Cache

The render cache is intended to be used for the following surfaces:

- 3D render target surfaces
- · destination surfaces for media applications
- intermediate working surfaces for media applications
- scratch space buffers
- streamed vertex buffers

The render cache is a read/write cache that supports 3D render target surfaces, media read/write surfaces, and typed read/write surfaces.



# 3.1.2 Data Cache

The data cache is a read/write cache that is coherent across the physical instances of this cache. It is intended to be used for the following surfaces:

- constant buffers
- destination surfaces for media applications
- intermediate working surfaces for media applications
- scratch space buffers
- general read/write access of surfaces
- atomic operations
- shared memory for GPGPU thread groups

The data cache can be accessed via the *Data Cache Data Port* shared function, and via the load and store EU messages. Ordering from a single thread is maintained when accessing the data cache using only one of these mechanisms, but is not maintained when using both of these mechanisms from the same thread. In these instances, software must ensure ordering by utilizing write commits and/or waiting for read data to be returned.

## 3.1.3 Sampler Cache

The sampler cache is a read-only cache that supports both linear and tiled memory. In addition to being used by the sampling engine (via the sampling engine messages), the sampler cache is intended to be used for source surfaces in media applications via the data port. The same application may use the sampler cache via the sampling engine and data port without flushing the pipeline between accesses.

# 3.2 Surfaces

The data elements accessed by the data port are called "surfaces". There are two models used by the data port to access these surfaces: surface state model and stateless model.

### 3.2.1 Surface State Model

The data port uses the binding table to bind indices to surface state, using the same mechanism used by the sampling engine. The surface state model is used when a **Binding Table Index** (specified in the message descriptor) of less than 255 is specified. In this model, the **Binding Table Index** is used to index into the binding table, and the binding table entry contains a pointer to the SURFACE\_STATE. SURFACE\_STATE contains the parameters defining the surface to be accessed, including its location, format, and size.

This model is intended to be used for constant buffers, render target surfaces, and media surfaces.

### 3.2.2 Stateless Model

The stateless model is used when a **Binding Table Index** (specified in the message descriptor) of 255 is specified. In this model, the binding table is not accessed, and the parameters that define the surface state are overloaded as follows:

- Surface Type = SURFTYPE\_BUFFER
- Surface Format = R32G32B32A32\_FLOAT



- Vertical Line Stride = 0
- Surface Base Address = General State Base Address + Immediate Base Address
- Buffer Size = checked only against General State Access Upper Bound
- Surface Pitch = 16 bytes
- Utilize Fence = false
- Tiled = false

This model is primarily intended to be used for scratch space buffers.

# 3.2.3 Shared Local Memory (SLM)

The shared local memory (SLM) is a high bandwidth memory that is not backed up by system memory. It is enabled by configuring the L3 cache to use a portion of its space for the SLM. One SLM is present in each half slice, and its contents are shared between all of the active threads in that half slice. Its contents are uninitialized after creation, and its contents disappear when deallocated.

The SLM is accessed when a **Binding Table Index** (specified in the message descriptor) of 254 is specified. The binding table is not accessed, and the parameters that define the surface state are overloaded as follows:

- Surface Type = SURFTYPE\_BUFFER
- Surface Format = RAW
- Surface Base Address = points to the start of the internal SLM (no memory address is applicable)
- Surface Pitch = 1 byte

Due to the predefined surface state attributes for the SLM, only a subset of the data port messages can be used. This includes the Byte Scattered Read/Write, Untyped Surface Read/Write, and Untyped Atomic Operation messages. In addition, only the data cache data port is supported, the other data ports treat Binding Table Index 254 as a normal surface state access.

**Programming Note:** Accesses to SLM don't have any bounds checking. Addresses beyond the size (64KB) of the SLM will wrap around.

# 3.3 Write Commit

For write messages, an optional write commit writeback message can be requested via the Send Write Commit Message bit in the message descriptor. This bit causes a return message to the thread indicating when the write has been committed to the in-order cache pipeline and it is safe to issue another access to the same data with the assurance that it will happen after the first write. A read issued after the write commit ensures that the read will get the newly written data, and another write issued after the write commit will be the last to modify the data. "Committed" does not guarantee that the data has been actually written to the memory subsystem, but only that the write has been scheduled and cannot be passed by another read or write issued subsequently.

If **Send Write Commit Message** is used on a Flush Render Cache message, the write commit is sent only when the render cache has completed its flush to memory. A read issued to another cache after the write commit is received will be guaranteed to retrieve the "new" data that was written before the Flush Render Cache message was issued.



The write commit does not modify the destination register, but merely clears the dependency associated with the destination register. Thus, a simple "mov" instruction using the register as a source is sufficient to wait for the write commit to occur. The following code sequence indicates this:

send r12 m1 DPWRITE; issue write to render cache

mov m1 r3; assemble read message

mov r12 r12; block on write commit

send r13 m1 DPREAD; read same location as write

Prior to End of Thread with a URB\_WRITE, the kernel must ensure all writes are complete by sending the final write as a committed write for all non-pixel shaders.

# 3.4 Read/Write Ordering

Reads and writes issued from the same thread *are* guaranteed to be processed in the same order as they are issued. Software mechanisms must still ensure ordering of accesses issued from different threads.

# 3.5 Accessing Buffers

There are four data port messages used to access buffers. Three of these are used for both constant buffers and scratch space buffers, the fourth is used by the geometry shader kernel to write to streamed vertex buffers. All of these messages support only buffers, and can use the surface state model as well as the stateless model.

The following table indicates the intended applications of each of the buffer messages.

Message	Applications
OWord Block Read/Write	<ul> <li>constant buffer reads of a single constant or multiple contiguous constants</li> </ul>
	<ul> <li>scratch space reads/writes where the index for each pixel/vertex is the same</li> </ul>
	block constant reads, scratch memory reads/writes for media
OWord Dual Block Read/Write	<ul> <li>SIMD4x2 constant buffer reads where the indices of each vertex/pixel are different (if there are two indices and they are the same, hardware will optimize the cache accesses and do only one cache access)</li> </ul>
	• SIMD4x2 scratch space reads/writes where the indices are different.
DWord Scattered Read/Write	SIMD8/16 constant buffer reads where the indices of each pixel are different (read one channel per message)
	<ul> <li>SIMD8/16 scratch space reads/writes where the indices are different (read/write one channel per message)</li> </ul>
	<ul> <li>general purpose DWord scatter/gathering, used by media</li> </ul>
Streamed Vertex Buffer Write	geometry shader streaming vertex data out

These messages generally ignore the surface format field of the state and perform no format conversion. The exception is the Streamed Vertex Buffer Write, which uses the surface format field to determine only how many channels are to be written. The data contained in each channel is still not converted in any way.



# 3.6 Accessing Media Surfaces

The Media Block Read/Write message is intended to be used to access 2D media surfaces. The message specifies an X/Y coordinate into the 2D surface as input. Since this message only supports 2D surfaces, the stateless model cannot be used with this message.

### 3.6.1 Color Processing

The image enhancement color processing pipe, known as IECP or shortly CP. The pipe contains a couple of functions:

- Packer with 422 to 444 converter.
- Skin Tone detection & Enhancement (STDE).
- Color Gamut Compression (CGC) (added for
- TCCE Automatic Contrast Enhancement (ACE) & Total Color Control (TCC).
- Procamp.
- Color Space Converter (CSC).
- repacker with 444 to 422 converter

Since these functions are performed on per-pixel basis, IECP is integrated in Render Cache Pixel Backend (RCPB). The operation of each functionality could be on/off through the enable bit of each function.

Surface Format Name
R16G16B16A16_UNORM
B8G8R8A8_UNORM
R10G10B10A2_UNORM
R10G10B10A2_UNORM_SRGB
R8G8B8A8_UNORM
R8G8B8A8_UNORM_SRGB
B10G10R10A2_UNORM
B10G10R10A2_UNORM_SRGB
B8G8R8X8_UNORM
R16_UNORM
YCRCB_NORMAL
YCRCB_SWAPUVY
YCRCB_SWAPUV
YCRCB_SWAPY


### 3.6.1.1 Overview of color processing pipeline

The input message to IECP is 256 bits data from RCPB (contains 2 lines X 2 pixels per clock); along with 256 bits color enhancement state from ISC (State Arbitator for). This **unpacker** converts 256b into two pixels per clock, 36 bits each. In case of 422 inputs the UV are the same for the two pixels in the pair (422 to 444 conversion).

The **Re-packer** (the CSC) delivers 2 pixels in parallel, 36 bits each. The 2x2 message pixels are packed again to 256b and sent with the outgoing message. The 256 bits are organized according to the data type (422/444, 8/16 bits). In case of 422 output, the UV is the average of two adjacent pixels. Also the pipe itself is 12bis/pixel component, in the output message it will be either 8 bit/pixel component (while taking only the 8 MSB) or 16 bits/pixel component (while adding 0000 at the LSB).



There is statistic information from ACE block (10 bit histogram, 1 bit aoi and 1bit skin pixel) to be sent to VSC (Video Statistic Counter). VSC will process on these data and output the maximum and minimum value of the luma values (Ymax and Ymin) and the number of total skin pixels through MMIO. The Software development can access these data through MMIO and performs the SW part of the color processing algorithms.




The color-processing enables the user to customize visual quality of video playback on the PC platform. The seven functions main goals can be summarized as:

- 422 to 444 converter and the 444 to 422 converter functions enable us some flexibility in the data format input and output.
- Skin Tone Detection/Enhancement function detects skin like color and attempts to change the tone based on user specified parameters to make it more palatable to the user.
- Automatic Contrast Enhancement increases details in dark and bright areas by changing the contrast function in relation to frames luma histogram.
- Total color control allows the user to increase or decrease the color saturation of the six basic colors (Red, Green, Blue, Magenta, Cyan, Yellow).
- Procamp enables the user to control the Brightness, Contrast, Saturation and the Hue.
- Color Space Converter enables the user to convert color space from YUV format to RGB.

The module of color gamut compression is added among STDE and TCC/ACE in the below diagram.





The performance of IVB IECP pipe is improved to 4 pixels per clock for input video of 4:2:2 format and maintained at 2 pixels per clock for input video of 4:4:4 format.

With this performance improvement for 4:2:2 input, there are a couple of addition/modification of IVB pipe to the existing IECP pipe of GT.

The following changes are being done:

Unpacker:

The input format 4:2:2 and 4:4:4 are supported for unpacker. Input video of 4:2:2 format by default is operating at 4 pixels per clock. Input video of 4:4:4 format by default is dependent of an auto UV detection logic to determine if it is operating at 2 pixels per clock, or it could be operating at 4 pixels per clock if detection logic identifies the "true" 4:2:2 format is contained.

A by default auto UV detection logic for the input video of 4:4:4 format tests the MSB 8-bits of the U, V channel value. With the pixel layout below:

Pix_	0	Pix_	_1
Pix_	2	Pix_	3

The 4:2:2 format is detected if the below conditions are observed

- $U_pixel_0 = U_pixel_1$
- $U_pixel_2 = U_pixel_3$
- $V_pixel_0 = V_pixel_1$
- $V_pixel_2 = V_pixel_3$

When the 4:2:2 format is detected from the input video of 4:4:4 format, the performance improved mode at 4 pixels per clock is applicable. Thus, the average of the U, V values in horizontal direction is used as the U, V output to the remaining pipe. If UV detection logic cannot detect the input as 4:2:2 format, it will operate as 4:4:4 mode.

There is a flag bit as the state parameters to force the operation in 4:2:2 mode ( $\Phi o \rho \chi \epsilon \delta 422\_\phi o \rho\_444$ ) when the input video is of 4:4:4 format. In this case, the horizontal average of U, V pixel values is taken as the output values to the remaining pipe. A flag bit of state parameter,  $\Phi o \rho \chi \epsilon \delta 444\_\phi o \rho\_444$ , is provided to ensure the 4:4:4 operation for the input of 4:4:4 format. There is also a flag bit of state parameter to force the operation in 4:4:4 mode ( $\Phi o \rho \chi \epsilon \delta 444\_\phi o \rho\_422$ ) when the input video is of 4:2:2 format. In this case, U, V pixel values are horizontally replicated as the output values to the remaining pipe. It is 2



pixel/clk when  $\Phi_{0}\rho\chi\epsilon\delta444_{\phi}\rho_{444}$  or  $\Phi_{0}\rho\chi\epsilon\delta444_{\phi}\rho_{422}$  is enabled and is 4 pixel/clk when  $\Phi_{0}\rho\chi\epsilon\delta422$  is enabled.

In 4:2:2 mode, all the four Y-channels and two U, V channels in the 422 format as is to STD. No sequencing. An example of the values Y\_p0, Y\_p1, Y\_p2, Y\_p3, U\_p01, V\_p01, U\_p23, V\_p23 are the pixel values being sent to the pipe.

In 4:4:4 mode, 2 pixels (two Y, U, V, A channels) are forwarded per clock to STD. Sequencing is done across two clocks. To keep the pipe with minimum changes the corresponding channels are sent like below example:

Y\_p0, X, Y\_p1, X, U\_p0, V\_p0, U\_p1, V\_p1 are the pixel values which are sent to the pipe. Where "X" is don't care.

#### Skin tone detection /enhancement

For both 4:2:2/4:4:4 the detection in UV space is done for the two UV values independently. i.e. both the rectangle and diamond std factor are calculated in similar way for both 4:2:2/4:4:4 format. Satnew and HueNew are also calculated based on the two UV values based out of the PWL.

For the Y-factor calculation is done for 4 pixels. In case of 4:2:2 all four pixels are valid, but for 4:4:4 only two pixels are valid. The factor calculated on UV space in step 1 is replicated for the horizontal pixels and we get the effective four STD factors out of this step.

In VY-factor calculation, the V is replicated for the horizontal pixels i.e. pixel0 and pixel1 will use the same V pixel01 value and pixel2 and pixel3 will use the same V pixel23 value. We will get four STD factors out of this stage. For 4:2:2 mode, two resultant STD factors can be produced for skin tone enhancement or later stage based on the horizontal minimum, maximum, or average of the STD factors, which can specified via the state parameters  $\Sigma T\Delta M \alpha \xi$ ,  $\Sigma T\Delta M \iota v$ ,  $\Sigma T\Delta A \varpi \epsilon$ 

In skin tone enhancement module, based on Y-channel, MVdark and MVbright are calculated for 4 pixels. Then for 4:2:2 mode, the horizontal minimum, maximum, or average of MVdark values, which could be specified via the state parameters  $M_{\zeta}\Delta\alpha\rho\kappa M\alpha\xi$ ,  $M_{\zeta}\Delta\alpha\rho\kappa M\iota\nu$ ,  $M_{\zeta}\Delta\alpha\rho\kappa A\varpi\epsilon$ , can be used to effect the new Satnew and Huenew values. In 4:4:4, we use the corresponding MVdark/bright and discard the other i.e. no averaging.

Delta U/V : For 4:2:2 mode, the two resultant STD factors froom step iii are used to derive Delta U/V. For 4:4:4 mode, the corresponding pixel STD factor is used. Out of this stage we always get two Delta U/V values.

Finally only two updated U/V values using the above delta U/V values come out of the STDE pipe.

Color Gamut Compression:

For 4:2:2 mode, only two U/V values are received, and thus two Hue index are calculated and only two vertex point (Lv, Cv) lookups is checked.

For both 4:2:2/4:4:4, there are 4pixel Y channels so 4 parallel out pixel detection occurs based on the vertex points(Lv, Cv), U, V values. Four SF (scaling factor) are produced.

In 4:4:4 mode, only two of the above are valid and the rest two are discarded. Only the corresponding SF is used to calculate the new U/V values.

In 4:2:2 mode, two SF values are produced based on the horizontal minimum, maximum, or average value of SF, which could be specified via the state parameters  $\Sigma \Phi M \alpha \xi$ ,  $\Sigma \Phi M \iota \nu$ ,  $\Sigma \Phi A \varpi \epsilon$ . 4 updated Y values and 2 U/V values are produced out of Gamut compression

TCC works on 2 UV values received from gamut compression and is 2wide for 4:2:2 mode.

ACE works on 4 Y pixel received from Gamut compression and is 4 wide



Procamp optimizes and has 4pixel Y and 2pixel UV values and output the same in 4:2:2 mode

CSC optimized the UV portion and then uses the same result out for the 2 horizontal pixels and adds the result to the individual Ypixels. From CSC we will get 4pixel out for 4:2:2 mode.

Repacker pack sends the data 4 pixels for 4:2:2 mode as is to RCPB, but in the case of 4:4:4 it will combine the 2pixels received from CSC across 2 clocks before outputting the 4pixels to RCPB.

#### 3.6.1.2 Skin Tone Detection/Enhancement (STD/E)

The STD/E unit, composed of the Skin Tone Detection (STD) and Skin Tone Enhancement (STE) units, is part of color processing pipe located at the Render Cache Pixel Backend (RCBP).

The main goal of the STD/E is to reproduce the skin colors in a way that is more palatable to the observer, and by that to increase the sensed image quality. It may also pass indication of skin tones to the TCC and ACE.

The STD unit detects the skin like colors and passes a grade of skin tone color to the STE. The STE modify the saturation and Hue of the pixel. Both the STD and STE are per-pixel basis. The input pixels are required to be on the YUV space.

The skin tone detected factor will be recorded as a 5-bit number and it will be passed to the module of ACE and TCC to indicate the strength of skin tone likelihood.

#### 3.6.1.2.1 STD

The STD operates on digital images in the YUV color space. In these space the skin-tone region is represented by the ellipse in the (U,V) subspace (chroma components), by a trapeze membership function in the Y direction (luma component) and by a piece-wise linear classifier in the (V,Y) subspace.

U,V data is transformed into Hue and Saturation space through shifting and rotation

Step 1: shift rectangle

 $U_center = U - Y_{\mu \iota \delta_{\mu}}$ 

V\_center = V -  $\varsigma_{\mu\iota}\delta_{-}$ 

Step 2: rotate rectangle

Sat = -(U\_center \*  $Xo\sigma$  - V\_center \*  $\Sigma i\nu$ )

Hue = -(U\_center \*  $\Sigma iv + V_center * Xo\sigma$ )

Where: Sin =  $\Sigma iv(\Box\Box$ , and Cos = Xo $\sigma(\Box)$ .

#### Rectangle skin-tone measure determination

Skin-tone detection is described by a continue score on the [0,1] range, where a level 0 means not a skin (SkinToneFactor = 0), and a level 1 (SkinToneFactor = 1) means a full skin. In between, (0,1) region, we have partial skin-tone detection. This partial skin-tone detection is controlled by a margin parameter, which will be denoted by "H $\Sigma_{\mu\alpha}\rho\gamma\nu$ ". The SkinToneFactor is expressed by 5 bits, and thus have values in the [0,31] range.

```
if( abs(Sat) <= SatMax && abs(Hue) <= HueMax)
{
    if(HS_margin >= 5)
     {
        Sat_Factor = (Sat_max-abs(Sat)) / 2(HS_margin - 5);
    }
}
```



```
Hue_Factor = (Hue_max-abs(Hue)) / 2(HS_margin - 5);
     }
 else
    {
 Sat Factor = (Sat max-abs(Sat)) * 2(HS_margin - 5);
       Hue Factor = (Hue max-abs(Hue)) * 2(HS margin - 5);
    } //end of if(HS margin >= 5)
 }
else
{
       Sat Factor = 0;
      Hue Factor = 0;
} //end of if( abs(Sat) <= SatMax && abs(Hue) <= HueMax)
Sat Factor = min(Sat Factor, 31);
Hue Factor = min(Hue Factor, 31);
Rectagle SkinToneFactor = min(Sat Factor, Hue Factor);
```

#### Rhombus skin tone detection determination

Similar to the rectangle skin-tone measure, a rhombus-margin  $(\Delta \iota \alpha \mu o \nu \delta_{\mu} \alpha \rho \gamma \iota \nu)$  is introduced. This introduces a new rhombus region, inner to the original rhombus, in a similar happened with the rectangle. There are two regions such that: outside the original rhombus a SkinToneFactor = 0 (not a skin); inside the inner rhombus SkinToneFactor = 1 (full skin); in between 0 < SkinToneFactor < 1 indicating a partial skin-tone detection. As in the rectangle case, the SkinToneFactor is expressed by 5 bits, and thus have values in the [0,31] range.

A Diamond SkinToneFactor calculations algorithm is:

```
Dist = abs(Sat - Diamond du) + Diamond alpha(1/tan(\Box)) * abs(Hue -
Diamond dv);
//outside the diamond
if(Dist >= Diamond TH)
{
D_Factor = 0; //the point is out of the large rhombus
}
else if(Dist < (Diamond TH - Diamond margin))</pre>
 {
   D Factor = 31; //the point is inside the inner rhombus
 }
 else //the point is inbetween the outer and the inner rhombuses
  {
  if (Diamond margin \geq 5)
    {
    D Factor = (Diamond TH - Dist) / 2(Diamond margin - 5);
    }
   else
    {
    D_Factor = (Diamond_TH - Dist) * 2(Diamond_margin - 5);
    } // end of if(Diamond margin >= 5)
```



```
} // if(D < (Diamond_TH - Diamond_margin))
Diamond SkinToneFactor = D factor;</pre>
```

Finally the level of the skin-tone detection in the (U,V) subspace is given by:

UV\_SkinToneFactor = min(Rectangle\_SkinToneFactor, Diamond\_SkinToneFactor);

Detection in Y direction

The detection based on the Y-values, is given by a piece-wise linear membership function, which is defined with 4 points ( $\Psi_{\pi\sigma\iota\nu\tau_{\xi}}$ ) (x=1, 2, 3, and 4).

```
if(Y >= Y_Point_0 && in_Y < Point_1)
Y_Factor = (Y - Y_Point_0) * Y_Slope_1;
else if(Y >= Point_1 && Y < Point_2)
Y_Factor = 31;
else if(Y >= Point_2 && Y < Point_3)
Y_Factor = (Point_3 - Y) * Y_Slope_2
else
Y_Factor = 0;</pre>
```

At the end of the process a double (min,max) clipping is applied:

 $Y_Factor = min(31, max(Y_Factor, 0));$ 

The final Skin-Tone detection is is given by:

SkinToneFactor = min(UV\_SkinToneFactor, Y\_factor);

Detection in the VY plane (3D-like DTD)

The operation of the detection in VY plane is particularly enabled by  $\varsigma \Psi_{\Sigma}T\Delta_{E}\nu\alpha\beta\lambda\epsilon$  bit

It is known that the application of a three-dimensional (3D) classifier in the (Y,U,V) space, instead of a two dimensional (2D) skin-tone detector in the (U,V) plane, is resulted in a better detection. Implementation complexity of the full 3D classifier is too high, and forces us to approximate the classifier by more simple, but useful methods. Skin-tone data distribution implies (it is almost convex, and has a predominate directions) that the 3D classifier could be approximated by the intersection of the three 2D classifiers in (U,V), (U,Y), and (V,Y) subspaces. The (U,V) subspace is the most important one it is already approximated by the ellipse, as was described previously. Our study implies that the (V,Y) subspace is the next most important one. Although the (U,Y) space carries the STD information, it is heavily redundant and has the reduced importance.

Thus the approximation of 3D classifier is an intersection of (U,V) and (V,Y) two-dimensional classifiers. The (V,Y) classifier is given by two piece-wise linear functions (PWLF), Each PWLF is composed of four straight segments. Each segment is described by the three parameters (Point, Slope and bias). Thus a single PWLF (lower or upper) is described by 12 parameters (4 points, 4 biases, 4 slopes).

The parameters of lower part are: 4 point PxL (x=0, 1, 2, 3), 4 bias BxL (x=0, 1, 2, 3) and 4 slope SxL (x=0, 1, 2, 3).

The parameters of upper part are: 4 point PxU (x=0, 1, 2, 3), 4 bias BxU (x=0, 1, 2, 3) and 4 slope SxU (x=0, 1, 2, 3).

There is Programming Restrictions to specify the parameters

The points must be in the non-decreasing order:  $P0 \le P1 \le P2 \le P3$ .



The parts must be continues on they ends. Thus the user:

(a). must set:  $PO_L = PO_U$  (continuity at the leftmost points).

(b). must care for continuity at the rightmost points.

Margin for the detection in the VY plane (3D-like DTD)

Vertical margins of each part were introduced to provide a "soft" continuous detection over the classifier boundaries. There are two parameters defined

MαργινςΨΛ - the margin of the lower (blue) part.

MαργινςΨY - the margin of the upper (red) part.

Consider a pixel with coordinates  $(Y,V) = (P2_L,V_1)$ ,. This pixel has a Y coordinate exactly as of the point P2 and a V coordinate equal V1. For this pixel the detection relative to the Lower Part will be:

detL = Min (Max ((V1 - B2L) / MarginVYL, 0), 1)

The identical calculations are made for the Upper Line as well:

detU = Min (Max ((VU - V1) / MarginVYU, 0), 1)

Where:

 $det_L$  - is a detection relative to the Lower Part

 $det_{U}$  - is a detection relative to the Upper Part

 $V_{U}$  - is a V value of the Upper PWLF correspond to the Y=P2<sub>L</sub>

 $B_{U}$  - is a V value of the Lower PWLF correspond to the Y=P2<sub>L</sub>

The inverse operation of (1/ MarginVYL), and (1/ MarginVYU) is specified by the parameters INV\_MAPFIN\_ $\zeta \Psi \Lambda$  and IN $\zeta M\alpha \rho \gamma i v_{\zeta} \Psi Y$ .

Both detections (det<sub>L</sub>, det<sub>U</sub>) are reduced to 5 bit representations, and the overal detection in the (V,Y)-plane is given by:

 $det_VY = min(det_L, det_U)$ 

The final Skin-Tone Detection is given by the minimum of the previously calculated STD in the (U,V)-plane (9), and the current one:

SkinToneFactor = min(SkinToneFactor, det\_VY)

This value is represented with 5 bits, and has a [0,31] range.

#### 3.6.1.2.2 STE

The enhancement step is performed on the pixels which were detected as the skin-tone pixels only by the previous (STD) step. This step is divided into two sub-steps: saturation correction enhancemen and hue correction enhancement

STE – Saturation Correction Enhancement

The enhancement is performed by the transformation  $Sat_{New} = F_{Sat}(Sat_{Old})$ , which is realized by the piecewise linear function (PWLF) with a 4 straight segments.

The parameters of this PWLF are:

• Points:

SATP0 = -SatMax



 $\Sigma AT\Pi \xi$  (x=1,2,3) – defined by the user SATP4 = SatMax

• Biases:

SATB0 = -SatMax

 $\Sigma {\rm ATB} \xi \mbox{ (x=1,2,3)} - \mbox{ defined by the user}$ 

SATB4 = SatMax

• Slopes:

 $\Sigma AT\Sigma \xi$  (x=0,1,2,3) – defined by the user

There is Programming Restrictions to specify the parameters

The point Sat = -Sat<sub>Max</sub> maps to itself: (-Sat<sub>Max</sub>)  $\Box$  (-Sat<sub>Max</sub>).

The point Sat = Sat<sub>Max</sub> maps to itself: (Sat<sub>Max</sub>)  $\Box$  (Sat<sub>Max</sub>).

The correction function is continuous.

The correction function is non-decreasing.

Satold

 $\text{Sat}_{\text{New}}$ 

```
(-Sat<sub>Max</sub>,-Sat<sub>Max</sub>)
```

 $(Sat_{Max}, Sat_{Max})$ 

Identity

transformation

Fig.. General form of the Saturation correction PWLF.

Correction Function

STE – Hue Correction Enhancement

The enhancement is performed by the transformation  $Hue_{New} = F_{Sat}(Hue_{Old})$ , which is realized by the piecewise linear function (PWLF) with a 4 straight segments.

The parameters of this PWLF are:

• Points:

HUEP0 = -HueMax

 $\mathrm{HYE}\Pi\xi$  (x=1,2,3) – defined by the user

```
HUEP4 = HueMax
```

Biases:

HUEB0 = -HueMax

 $\operatorname{HYEB}\xi$  (x=1,2,3) – defined by the user

HUEB4 = HueMax

• Slopes:



HYEΣξ (x=0,1,2,3) – defined by the user There are Programming Restrictions to specify the parameters The point Hue = -HueUE<sub>Max</sub> maps to itself:  $(-Hue_{Max}) \square (-Hue_{Max})$ . The point Hue = Hue<sub>Max</sub> maps to itself:  $(Hue_{Max}) \square (Hue_{Max})$ . The correction function is continuous. The correction function is non-decreasing. Hue<sub>Old</sub> Hue<sub>New</sub> (-Hue<sub>Max</sub>,-Hue<sub>Max</sub>) (Hue<sub>Max</sub>,Hue<sub>Max</sub>) Identity transformation Fig. General form of the Hue correction PWLF. Correction Function STE – Skin Type Correction Enhancement

The operation of this mode is enabled by the control parameter  $\Sigma \kappa i \nu_{\tau} \psi \pi \epsilon \sigma_{\epsilon} \nu \alpha \beta \lambda \epsilon$ .

The Saturation and Hue enhancement processes are basic STE procedure. The advanced mode to adjust the enhacement based on the skin type define the second set of the Sat and the Hue enhancement parameters, which has an identical structure as the previous one (Points, Biases, Slopes) but having different values. We will refer one set of parameters to the Bright skin (Bs), and the other to the Dark skin (Ds). Each pixel is referred as belongs to the Bright, the Dark, or to the both skin types with a different membership values. The Dark/Bright skin classifier is defined by the two parameters:  $\Sigma \kappa_{IV} \tau \psi \pi \epsilon \sigma_{-} \tau \eta \epsilon \sigma_{\eta}$ , and  $\Sigma \kappa_{IV} \tau \psi \pi \epsilon \sigma_{-} \mu \alpha \rho \gamma_{IV}$ . It works on the luma (Y) values.

The parameters related are

Points:

 $\mathrm{HYE}\Pi\xi\_\Delta\mathrm{APK}\x=1,2,3)$  – defined by the user

 $\Sigma AT\Pi \xi \Delta APK$  (x=1,2,3) – defined by the user

Biases:

HYEB $\xi_\Delta$ APK (x=1,2,3) – defined by the user

 $\Sigma ATB\xi \Delta APK$  (x=1,2,3) – defined by the user

Slopes:

HYES5\_ $\Delta$ APK (x=0,1,2,3) – defined by the user

 $\Sigma AT\Sigma \xi \Delta APK$  (x=0,1,2,3) – defined by the user

For the luma value Y, we define

Y<sub>A</sub> = skinTypesThesh - skinTypesMargin

Y<sub>B</sub> = skinTypesThesh + skinTypesMargin

 $MV_{\text{Dark}} = 1 , \qquad \qquad \text{if } Y < Y_{\text{A}}$ 



= 0, if 
$$Y > Y_B$$
  
=  $(Y_B - Y) / (2^* skinTypesMargin)$ , if  $Y_A <= Y <= Y_B$   
 $MV_{Bright} = 1 - mV_{Dark}$ 

Where  $MV_{Dark}$  and  $MV_{Bright}$  are the membership value of the Dark and Bright skin (belongnes). (Note: the membership values represent the "belongness" of the skin pixel to the different skin types). Also, we mark that the inversee operation of 1/(2\* Skin\_types\_margin) will be specified by the parameter  $IN\varsigma_{\sigma\kappa\iota\nu_{\tau}}\tau\psi\pi\epsilon_{\mu}\alpha\rho\gamma\iota\nu$ .

In previous sections the procedure for the calculation of the Sat<sub>New</sub> and Hue<sub>New</sub> values was described. We calculate these values for the two skin types and thus get Sat<sub>New B</sub>, Hue<sub>New B</sub>, and Sat<sub>New D</sub>, Hue<sub>New D</sub> values , where and subscribes "B" and "D" stands for the Bright and the Dark skin types, respectively. (In this case, the parameters with "\_DARK" extension are used to work out Sat<sub>New D</sub>, and Hue<sub>New D</sub>, and the other set of the parameter could be reloaded with the parameters to work out Sat<sub>New D</sub>, Hue<sub>New D</sub>.)The final values of the enhanced pixel will be given by:

$$\begin{split} &Sat_{New} = MV_{Dark} * Sat_{New D} + MV_{Bright} * Sat_{New B} \\ &Hue_{New} = MV_{Dark} * Hue_{New D} + MV_{Bright} * Hue_{New B} \\ &STE - (Sat, Hue) to (U, V) transformation \end{split}$$

In prior session,, the (U,V)  $\Box$  (Sat,Hue) transformation was proceeded by the two steps:  $\sigma\eta\iota\phi\tau$ , and  $\rho\sigma\tau\alpha\tau\iota\sigma\nu$ . Thus the backward transformation should be done in the inverse order: a  $\rho\sigma\tau\alpha\tau\iota\sigma\nu$ , and then a  $\sigma\eta\iota\phi\tau$ .

// Rotate back:

U\_Center\_New = (Sat\_New \* Cos) + (Hue\_New \* Sin)

V\_Center\_New = -(Sat\_New \* Sin) + (Hue\_New \* Cos)

// Shift:

U\_New = U\_Center\_New + U\_mid

V\_New = V\_Center\_New + V\_mid

The (U\_new, V\_new) are the (Sat<sub>New</sub>, Hue<sub>New</sub>) values in transformed to the original (U,V) coordinates.

Let denote the original (U,V) values of the pixel by (U\_in,V\_in). Thus the difference between the corrected and the original values are:

$$DU = U_new - U_in$$
  
 $DV = V_new - V_in$ 

The final correction must be depended by the *SkinToneFactor* value, and therefore DU, DV are corrected by:

DU = DU \* STD\_ Likelihood\_Factor

DV = DV \* STD\_ Likelihood\_Factor

Where:

STD\_Likelihood\_Factor = (SkinToneFactor / 32)

(Remember that the 0 <= SkinToneFactor <= 31).

After the DU and DV were corrected by the STD likelihood factor, the final (U,V) will be calculated by:

 $U = U_{in} + DU$ 



 $V = V_in + DV$ 

#### 3.6.1.2.3 STD Score Output

This mode outputs the STD score, which is controlled by the state bit "Output STD Decisions" instead of the pixel values. In this mode, the STD should be enabled and other functions in the IECP after STDE in the pipe should be disabled. Only ACE can be enabled to collect the histogram of the STD score values.

The output when "Output STD Decision" is enabled should be as follows:

 $Y = 0x7FF + + (STD_Score <<6)$ 

U = 0x7FF

V = 0x7FF

In this mode, a histogram of skin tone distribution can be obtained in ACE module, and a special ACE PWLF curve (step function) can be configurated to produce a bi-level picture to illustrate the pixels based on the level of skin tone detection.

### 3.6.1.3 Adaptive Contrast Enhancement (ACE)

The Automatic Contrast Enhancement (ACE) is a part of the color processing pipe, which located at the render cache in the RCPB block.

The main goals of the ACE is to improve the overall contrast of the image, and emphasizing details when relevant (such as in dark areas).

The ACE algorithm analyzes the image, and consequently changes contrast of the image according to its characteristics. It works in YCbCr color space, where analysis and changes are performed over the Y component. The result of ACE is a 1d (1 dimension) look up table (1D LUT) operating on Y. The ACE follows the skin tone enhancement module in the pipe.

The ACE is receiving skin information from the STD block. When the frame includes skin the affect of the ACE is reduced in the skin area.

The ACE operation is divided into three stages:

- Collecting information on Y and building the picture histogram. (Hardware)
- Analysis on the collected data. (Software/Kernel)
- Modification of the Y component. (Hardware)

The major steps of ACE can be divided into the following steps and depict in the below diagram.

- 1. Histogram calculation of the Y values.
- 2. Limiting extremely large histogram's bins.
- 3. Calculate the Image's gray level mean value (Ymean).
- 4. Calculate the Image's "Dark Factor" by the Ymean and external transfer function.
- 5. Find the PWLF anchor input and output points according to the "Portion Values" and the "Destination Points" of the Bright and the Dark images.
- 6. Find the PWLF anchor Input points by the blending of the Dark and Bright anchor <u>input points</u>, according to the Dark Factor calculated previously.
- 7. Find the PWLF anchor Output points by the blending of the Dark and Bright anchor <u>output points</u>, according to the Dark Factor calculated previously.
- 8. Limit Slopes between the anchor points. This stage's output is the current's image ACE PWLF.




- 9. "Soften" the ACE PWLF by blending I with the Identity Transformation.
- 10. Blend the current PWLF with the PWLF of the previous image (History blend).
- 11. Apply the final PWLF, and get the Yout values.

Note: Step 1 & step 11 are done in HW and steps 2-10 are done in software.

The main ACE goals are overall contrast improvement, and details emphasizing. ACE algorithm generates a Piece-wise Linear Function (PWLF), and the final gray values, Yout, are calculated by Yout = PWLF(Yin).

The HW compares the input pixels to the  $\sigma\kappa\iotav_\tau\eta\rho\epsilon\sigma\eta\delta\delta$  to determine if the target pixel is a skin pixel or not. It operates on all of the input pixels if the  $\Phi\upsilon\lambda\lambda_\iota\mu\alpha\gamma\epsilon_\eta\iota\sigma\tau\sigma\gamma\rho\alpha\mu$  flag is defined. (to ignore the AOI flag). HW output the histogram of luma pixel value to VSC, and at VSC, the maximum and minimum value of luma pixels (Ymax, Ymin) ans the number of skin pixels is determined to be made available to the software development via MMIO register.

An eleven-segment (12 points) was established to implement PWLF via the state parameters (Points:  $\Psi\mu\mu\nu$ ,  $\Psi1-\Psi10$ ,  $\Psi\mu\alpha\xi$ , Bias: B1  $\Box$  B10, Slope:  $\Sigma0-\Sigma10$ ).





## 3.6.1.4 Total Color Control (TCC)

The TCC allows users to choose different grades of saturation for each of the six basic colors (Red, Green, Blue, Magenta, Yellow and Cyan) in order to custom the color scheme. The TCC algorithm operates on the UV-color components in the YUV color space. It operates in the pixel-wise mode, without considering any neighborhood information.


Its input is:

- U,V color components (10 bit)
- Skin-tone detection value (5 bit)
- External control parameters

Its output is the new U, V values (10 bit).

The motivation to implement this block in HW is to reduce the power of the system and therefore the battery life.

The pixel TPT (throughput) is two pixels per clock. The pipeline works in YUV formats only – 10bit pixels. The TCC block is control by state only and does not require any memory access. The TCC block runs at the same frequency of the existing RCPBunit.



There are two paths in parallel to support the requirement of two pixels per clock. Valid out is a signal which high when the pixels are valid.

The TCC block includes three sub blocks.

#### Angle\_calculator

This block receive pixel U and V and perform division of <u>abs|v|</u> by <u>abs|u|</u> using Divider ROM with pipeline.



The division result is used to calculated arctan of the V/U. This result is used to calculate the angle called  $\theta$ , by using approximation equation. This angle is defined as a 10bit.

To simplify this calculation the "arctangent" function is approximated in the [0,45]° region by the second order polynomial:

 $\underline{\square} = \arctan(x) = -0.2880x^2 + 1.0797x - 0.005; \quad (0 \le x \le 1)$ 

The resulted  $\Box$  is given in radians with the maximal error of 0.005 rad. (0.286 deg.) This approximation is calculated by the minimizing the mean squared error (mse) between the actual "arctan" function, and its polynomial approximation, and thus represents the optimal mse-approximation in the  $[0, \underline{\Box}/4]$  region. The  $\underline{\Box}$  for the all regions is calculated by:

Whereas x = (V/U), and the <u> $\square_{0.25}$ </u> is given by the above equation.

Saturation\_Factor\_Calculator

This block is using the angle  $\theta$ , locate where it is in the color wheel, find the appropriate base colors and calculate the proportional distance from the adjacent base color. The result called  $\mathcal{C}$ . Alpha ( $\mathcal{C}$ ) represent the distance from the two relevant base color.

Calculate the saturation by using the appropriate user parameters. The result is the Saturation factor. This block considering also the threshold and the maximum UV values, and considering also correction for gray colors to minimize the possible noise. In addition the saturation skipping doing saturation when the color is skin and doing alpha blending according the skin factor called STDscore.

This block requires several external parameters such:

BασεΧολορ1,  $\Box$ , BασεΧολορ6 – Six basic user defined colors.

ΣατΦαχτορ1,  $\Box$ , ΣατΦαχτορ6 – Six basic saturation change user defined factors.

ΧολορΤρανσιτΣλοπε12,  $\Box$ ..ΧολορΤρανσιτ61 – Six calculation result of 1/(BaseColorX – BaseColorY)

ColorBias1,..., ColorBias6 – Six color bias.

STDscore – Skin-tone Detection score (from STD/E).

The result of SF is a number of 8bits.

There are four major steps to derive the saturation factor.






Figure. Calculation of the Saturation Factor (SF).

 $\theta$  – current pixel's color as calculated by the Eq. (3)

Lined boxes show additional data used by each block.

SFs<sub>i</sub> - SF after the step "i".

SFs<sub>4</sub> is the SF<sub>final</sub>.

The Interpolated Basic SFs1

With the calculated angle  $\underline{\Box}$ , which lies in the [ $\underline{\Box}_{Ci}$ ,  $\underline{\Box}_{Ci+1}$ ] interval, the Interpolated Basic SFs<sub>1</sub> will be:

 $\mathsf{SFs}_1 = (1 - \underline{\Box} \Sigma \alpha \tau \Phi \alpha \chi \tau o \rho_i + \underline{\Box} \Sigma \alpha \tau \Phi \alpha \chi \tau o \rho_{i+1})$ 

Whereas  $\Box$  is calculated by:

 $\Box$  = Min{Max[( $\Box \Box \Box \Box$  ΒασεΧολορ *i*)\*ΧολορΤρανσιτΣλοπε *i* – ΧολορΒιασ *i*, 0],

1}

**Over Saturation Limiter SFs2** 

Over Saturation Limiter block is used to avoid saturation boosting of the already high saturated pixels. The  $SFs_2$  is calculated by:

 $\begin{array}{l} \underline{SFs}_{1}, & \quad for \ (SF_{1} <= 1) \\ \\ SFs_{2} \ = 1 + (SFs_{1} - 1)(MaxColor - UV_{max})/MaxColor, \ for \ (1 < SF_{1} <= 2) \ AND \ (UV_{max} <= Y \subseteq M \alpha \xi X \circ \lambda \circ \rho) \\ \\ 1, & \quad for \ (UV_{max} > Y \subseteq M \alpha \xi X \circ \lambda \circ \rho) \end{array}$ 

Where the UV<sub>max</sub> = max(|U|,|V|), and  $Y \subseteq M \alpha \xi X \circ \lambda \circ \rho$  is an external parameter which in the case of YUV color space is equal to 448 in 10bit representation. The  $I v \varpi_Y \subseteq M \alpha \xi X \circ \lambda \circ \rho$  was used for the inverse calculation of 1/UVMaxColor.

<u>Note:</u> The last condition ( $UV_{max} > UVMaxColor$ ) is associated with the illegal colors, and usually hasn't to appea (Can this be OK for wide gamut mapping?).

GrayPixels Saturation LimiterSFs3

This block limits the saturation of the almost gray pixels. The reason for this limiter is to prevent the noise amplification by the Saturation increase process. The result of this block is:

<u>SFs</u><sub>3</sub> = 1 + dSF \* CLF

Where:

 $\frac{dSF = SFs_2 - 1}{2}$ 



And the CLF is called Color Limiting Factor and ranges from 0 to 1. The calculation of the CLF is given by:

= 1; for (SFs<sub>2</sub> <= 1) AND ( any  $UV_{max}$ )

CLF = 0; for (
$$UV_{max} \leq Y\varsigma_T$$
ηρεσηολδ)

=  $(UV_{max} - UV_Threshold) / 2^{UV_Threshold_Bits}$ ; for  $(UV_Threshold < UV_{max} < (UV_Threshold+2^{UV_Threshold_Bits}))$ 

Skin-tone Saturation LimiterSFs4

The last block effects TCC strength operation of the Skin-tone pixels. Uncontrolled enhancement of the skin pixels could lead to appearing of artifacts and to undesired results. The final SFs<sub>4</sub> is calculated by a linear blending:

 $SFs_4 = (128*STE_{factor} + (256 - STE_{factor}) SFs_3) / 256$ 

Where the STE<sub>factor</sub> is called Skin Tone factor and is calculated by:

<u>diff = (STD</u><sub>score</sub> – ΣΤΕ\_Τηρεσηολδ) \*  $2^3$ 

<u>Note</u>: the STD<sub>score</sub> (from STD) and the **STE\_Threshold** are presented with 5 bits. The multiplication by  $2^3$  is in order to raise the "diff" to 8 bits.

<u>STE<sub>factor</sub> = Min {Max [(diff \* 2 STE\_SlopeBits</u> ), 0], 255}

The  $STD_{score}$  is a result of the Skin-tone Detection module. It is represented with 5 bits, where the values 0 and 31 mean no skin-tone, and full skin-tone detection, respectively. The  $STE_{factor}$  is given by 8 bits, where the value 256 represents the number 1.

It is evident that for the high values of  $STE_{factor}$  the resulted  $SFs_4$  is close to 1, which means a weak TCC action of this pixel ( $SFs_4 = 1$  actually means TCC is off).

 $Y \subseteq Mo\delta_1 \phi_1 \chi \alpha \tau_{10} v$  – The input pixels are multiple by the saturation factor. The results are the output pixels.

SF final is the final saturation factor which actually resulted from the forth SFcalculation block:

 $SF_{final} = SFs_4$ 

The calculation of the U<sub>new</sub>, and V<sub>new</sub> output values. They are calculated below:

 $\underline{U}_{new} = U * SF_{final}$ 

 $\underline{V}_{new} = V * SF_{final}$ 

Whereas (U,V) are the original input color components,

Because these pixels are represented in the unbiased form, which is the result of substraction of the value 512 from the original [U,V] values, the final  $[U_{out}, V_{out}]$  values are given by:


```
U_{out} = U_{new} + 512V_{out} = V_{new} + 512
```

This is the final TCC output represented with 10 bits.

### 3.6.1.5 **ProcAmp**

The PROCAMP block modifies the brightness, contrast, hue and saturation of an image in YCbCr color space (or similar).





The algorithm itself uses 8-16 bits per color.

Y Processing: 256 is subtracted from the Y values to position the black level at zero. This removes the DC offset so that adjusting the contrast does not vary the black level. Since Y values may be less than 256, negative Y values should be supported at this point. Contrast is adjusted by multiplying the YUV pixel values by a constant. If U and V are adjusted, a color shift will result whenever the contrast is changed. The brightness property value is added (or subtracted) from the contrast adjusted Y values; this is done to avoid introducing a DC offset due to adjusting the contrast. Finally the value 64 is added to reposition the black level at 256. The equation for processing of Y values is:

 $Y' = ((Y-256) \times C) + B + 256,$ 

where C is the Contrast value and B is the Brightness value.

UV Processing: 2048 is first subtracted from both U and V values to position the range around zero. The hue property is implemented by mixing the U and V values together:

 $U' = (U-2048) \times Cos(H) + (V-2048) \times Sin(H)$ 

 $V' = (V-2048) \times Cos(H) - (U-2048) \times Sin(H)$ 

Where H represents the desired Hue angle; Saturation is adjusted by multiplying both U and V by a constant.

Finally, the value 2048 is added to both U and V. The combined processing of Hue and Saturation on the UV data is:

U' = (((U-2048) x Cos(H) + (V-2048) x Sin(H)) x C x S) + 2048

V' = (((V-2048) x Cos(H) - (U-2048) x Sin(H)) x C x S) + 2048

Where C is the contrast, H is Hue angle and S is the Saturation and the combination of  $Cos(H)^*C^*S$  and  $Sin(H)^*C^*S$  is specified by parameters  $Cos_c_s$  and  $Sin_c_s$ .

## 3.6.1.6 Color Space Conversion

The CSC block enables linear conversion between color spaces using vector shift, matrix multiplication, and additional shift.

The CSC algorithm is a linear coordinate transformation, comprising of the following stages:

Shifting the input color coordinate.

Multiply by 3\*3 matrix



Shifting the output color coordinate

Formula representation of last 3 steps:

(vout_1)	(all	<i>a</i> 12	<i>a</i> 13)	$(vin_1+v0_1)$ $(u0_1)$
vout_2 =	a21	a22	a23 *	vin_2+v0_2 + u0_2
vout_3	<b>a</b> 31	<i>a</i> 32	a33)	(vin_3+v0_3) (u0_3)

Where is

aij are the matrix elements, i.e., the transform coefficients: X0, X1, X2, X3, X4, X5, X6, X7, X8.

vin\_i is the input pixel color components

v0\_i is the input offset vector, i.e.,  $O\phi\phi\sigma\epsilon\tau_i\nu_1$ ,  $O\phi\phi\sigma\epsilon\tau_i\nu_2$ ,  $O\phi\phi\sigma\epsilon\tau_i\nu_3$ .

u0\_1\_i is the output offset vector. i.e.,  $O\phi\phi\sigma\epsilon\tau_0\upsilon\tau_1$ ,  $O\phi\phi\sigma\epsilon\tau_0\upsilon\tau_2$ ,  $O\phi\phi\sigma\epsilon\tau_0\upsilon\tau_3$ .

Clipping the output to ensure each component is in allowed range.

The parameters  $\Psi Y\varsigma\_IN$  is used to set input to be RGB format and  $\Psi Y\varsigma\_OYT$  is uased to set output to be RGB format

Notes about Repacker:

There are two states to be used in the repacker:  $A\lambda\pi\eta\alpha$   $\phi\rho\rho\mu$   $\Sigma\tau\alpha\tau\epsilon$   $\Sigma\epsilon\lambda\epsilon\chi\tau$  and  $\chio\lambda\rho\rho$   $\pi\iota\pi\epsilon$   $\alpha\lambda\pi\eta\alpha$ . The last module in the IECP pipeline.

If Alpha from State Select is set, the Y, U, V is packed with the information from color pipe alpha, and then the data is sent out to RCPB.

Otherwise, "0" is inserted in the 4LSB (alpha) and the packed data is sent out to RCPB.

## 3.6.1.7 Color Gamut Compression

### 3.6.1.7.1 Background of Color Gamut Compression

While most photography today complies with the sRGB standard color space, which covers around 72% of color perceived by human being, this 72% content looks incorrect/unnatural on wide gamut displays, which can extend more than 100%. Therefore, a gamut mapping (GM) algorithm is required to adjust when the input gamut range is different to the output gamut range such as the input sRGB color space to be displayed onto the WG display, or to adjust the wide gamut content to be displayed onto the traditional lower gamut display.

The easiest compression method applied to displaying wider gamut content on lower gamut displays is to clip the out of range primary values to the valid range (i.e., 0-1). Although this simple clipping procedure leads to acceptable visual appearance in most cases, loss of color depth can be observed in the video containing out-of-range pixels. The reason behind this effect should be the uniform quantization process applied to out-of-range values (e.g., two distinct out-of-range red colors are mapped to the same boundary red color). Moreover, the simple clipping method treats each color channel independently. This may lead to unexpected perceptual loss since the composite ratios of three primaries have been changed. An approach which takes these two factors into account while scaling down the out of range values can possibly maintain the detail information of the image.



### 3.6.1.7.2 Usage Models

There are two usage models depending on the set up of  $\Phi \upsilon \lambda \lambda P \alpha v \gamma \varepsilon M \alpha \pi \pi \iota v \gamma E v \alpha \beta \lambda \varepsilon$  bit:


Basic mode: fixed-hue color gamut clipping mode

Advanced mode: fixed-hue full range mapping mode

The application of basic mode of the fixed-hue color gamut clipping is preferred when the content having the smaller percentage of out-of-range pixels in the scene. The advanced mode of fixed-hue full range mapping mode may also change the in-range pixels and is thus preferred when the percentage of out-of-range pixel is large. The outcome of the in/out range pixel percentage is derived from the out-of range color gamut detection module to provide an indicator to operate among basic mode and advanced mode.

### 3.6.1.7.3 Gamut compression module overview

The main goal of color gamut compression module algorithm is to compress out-of-range pixel values while keeping their hue values same as it is before compression. A block diagram to color gamut compress the xv Color video into sRGB format is shown below.



Gamut Compression Block Diagram

AT the pipeline level, the input into Gamut compression unit is from STDE unit and the output from the Gamut compression goes to TCCE unit. The Gamut compression comprises of the following stages:

xvYCC decoding

YUV2LCH color space conversion

Out of range Gamut pixel detection

Scaling factor calculation

Find out the Euclidean distance for the out of range pixel for advance mode

Fixed-hue Gamut compression

Bring the out of range pixel to the boundary for basic mode

Bring the out of range pixel depending on the distance and apply uniform quantization process in advance mode

xvYCC encoding



### 3.6.1.7.4 xvYCC decoding

The non-linear YCbCr values (i.e., Y'Cb'Cr', or Y'UV) is decoded from an example of 8-bit/channel below:

$$Y'' = (Y_{xvYCC} - 16) / 219$$
  

$$U = Cb'' = (Cb_{xvYCC} - 128) / 224$$
  

$$V = Cr'' = (Cr_{xvYCC} - 128) / 224$$

For 12-bit/channel the above equation can be re-written as follows:

$$Y'' = (Y_{xvYCC} - 256) * 4096/3504 = (Y_{xvYCC} - 256) * 4788 >> 12$$
  

$$U = Cb'' = (Cb_{xvYCC} - 2048) * 4096/3584 = (Cb_{xvYCC} - 2048) * 4681 >> 12$$
  

$$V = Cr'' = (Cr_{xvYCC} - 2048) * 4096/3584 = (Cr_{xvYCC} - 2048) * 4681 >> 12$$

#### 3.6.1.7.5 YUV2LCH

The parameters for scaling the out-of-range pixel values are determined in *LCHuv* space, which is the cylindrical version of LUV space. For every input pixel,  $(Y_in = Y^n, U_in = Cb^n, V_in = Cr^n)$  we find its chrominance value (i.e., C) and hue value (i.e., H)

$$L = Y_{in},$$

$$C = \sqrt{u_{in}^2 + v_{in}^2}$$

$$H = \tan^{-1} \frac{u_{ij}}{u_{ij}}$$

The approximation of hue angle calculation is described in the TCC session.

#### 3.6.1.7.6 Out-of-range gamut pixel detection

An input pixel is denoted as  $P_i = (c_{p_i}, l_{p_i})$  in the *LCH* color space. If  $c_{p_i} = 0$ , the pixel can be outputted without pixel value change.


Every input pixel is associated with a hue value in *LCH* space. From the calculated hue value, we can read a corresponding vertex point from the pre-calculated table which contained the 512-entry vertex points of the below color triangle in *LCH* space with the designated hue value derived off-line. Note that

with the symmetric property of the lightness vertex, only vertices in  $[0 \sim \pi)$  need to be stored in the precalculated LUT. Therefore, the 512x2 components in the LUT correspond to the information of 512

equally-distributed hue angles in the range of  $[0 \sim \pi)$ . Moreover, the vertex value of a certain hue angle is dependent of the color space (e.g., BT. 709 or BT. 601). Here, the vertex point *V* for a hue angle is denoted as

 $V = (c_V, l_V)$  (3)





Left: The RGB boundary corresponding to hue value H. Right: the RGB boundary in left projected on the luminance-chrominance plane.

Vertex point look up table:

Utilizing the hue angle calculation module in TCC, the equally-spaced, discrete hue angle ranging from 0 to  $2\pi$  is represented with an integer (i.e., *angle index*) in [0~1023]. Since the LUT in color compression only stores vertices in [0~ $\pi$ ), a mapping procedure is required to remap angles in  $[\pi \sim 2\pi)$  to  $[0 \sim \pi)$  before indexing the LUT:

if((angle\_index < 512) && (angle\_index > =0))

angle\_index = angle\_index;

else

angle\_index = angle\_index - 512;

With the properly remapped *angle index* for accessing the LUT, the information of the vertex point can be obtained as below.

Sat\_Vertex = m\_SatVertex[angle\_index]; // Sat Vertex form the LUT

Luma1 = m\_LumaVertex[angle\_index]; // lightness vertex in [0~pi)

Luma2 = denorm-Luma1; // symmetric lightness vertex; denorm = 4096 in 12 bit representation

Note that the lightness vertex is symmetric in uv/ CbCr-plane (i.e., Luma1 + Luma2 = denom), and the lightness vertex stored in the LUT correspond to those in  $[0 \sim \pi)$ . Thus, one has to check the hue side (i.e., whether this pixel is originally in  $[0 \sim \pi)$  or in  $[\pi \sim 2\pi)$  of the current pixel to acquire the correct lightness vertex for this pixel:

if(srcV == 0)<u>// 0 or 180 degree</u>



{
 if (srcU > 0)// srcU == 0 □ Cp = 0
Luma\_Vertex = Luma1;
 else
 Luma\_Vertex = Luma2;
 }
 else
 {
 if(srcV > 0)
Luma\_Vertex = Luma1;
 else
 Luma\_Vertex = Luma2;
 }
}

An input pixel  $P_i = (c_{p_i}, l_{p_i})$  is detected as an out-of-range pixel if the below condition is true.

$$if\{(l_{p_{i}} \ge l_{v}) \& \& (sign[l_{p_{i}} - (\frac{l_{v} - 1}{c_{v}})c_{p_{i}} - 1] \ge 0)\} OR\{(l_{p_{i}} < l_{v}) \& \& (sign[l_{p_{i}} - \frac{l_{v}}{c_{v}}c_{p_{i}}] < 0)\}$$

$$(4)$$

A statistics parameter,  $vo\mu\beta\epsilonp\_o\phi\_ov\tau-o\phi-\rho\alpha\nu\gamma\epsilon\_\pi\iota\xi\epsilon\lambda$ , is incremented if the above equation is true. The  $vo\mu\beta\epsilon\rho\_o\phi\_ov\tau-o\phi-\rho\alpha\nu\gamma\epsilon\_\pi\iota\xi\epsilon\lambda$  will be collected at picture level through VSC unit to assess the property of a picture to determine the strategy of ways to do gamut compression.

Note: If  $P_i$  is an in-range pixel, the pixel will be outputted according to equation (13).

### 3.6.1.7.7 Scaling factor – Basic mode

The slope of a compression line is defined from the vertex point table.

$$m_{comp} = m_{vert} >> (compression \_ line \_ shift)$$
, with χομπρεσσιον\_λινε\_σηιφτ default

to be 3.(5)

 $m_{comp}$  in the above equation is the slope of the compression line while  $m_{vert}$  represents the slope of the line perpendicular to the RGB boundary line:

$$m_{vert} = -\frac{1}{m_{boundary}}, \text{ and}(6)$$

$$m_{boundary} = \frac{(l_v - e_v)}{c_v}, \text{ where } e_v = \begin{cases} 1, & \text{if } l_{p_i} > l_v \\ 0, & \text{else} \end{cases}$$
(7)

The intersection between the compression line for pixel  $P_i$  and the *L*-axis is denoted as  $I_{P_i}$ 



$$\begin{split} I_{p_{l}} &= (c_{I_{p_{l}}}, I_{I_{p_{l}}}) \text{, then} \\ c_{lp_{l}} &= 0 \text{, and(8)} \\ I_{I_{p_{l}}} &= I_{p_{l}} - c_{p_{l}} \times m_{comp} \end{split}$$

The point nearest to the input pixel  $p_i$  on the RGB boundary along the compression direction (i.e., intersection between the compression line and the RGB boundary) be  $B_{p_i}$ , then

$$B_{p_i} = (c_{B_{p_i}}, l_{B_{p_i}}) \text{, with}$$

$$c_{B_{p_i}} = \frac{(l_{I_{p_i}} - e_V)}{(m_{boundary} - m_{comp})} \text{, and (9)}$$

$$l_{B_{p_i}} = c_{B_{p_i}} \times m_{boundary} + e_V$$

Scaling factor is denoted as

$$sf_{p_i} = \frac{C_{p_i,oudpud}}{C_{p_i}}.$$
(10)

For the usage of Basic mode - fixed-hue color gamut clipping mode, all out-of-range pixels will be clipped to the boundary, which means

$$c_{p_i,output} = c_{B_{p_i}}$$
 (11)

And the luma is mapped at along the compression line to hit the boundary line at

$$l_{p_i,output} = l_{I_{p_i}} + c_{p_i,output} \times m_{comp}$$
(12)



### 3.6.1.7.8 Fixed-hue compression

The output of fixed compression is based on the scaling factor and the property of pixel.

$$\begin{cases} u_{p_{i},out} = u_{p_{i},in} \\ v_{p_{i},out} = v_{p_{i},in} \\ y_{p_{i},out} = y_{p_{i},in} \\ \vdots if c_{p_{i}} = 0 \text{ or } P_{i} \in in\_range\_pixel, else \end{cases}$$

$$\begin{cases} u_{p_{i},out} = u_{p_{i},in} \times sf_{p_{i}} \\ v_{p_{i},out} = v_{p_{i},in} \times sf_{p_{i}} \\ y_{p_{i},out} = l_{p_{i},output} \\ \vdots (13) \end{cases}$$

#### 3.6.1.7.9 Scaling factor – Advanced mode

The out-of-range pixel values can be mapped inwards according to how far they are from the boundary from the following equation:

$$c_{p_i,output} = c_{R_{p_i}} + (c_{p_i} - c_{R_{p_i}}) \times \frac{d_{p_i,final}}{d(R_{p_i}, p_i)}$$

$$l_{p_i,output} = l_{I_{p_i}} + c_{p_i,output} \times m_{comp}$$
(14)

Where  $C_{R_{p_i}}$  is coming from the reference point as the origin of the linear transformation for compressing pixel  $P_i$  as

Denote the reference point

$$R_{p_{i}} = (c_{R_{p_{i}}}, l_{R_{p_{i}}})$$

$$l_{R_{p_{i}}} = \begin{cases} \max(l_{I_{p_{i}}}, l_{V}), & \text{if } l_{p_{i}} > l_{V} \\ \min(l_{I_{p_{i}}}, l_{V}), & \text{otherwise} \end{cases}$$

<u>(15)</u>



$$c_{R_{p_i}} = (l_{R_{p_i}} - l_{I_{p_i}}) \times \frac{1}{m_{comp}}$$

### 3.6.1.7.10 xvYCC encoding

The output of Y, Cb and Cr values are scaled back through xvYCC encoding process, and the example for the 12bit format is provided below:

$$\begin{split} Y_{out} &= [(Y_{p_i,out} * 3504) >> 12] + 256 \\ U_{out} &= [(U_{p_i,out} * 3584) >> 12] + 2048 \\ V_{out} &= [(V_{p_i,out} * 3584) >> 12] + 2048 \\ Y_{out} &= Clamp(0,4095,Y_{out}) \\ U_{out} &= Clamp(0,4095,U_{out}) \\ V_{out} &= Clamp(0,4095,V_{out}) \end{split}$$

## 3.6.2 Boundary Behavior

The table below summarizes the behavior of the **Media Boundary Pixel Mode** field (SURFACE\_STATE) in combination with the **Vertical Line Stride** and **Vertical Line Stride Offset** fields (both of which are subject to being overridden by the Data Port message descriptor fields). The Behavior column illustrates behavior for a surface with four rows numbered 0 to 3. The bold indicators are off-surface behavior and the non-bold indicators are on-surface behavior. Input row addresses range from -3 to +7 going left to right.

Media Boundary Pixel Mode				
wode	Vertical Line Stride	Vertical Line Stride Offset	Usage Model	Behavior
0	0	X	normal frame	000001233333
0	1	0	normal field even	000002222222
0	1	1	normal field odd	111113333333
2	0	X	frame / progressive	000001233333
2	1	0	field even / progressive	000002333333
2	1	1	field odd / progressive	000013333333
3	0	X	frame / interlaced	010101232323
3	1	0	field even / interlaced	000002222222
3	1	1	field odd / interlaced	111113333333

# 3.7 Accessing Render Targets

Render targets are the surfaces that the final results of pixel shaders are written to. The render targets support a large set of surface formats (refer to surface formats table in *Sampling Engine* for details) with



hardware conversion from the format delivered by the thread. The render target message also causes numerous side effects, including potentially alpha test, depth test, stencil test, alpha blend (which normally causes a read of the render target), and other functions. These functions are covered in the *Windower* chapter as some of them (depth/stencil test) are also partially done in the Windower.

The render target write messages are specifically for the use of pixel shader threads that are spawned by the windower, and may not be used by any other threads. This is due to the pixel scoreboard side-effects that sending of this message entails. The pixel scoreboard ensures that incorrect ordering of reads and writes to the same pixel does not occur.

# 3.7.1 Single Source

The "normal" render target messages are single source. There are two forms, SIMD16 and SIMD8, intended for the equivalent-sized pixel shader threads. A single color (4 channels) is delivered for each of the 16 or 8 pixels in the message payload. Optional depth, stencil, and antialias alpha information can also be delivered with these messages.

The pixel scoreboard bits corresponding to the dispatched pixel mask (or half of the mask in the case of SIMD8 messages) are cleared only if the **Last Render Target Select** bit is set in the message descriptor.

The single source message will not cause a write to the render target if **Dual Source Blend Enable** in 3DSTATE\_WM is *enabled*. However, if **Last Render Target Select** is set, the message will still cause pixel scoreboard clear and depth/stencil buffer updates if enabled.

# 3.7.2 Dual Source

The dual source render target messages only have SIMD8 forms due to maximum message length limitations. SIMD16 pixel shaders must send two of these messages to cover all of the pixels. Each message contains two colors (4 channels each) for each pixel in the message payload. In addition to the first source, the second source can be selected as a blend factor (BLENDFACTOR\_\*\_SRC1\_\* options in the blend factor fields of COLOR\_CALC\_STATE or BLEND\_STATE). Optional depth, stencil, and antialias alpha information can also be delivered with these messages.

Each dual source message delivered will clear the corresponding pixel scoreboard bits if the Last Render Target Select bit in the message descriptor is set.

The dual source message will revert to a single source message using source 0 if **Dual Source Blend Enable** in 3DSTATE\_WM is disabled.

# 3.7.3 Replicate Data

The replicate data render target message is used for "fast clear" functionality in cases where the color data for each pixel is identical. This message performs better than the other messages due to its smaller message length. This message does not support depth, stencil, or antialias alpha data being sent with it. This message must target only tiled memory. Access of linear memory using this message type is UNDEFINED. The depth buffer can be cleared through the "early depth" function in conjunction with a pixel shader using this message. Refer to the *Windower* chapter for more details on the early depth function.

The pixel scoreboard bits corresponding to the dispatched pixel mask are cleared only if the Last Render **Target Select** bit is set in the message descriptor.



# 3.7.4 Multiple Render Targets (MRT)

Multiple render targets are supported with the single source and replicate data messages. Each render target is accessed with a separate Render Target Write message, each with a different surface indicated (different binding table index). The depth buffer is written only by the message(s) to the last render target, indicated by the **Last Render Target Select** bit set to clear the pixel scoreboard bits.

MRT is not supported when one or more RTs have this surface formats: YCRCB\_SWAPUVY, YCRCB\_SWAPUV, YCRCB\_SWAPY, YCRCB\_NORMAL

# 3.8 State

## 3.8.1 BINDING\_TABLE\_STATE

The data port uses the binding table to retrieve surface state. Refer to *State*in the Sampling Engine section for the definition of this state.

# 3.8.2 SURFACE\_STATE

The data port uses the surface state for constant buffers, render targets, and media surfaces. Refer to *SURFACE\_STATE* in the Sampling Engine section for the definition of this state.

# 3.8.3 COLOR\_PROCESSING\_STATE

The following state structures contain different states used by the color processing function.

COLOR_PROCESSING_STATE - STD/STE State	•
--	---

 Default
 0x9A6E39F0, 0x400C0000, 0x00001180, 0xFE2F2E00, 0x000000FF, 0x00140000, 0xD82E0000,

 Value:
 0x8285ECEC, 0x00008282, 0x0000000, 0x02117000, 0xA38FEC96, 0x00008CC8, 0x0000000,

 0x01478000, 0x0007C300, 0x00000000, 0x00000000, 0x1C180000, 0x00000000, 0x00000000,
 0x0000000, 0x0000000, 0x0000000, 0x1C080000, 0x00000000,

 0x0000000
 0x0007CF80, 0x0000000, 0x0000000, 0x1C080000, 0x00000000, 0x00000000,
 0x0000000, 0x0000000, 0x0000000,

This state structure contains the STD/STE state used by the color processing function.

DWord	Bit		Description	
0	31:24	V_Mid		
		Default Value:		154
		Format:		U8
		Rectangle middle-point V coordinate		
1	23:16	U_Mid		
		Default Value:		110
		Format:		U8
		Rectangle middle-point U coordinate		
r.	15:10	Hue Max		
		Default Value:		14
		Format:		U6
		Rectangle half width		



	C	OLOR_PROCESSING_STATE - STD/STE State				
9:4	<u> </u>	Sat Max				
9:4	4	Default Value: 31				
		Format: U6				
		Rectangle half length.				
3		Reserved				
		Format: MBZ				
2		Output Control Value Name				
		0 Output Pixels [Default]				
		1 Output STD Decisions				
1		STE Enable				
		Format: Enable				
0		STD Enable				
		Format: Enable				
31		Reserved				
		Format: MBZ				
30	):28	Diamond Margin Default Value: 4				
		Format: U3				
27	7:21	Diamond du				
21	.21	Default Value: 0				
		Format: S7 2's complement				
		Rhombus center shift in the sat-direction, relative to the rectangle center.				
-						
20	):18	HS Margin Default Value: 3				
		Format: U3				
47						
17	7:10	Cos(α) Format: S0.7 2's Compliment				
		The default is 79/128				
9:8	8	Reserved				
		Format: MBZ				
7:0	0	Sin(α)				
		Format: S0.7 2's Compliment				
		The default is 101/128				
		Decentred				
31	:21	Reserved Format: MBZ				
		I UIIIIat. IVIDZ				



	C	COLOR_PROCESSING_STATE - STD/STE State	
	20:13	Diamond Alpha	
		Format: U2.6	
		1 / tan(β)	
		The default is 100/64	
	12:7	Diamond Th	
		Default Value: 35	
		Format: U6	
		Half length of the rhombus axis in the sat-direction.	
	6:0	Diamond dv	
		Default Value: 0	
		Format: S6 2's complement	
3	31:24	Y_point_3	
		Default Value: 254	
		Format: U8	
		Third point of the Y piecewise linear membership function.	
	23:16	Y_point_2	
		Default Value: 47	
		Format: U8	
		Second point of the Y piecewise linear membership function.	
1	15:8	Y_point_1	
		Default Value: 46	
		Format: U8	
		First point of the Y piecewise linear membership function.	
	7	VY_STD_Enable	
		Format: Enable	
		Enables STD in the VY subspace.	
	6:0	Reserved	
		Format: MBZ	
4	31:18	Reserved	
		Format: MBZ	
	17:13	Y_Slope_2	
		Format: U2.3	
		Slope between points Y3 and Y4. The default is 31/8.	
	12:8	Y_Slope_1	
		Format: U2.3	
		Slope between points Y1 and Y2. The default is 31/8.	



C	OLOR_PROCESSING	STATE - STD/STE	State		
7:0	Y_point_4				
	Default Value:		255		
	Format:		U8		
	Fourth point of the Y piecewise line	ear membership function			
 31:16	INV_skin_types_margin				
	Format:	U0.16			
	1/(2* Skin_types_margin)				
	Value Name		cription		
	20 [Default]	Skin_Type_margin			
15:0	Inverse Margin VYL				
	Format:	U0.16			
	1 / Margin_VYL The default is 3300/65536				
31:24	P1L Default Values		04.0		
	Default Value:		216 U8		
	Format: Y Point 1 of the lower part of the d	etection PWLF.	08		
23:16	POL		40		
	Default Value:		46		
	Format: U8 Y Point 0 of the lower part of the detection PWLF.				
15:0	Inverse Margin VYU				
	Format:	U0.16			
	1 / Margin_VYU The default is 1600/65536.				
 31:24	B1L				
	Default Value:		130		
	Format: V Bias 1 of the lower part of the de	etection PWLF.	U8		
23:16	B0L				
	Default Value:		133		
	Format:		U8		
	V Bias 0 of the lower part of the de	etection PWLF.			
15:8	P3L		600		
	Default Value:		236		
	Format: Y Point 3 of the lower part of the d	etection PWLF.	U8		
7:0	P2L				
	Default Value:		236		
	Format:		U8		
	Y point 2 of the lower part of the d				



8	31:27	Reserved			
U U	01.27	Format:	MBZ		
l I	26:16	SOL	mor		
	20.10	Format:	S2.8 2's complement		
		Slope 0 of the low The default is -5/2	er part of the detection PWLF. 256.		
	15:8	B3L			
		Default Value:		130	
		Format:		U8	
		V Bias 3 of the low	ver part of the detection PWLF.		
	7:0	B2L			
		Default Value:		130	
		Format:		U8	
		V Bias 2 of the lov	ver part of the detection PWLF.		
9	31:22	Reserved	husa		
		Format:	MBZ		
	21:11	S2L			
		Format: Slope 2 of the low The default is 0/2	S2.8 2's complement er part of the detection PWLF. 56.		
		041			
	10:0	S1L			
		Format:	S2.8 2's complement		
		Slope 1 of the low The default is 0/2	er part of the detection PWLF. 56.		
10	31:27	Reserved			
		Format:	MBZ		
	26:19	P1U			
		Default Value:		66	
		Format:		U8	
		Y Point 1 of the upper part of the detection PWLF.			
	18:11	POU			
		Default Value:		46	
		Format: Y Point 0 of the up	per part of the detection PWLF.	U8	
-	10:0	S3L			
	10.0	JUL			



		Format: S2.8 2's complement	
		Slope 3 of the lower part of the detection PWLF.	
		The default is 0/256.	
1	31:24	B1U	
	Ē	Default Value:	163
		Format:	U8
		V Bias 1 of the upper part of the detection PWLF.	
	23:16	BOU	
		Default Value:	143
		Format:	U8
		V Bias 0 of the upper part of the detection PWLF.	
	15:8	P3U	
	10.0	Default Value:	236
		Format:	U8
		Y Point 3 of the upper part of the detection PWLF.	
	7:0	P2U	
		Default Value:	150
		Format:	U8
		Y Point 2 of the upper part of the detection PWLF.	
2	31:27	Reserved	
		Format:	MBZ
	26:16	SOU	
		Format: S2.8 2's complement	
		Slope 0 of the upper part of the detection PWLF.	
		The default is 256/256.	
	15:8	B3U	
		Default Value:	140
		Format:	U8
		V Bias 3 of the upper part of the detection PWLF.	
	7:0	B2U	I
		Default Value:	200
		Format: V Bias 2 of the upper part of the detection PWLF.	U8
3	31:22	Reserved	
3	31:22	Format:	MBZ
	21:11	S2U	וווסב



	C	OLOR_PROCI	ESSING_S	TATE - STD/	STE State	
		Slope 2 of the upper p The default is -179/25		on PWLF.		
	10:0	S1U				
		Format:	S2.8 2's com	plement		
		Slope 1 of the upper p The default is -113/25		on PWLF.		
14	31:28	Reserved				
		Format:		ſ	MBZ	
	27:20	Skin Types Margin				
		Default Value:			20	
		Format:			U8	
		Skin types Y margin.				
1	19:12	Skin Types Thresh				
		Default Value:			120	
		Format:	•		U8	
		Skin types Y threshold	1.			
1	11	Skin Type Enable				
		Format:		Enable		
		Treat differently bright				
		Value	Name		Description	
			Default]	Disable	e	
	10:0	S3U				
		Format:	S2.8 2's com	plement		
		Slope 3 of the upper p The default is 0/256.	art of the detection	on PWLF.		
15	31	Reserved				
		Format:		ſ	MBZ	
1	30:21	SATB1				
		Format:	S7.2 2's com	plement		
		First bias for the satur The default is -8/4.	ation PWLF (brig	ht skin).		
	20:14	SATP3				
		Default Value:		31		
		Format:		S6 2's complemen	t	



	C	OLOR_PRO		_STATE - STC	STE State
		Third point for the	saturation PWLF	(bright skin).	
	13:7	SATP2			
	-	Default Value:		6	
		Format:		S6 2's compleme	ent
		Second point for th	ne saturation PW	LF (bright skin).	
	6:0	SATP1			
		Format:	S6 2's c	complement	
		First point for the s The default is -6.	aturation PWLF	(bright skin).	
16	31	Reserved			
-		Format:			MBZ
	30:20	SATS0			
		Format: U3.8			
		Zeroth slope for th The default is 297		.F (bright skin).	
İ	19:10	SATB3			
		Format:	S7.2 2's d	complement	
		Third bias for the s The default is 124		(bright skin).	
-	9:0	SATB2			
		Format:	S7.2 2's d	complement	
		Second bias for th The default is 8/4.		F (bright skin).	
17	31:22	Reserved			
		Format:			MBZ
	21:11	SATS2			
		Format:			U3.8
		Second slope for t The default is 297		'LF (bright skin).	
	10:0	SATS1			
	10.0	Format:			U3.8
		First slope for the s The default is 85/2		(bright skin).	



	C	OLOR_PRO	CESSING_	STATE - STD/STE State	
	01.05	HUEP3			
18	31:25			4.4	
		Default Value:		<u>14</u>	
		Format:		S6 2's complement	
		Third point for the h	hue PWLF (bright	skin)	
	24:18	HUEP2			
		Default Value:		6	
		Format:		S6 2's complement	
		Second point for th	ie hue PWLF (brig	jht skin)	
	17:11	HUEP1			
	17.11	Format:	S6 2's c	omplement	
		First point for the h The default is -6.	ue PWLF (bright	skin).	
	10:0	SATS3			
		Format: U3.8			
		Thrid slope for the The default is 256/		(bright skin).	
19	31:30	Reserved			
		Format:		MBZ	
	29:20	HUEB3			
		Format:	S7.2 2's c	omplement	
		Third bias for the h The default is 56/4		skin).	
	19:10	HUEB2			
		Format:	S7.2 2's c	omplement	
		Second bias for the The default is 8/4.		nt skin).	
	9:0	HUEB1			
		Format:	S7.2 2's c	omplement	
		First bias for the hu The default is -8/4		kin).	



20	31:22	Reserved					
	01.22	Format:	MBZ				
	21:11	HUES1					
		Format:	U3.8				
		First slope for the hue PWLF (I The default is 85/256.	bright skin)				
	10:0	HUES0					
		Format:	U3.8				
		Zeroth slope for the hue PWLF The default is 384/256.	- (bright skin)				
21	31:22	Reserved					
		Format:	MBZ				
	21:11	HUES3					
		Format:	U3.8				
		Third slope for the hue PWLF ( The default is 256/256.	(bright skin)				
	10:0	HUES2					
		Format:	U3.8				
		Second slope for the hue PWLF (bright skin) The default is 384/256.					
22	31	Reserved					
	30:21	SATB1_DARK					
		Format: S7.2	2 2's complement				
		First bias for the saturation PW The default is 0/4.	VLF (dark skin)				
	20:14						
	20.14	SATP3_DARK Default Value:	31				
		Format:	S6 2's complement				
		Third point for the saturation P	WLF (dark skin)				
	13:7	SATP2_DARK					
		Default Value:	31				
		Format:	S6 2's complement				
		Second point for the saturation	n PWLF (dark skin)				
	6:0	SATP1_DARK					



	C	OLOR_PRO		TATE - STD/STE State	
<u>,</u>		First point for the sa The default is -11.	aturation PWLF (da	rk skin).	]
23	31	Reserved			
		Format:		MBZ	
	30:20	SATS0_DARK			
		Format: Zeroth slope for the The default is 397/		(dark skin).	
ť	19:10	SATB3_DARK			
		Format:	S7.2 2's cor	nplement	
		Third bias for the sa The default is 124/		rk skin).	
ή .	9:0	SATB2_DARK			
		Format:	S7.2 2's cor	nplement	
		Second bias for the The default is 124/	dark skin).		
24	31:22				
ļ		Format:		U3.8	
	21:11	SATS2_DARK		lus s	
		Format: Second slope for th The default is 256/		U3.8 (dark skin).	
	10:0	SATS1_DARK			
	10.0	Format:		U3.8	
		First slope for the s The default is 189/		ark skin).	
25	31:25	HUEP3_DARK			
		Default Value:		14	
		Format:		S6 2's complement	
		Third point for the hue PWLF (dark skin).			
	24:18	HUEP2_DARK			
		Default Value:		2	
		Format:		S6 2's complement	



ļ				ATE - STD/STE State	
		Third point for the h	ue PWLF (dark skin).		
	17:11	HUEP1_DARK			
	17.11	Default Value:		)	
		Format:		6 2's complement	
		Third point for the h	ue PWLF (dark skin).		
	10:0	SATS3_DARK			1
		Format:		U3.8	
		Third slope for the s The default is 256/	saturation PWLF (darl 256.	skin).	
26	31:30	Reserved			
		Format:		MBZ	
	29:20	HUEB3_DARK			
		Format:	S7.2 2's compl	ement	
		Third bias for the hue PWLF (dark skin). The default is 56/4.			
	19:10	HUEB2_DARK			
		Format:	S7.2 2's compl	ement	
		Second bias for the The default is 0/4.	hue PWLF (dark skir	).	
	9:0	HUEB1_DARK			
		Format:	S7.2 2's compl	ement	
		First bias for the hu The default is 0/4.	e PWLF (dark skin).		
27	31:22	Reserved			
		Format:		MBZ	
	21:11	HUES1_DARK			
		Format:		U3.8	
		First slope for the h The default is 0/25	ue PWLF (dark skin). 6.		
	10:0	HUES0_DARK			
	. 5.0	Format:		U3.8	
			hue PWLF (dark skir 256.		



	C	OLOR_PROCESSING_STATE - STI	D/STE State	
28	31:22	Reserved		
		Format:	MBZ	
	21:11	HUES3_DARK		
		Format:	U3.8	
		Third slope for the hue PWLF (dark skin).		
		The default is 256/256.		
	10:0	HUES2_DARK		
		Format:	U3.8	
		Second slope for the hue PWLF (dark skin).		
		The default is 299/256.		

1			
		COLOR_PROCESSIN	G_STATE - ACE State
Default	0x0000	0068, 0x4C382410, 0x9C887460, 0xEE	BD8C4B0, 0x604C3824, 0xB09C8874, 0x0000D8C4,
Value:	0x0000	0000, 0x0000000, 0x0000000, 0x000	000000, 0x0000000, 0x0000000
This state	structure	contains the ACE state used by the co	lor processing function.
DWord	Bit		Description
29	31:7	Reserved	
		Format:	MBZ
	6:2	Skin Threshold	
		Format:	U5
		Used for Y analysis (min/max) for pixe	els which are higher than skin threshold. Name
		1-31	Name
		26	[Default]
		Full Image Histogram	[bolduli]
	1	Default Value:	0
		Format:	Enable
		Used to ignore the area of interest for	
		5	5 5
	0	ACE Enable	
		Format:	Enable
30	31:24	Y3	
		Default Value:	76
		Format:	U8
		The value of the y_pixel for point 3 in	PWL.
	23:16	Y2	
		Default Value:	56
		Format:	U8
		The value of the y_pixel for point 2 in	PWL.
	15:8	Y1	
		Default Value:	36



		COLOR_PROCESSING_STATE - A	CE State
		Format:	U8
		The value of the y_pixel for point 1 in PWL.	
	7:0	Ymin	
		Default Value:	16
		Format: The value of the y_pixel for point 0 in PWL.	U8
1	31:24	Y7	h co
		Default Value:	156
		Format: The value of the y_pixel for point 7 in PWL.	U8
	23:16	Y6 Default Value:	136
		Format:	130 U8
		The value of the y_pixel for point 6 in PWL.	00
	15:8	Y5	
		Default Value:	116
		Format:	U8
		The value of the y_pixel for point 5 in PWL.	
	7:0	Y4	
		Default Value:	96
		Format: The value of the y_pixel for point 4 in PWL.	U8
2	31:24	Ymax	hor
		Default Value:	235
		Format: The value of the y_pixel for point 11 in PWL.	U8
	00.40	Y10	
	23:16	Default Value:	216
		Format:	U8
		The value of the y_pixel for point 10 in PWL.	
	15:8	Y9	
		Default Value:	196
		Format:	U8
		The value of the y_pixel for point 9 in PWL.	
	7:0	Y8	
		Default Value:	176
		Format: The value of the y_pixel for point 8 in PWL.	U8
3	31:24	B4	



		COLOR_PROCESSING_STATE	E - ACE State
		Default Value:	96
		Format:	U8
		The value of the bias for point 4 in PWL.	
	23:16	B3	
		Default Value:	76
		Format: The value of the bias for point 3 in PWL.	U8
	15:8	B2	
		Default Value:	56
		Format:	U8
		The value of the bias for point 2 in PWL.	
	7:0	B1	
		Default Value:	36
		Format: The value of the bias for point 1 in PWL.	U8
34	31:24	B8	
		Default Value:	176
		Format:	U8
		The value of the bias for point 8 in PWL.	
	23:16	B7 Default Value:	156
		Format:	130 U8
		The value of the bias for point 7 in PWL.	
	15:8	B6	
		Default Value:	136
		Format:	U8
		The value of the bias for point 6 in PWL.	
	7:0	B5 Default Value:	116
		Format:	U8
		The value of the bias for point 5 in PWL.	00
35	31:16	Reserved	
		Format:	MBZ
	15:8	B10	
		Default Value:	216
		Format: The value of the bias for point 10 in PWL.	U8
	7:0	B9	
	7.0	Default Value:	196
		Format:	U8
		ronnal.	00



		COLOR_PROCESSING_S	TATE - ACE State
		The value of the bias for point 9 in PWL.	
36	31:27	Reserved	
		Format:	MBZ
	26:16	S1	
		Format:	U1.10
		The value of the slope for point 1 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S0	
		Format:	U1.10
		The value of the slope for point 0 in PWL. The default is 1024/1024.	
37	31:27	Reserved	
		Format:	MBZ
	26:16	S3	
		Format:	U1.10
		The value of the slope for point 3 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S2	
	10.0	Format:	U1.10
		The value of the slope for point 2 in PWL. The default is 1024/1024.	
38	31:27	Reserved	
ļ		Format:	MBZ
	26:16	S5	
		Format:	U1.10
		The value of the slope for point 5 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S4	
	10.0	Format:	U1.10
		The value of the slope for point 4 in PWL. The default is 1024/1024.	
39	31:27	Reserved	
	51.21	Format:	MBZ
	26:16	S7	
	20.10	Format:	U1.10
		ronnat.	01.10



			TE - ACE State
		The value of the slope for point 7 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S6	
		Format:	U1.10
		The value of the slope for point 6 in PWL. The default is 1024/1024.	
40	31:27	Reserved	
		Format:	MBZ
	26:16	S9	
		Format:	U1.10
		The value of the slope for point 9 in PWL. The default is 1024/1024.	
	15:11	Reserved	
		Format:	MBZ
	10:0	S8	
		Format:	U1.10
		The value of the slope for point 8 in PWL. The default is 1024/1024.	
41	31:11	Reserved	
		Format:	MBZ
	10:0	S10	
		Format:	U1.10
		The value of the slope for point 10 in PWL. The default is 1024/1024.	

# COLOR\_PROCESSING\_STATE - TCC State

Default Value:		xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B, 0x01790174, x00096000, 0x00000000, 0x03030000, 0x009201C0				
This state	structure	e contains the TCC state used by the color processing function.				
DWord	Bit	Description				
42	31:24 SatFactor3					
		Default Value:	220			
		Format:	U1.7			
The saturation factor for yellow.						
4	an to SetFeeter?					
	23:16	SatFactor2				
		Default Value:	220			



			STATE - TCC State
		Format:	U1.7
		The saturation factor for red.	
	15:8	SatFactor1	
		Default Value:	220
		Format:	U1.7
		The saturation factor for magenta.	
	7	TCC Enable	
		Format:	Enable
	6:0	Reserved	
		Format:	MBZ
43	31:24	SatFactor6	
		Default Value:	220
		Format:	U1.7
		The saturation factor for blue.	
	23:16	SatFactor5	
		Default Value:	220
		Format:	U1.7
		The saturation factor for cyan.	
	15:8	SatFactor4	
		Default Value:	220
		Format:	U1.7
		The saturation factor for green.	
	7:0	Reserved	
		Format:	MBZ
44	31:30	Reserved	
		Format:	MBZ
	29:20	Base Color 3	
		Default Value:	483
ļ		Format:	U10
	19:10	Base Color 2	
		Default Value:	307
		Format:	U10
' 	9:0	Base Color 1	
		Default Value:	145
		Format:	U10
45	31:30	Reserved	
		Format:	MBZ
	29:20	Base Color 6	
		Default Value:	995
		Format:	U10
r,	19:10	Format: Base Color 5	U10



		COLOR_PROCESSING_STATE -	TCC State
		Format:	U10
	9:0	Base Color 4	
		Default Value:	657
		Format:	U10
46	31:16	Color Transit Slope 23	
	01110	Default Value:	744
		Format:	U0.16
		The calculation result of 1 / (BC3 – BC2) [1/62]	
	15:0	Color Transit Slope 12	
		Default Value:	405
		Format:	U0.16
		The calculation result of 1 / (BC2 – BC1) [1/57]	
47	31:16	Color Transit Slope 45	
		Default Value:	407
		Format:	U0.16
		The calculation result of 1 / (BC5 – BC4) [1/57]	
	15:0	Color Transit Slope 34	4404
		Default Value:	1131
		Format:	U0.16
		The calculation result of 1 / (BC4 – BC3) [1/61]	
48	31:16	Color Transit Slope 61	
		Default Value:	377
		Format:	U0.16
		The calculation result of 1 / (BC1 – BC6) [1/62]	
	15:0	Color Transit Slope 56	
		Default Value:	372
		Format:	U0.16
		The calculation result of 1 / (BC6 – BC5) [1/62]	
49	31:22	Color Bias 3	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor3.	
	21:12	Color Bias 2	
		Default Value:	150
		Format:	U2.8
		Color bias for BaseColor2.	
	11:2	Color Bias 1	
		Default Value:	0
		Format:	U2.8
		Color bias for BaseColor1.	



		COLOR_PROCESSING_STA	TE - TCC State	
	1:0	Reserved		
	-	Format:	MBZ	
50	31:22	Color Bias 6		
		Default Value:	0	
		Format:	U2	2.8
		Color bias for BaseColor6.		
	21:12	Color Bias 5		
		Default Value:	0	
		Format:	U2	2.8
		Color bias for BaseColor5.		
	11:2	ColorBias4		
		Default Value:	0	
		Format:	U2	2.8
		Color bias for BaseColor4.		
	1:0	Reserved		
		Format:	MBZ	
51	31	Reserved		
		Format:	MBZ	
Ì	30:24	UV Threshold		
		Default Value:		3
		Format:		U7
		Low UV threshold.		
	23:19	Reserved		
		Format:	MBZ	
	18:16	UV Threshold Bits		
		Default Value:		3
		Format:		U3
		Low UV transition width bits.		
	15:13	Reserved		
		Format:	MBZ	
	12:8	STE Threshold		
		Default Value:		0
		Format:		U5
		Skin tone pixels enhancement threshold.		
	7:3	Reserved		
		Format:	MBZ	
	2:0	STE Slope Bits		
		Default Value:		0
		Format:		U3
		Skin tone pixels enhancement slope bits.		
52	31:16	Inverse UVMax Color		
52	51.10			



	Defeult	140		
	Default Value:	146		
	Format:	U0.1	6	
	1 / UVMaxColor. Used for the SFs2 calculation.			
15:9	Reserved			
	Format:	MBZ		
8:0	UVMax Color			
	Default Value:		448	
	Format:		U9	

	COLOR_PR	OCESSING_ST	ATE - PROCAMP State
Default Value:		0x00020001, 0x010	00000
This state structure	e contains the PRO	DCAMP state used by the o	color processing function.
DWord	Bit		Description
53	31:28	Reserved	
		Format:	MBZ
	27:17	Contrast	
		Default Value:	1
		Format:	U4.7
		Contrast magnitude.	
	16:13	Reserved	
		Format:	MBZ
ή	12:1	Brightness	
		Default Value:	0
		Format:	S7.4 2's complement
		Brightness magnitude.	
1	0	PROCAMP Enable	
	Ŭ	Default Value:	1
		Format:	Enable
54	31:16	Cos_c_s	
54	51.10	Default Value:	256
		Format:	S7.8 2's complement
		UV multiplication cosine	e factor.
	15:0	Sin_c_s	
	10.0	Default Value:	0
		Format:	S7.8 2's complement
		<u>r onnau</u>	on a 20 complement



COLOR_PROCESSING_STATE - PROCAMP State						
	L	UV multiplication sine factor.				

	COLO	R_PROCESSING_S	TATE - CSC State
	0002000, 0x000 0000000, 0x000		000, 0x000004B4, 0x00000000, 0x00000000,
This state structure	e contains the	CSC state used by the color pro	cessing function.
DWord	Bit		Description
55	31:29	Reserved	
		Format:	MBZ
1	28:16	C1	
		Default Value:	0
		Format:	S2.10 2's complement
		Transform coefficient	
	15:3	CO	
		Default Value:	1024
		Format:	S2.10 2's complement
		Transform coefficient	
	2	YUV_IN	
		Default Value:	0
		Format:	YUV
		CSC input offset enable.	
ľ	1	YUV_OUT	
		Default Value:	0
		Format: CSC output offset enable.	RGB
r,	0	Transform Enable	
		Format:	Enable
56	31:26	Reserved	
		Format:	MBZ
	25:13	C3	
		Default Value:	0
		Format:	S2.10 2's complement



	COL	OR_PROCESSIN	IG_STATE - CSC State		
		Transform coefficient.			
	12:0	C2			
	12.0	Default Value:	0		
		Format:	S2.10 2's complement		
		i onnat.			
		Transform coefficient.			
57	31:26	Reserved			
		Format:	MBZ		
	25:13	C5			
		Default Value:	0		
		Format:	S2.10 2's complement		
		Transform coefficient.			
	12:0	C4			
		Default Value:	1024		
		Format:	S2.10 2's complement		
		Transform coefficient.			
58	31:26	Reserved			
	01120	Format:	MBZ		
	25:13	C7			
	20.10	Default Value:	0		
		Format:	S2.10 2's complement		
		Transform coefficient.			
	12:0	C6	6		
		Default Value:	0		
		Format:	S2.10 2's complement		
		Transform coefficient.			
59	31:13	Reserved			
		Format:	MBZ		
	12:0	C8			
	12.0	Default Value:	1204		
		Format:	S2.10 2's complement		
		Transform coefficient.			



	COL	.OR_PROCESSING	G_STATE - CSC State
60	31:20	Reserved	
		Format:	MBZ
	19:10	Offset out 1	
		Default Value:	0
		Format:	S9 2's complement
		Offset Out for Y/R.	
	9:0	Offset In 1	
	9.0	Default Value:	0
		Format:	S9 2's complement
		romat.	S9 2 S complement
		Offset in for Y/R.	
51	31:20	Reserved	
		Format:	MBZ
	19:10	Offset out 2	
		Default Value:	0
		Format:	S9 2's complement
		Offset out for U/G.	
	9:0	Offset in 2	
		Default Value:	0
		Format:	S9 2's complement
		Offset in for U/G.	
62	31:20	Reserved	
	01.20	Format:	MBZ
	19:10	Offset out 3	price
	19.10	Default Value:	0
		Format:	S9 2's complement
		Offset out for V/B.	
	9:0	Offset in 3	
	9.0	Default Value:	0
		Format:	S9 2's complement
		i offici.	002000mpionent
		Offset in for V/B.	



	COL	OR_PRO	CESSIN	IG_STATE - CSC State
63	31:17	Reserved		
		Format:		MBZ
1	16	Alpha from	State Sele	ct
		Format:	L	J1 Enumerated Type
		Value	Name	Description
		0	Humo	Alpha is taken from message
		1		Alpha is taken from state
	15:0	Color Pipe	Alpha	
		Format:		U16

1			PPOCESS	ING_STATE - C	CC State	
-		COLOR_	FRUCESS	ING_STATE - C	GC State	
Defau	lt Valu	e: 0x00	D2911F, 0x30000	0334, 0x8A800000		
		ucture contains the CG	C state used by the	e color processing function	n.	
DWor		Color Gamut Compre	acien Enchle	Description		
64	31	-				
	30	Full Range Mapping E Value	Inable	Name		
			Basic Mode [Defa			
			Advanced Mode			
1	29.20	d(in,default)				
	20.20	Default Value:			205	
		Format:			U10	
		d <sub>in.default</sub> InnerTriangleMapping	ngLength			
	19:10	d(out,default)			1	
		Default Value:			164	
		Format:			U10	
			ingLength			
-	9:0	d1(out)				
	9.0	Default Value:			287	
		Format:			U10	
		<i>d</i> <sup>1</sup> <sub>out</sub> OuterTriangleMappingI	engthBelow			
65	31	Reserved				
		Format:		ME	3Z	
	30:28	Compression Line Sh		-		
		Value			Name	
		0-4				
		3		[Default]		



27.10	Reserve	d				
27.10	Format:	-	MBZ			
9:0	d1(in)					
9.0	Default \	/alue:	820			
	Format:		U10			
		riangleMappingLengthBe				
31	xvYcc D	ecode Encode Enal	ble			
	Value	Name	Description			
	1	[Default] Both	xvYcc decode and xvYcc encode are enabled			
	0	Disal	ble both xvYcc decode and xvYcc encode			
			Programming Notes			
	This bit is valid only when ColorGamutCompressionnEnable is on.					
30	Forced 444 for 444					
	Default Value: 0					
	Force the	e 4:4:4 operation whe	en input video of 4:4:4 format			
29	Forced 422 for 444					
	Default \		0			
	Force the	e 4:2:2 operation whe	en input video of 4:4:4 format			
28	Forced 444 for 422 Default Value: 0					
			en input video of 4:2:2 format			
27:26		tor Mode				
	Value	Name	Description			
	00b	STDMin	Select the minimum value of the STD factors			
	01b	STDMax	Select the maximum value of the STD factors			
	10b	STDAve [Default]	Select the average value of the STD factors			
	11b	Reserved				
			Programming Notes			
	This field is enable		It of 4:2:2 (Forced444_for 422 is disabled), or when (Forced422_for			
25:24	MV Dark	Factor Mode				
	Value	Name	Description			
	00b	MVDarkMin	Select the minimum value of the MVDark factors			
	01b	MVDarkMax	Select the maximum value of the MVDark factors			
	10b	MVDarkAve [Default	I Select the average value of the MVDark factors			
	11b	Reserved				
			Programming Notes it of 4:2:2 (Forced444_for 422 is disabled), or when (Forced422_for			
			tot (1212) (Ferneral 4.4.4 ter 422) is dischlod) or whom (Ferneral 422) for			



			OCESSING_STATE - CGC State			
23:2	2 Scaling	Factor Mode				
	This mode is for color gamut compression module					
	Value		Description			
	00b	SFMin	Select the minimum value of the Scaling Factors			
	01b	SFMax	Select the maximum value of the Scaling Factors			
	10b	SFAve [Default]	Select the average value of the Scaling Factors			
	11b	Reserved				
			Programming Notes			
	This fiel	d is only valid for inpu	ut of 4:2:2 (Forced444_for 422 is disabled), or when (Forced422_for4			
	is enab	•				
21:5						
21.5	Format		Reserved			
4	Overrid	le Saturation Equal 2	Zero			
	Format:	-	MBZ			
			Programming Notes			
	This bit	should always be 0.				
3:0		r Color Space Mode				
3:0		<b>,</b>	Name			
3:0		Color Space Mode	Name BT709			
3:0		Color Space Mode				

# 3.9 Messages

# 3.9.1 Global Definitions

For data port messages, part of the message descriptor is used to determine the message type. This field is documented here. The remainder of the message descriptor is defined differently depending on the message type, and is documented in the section for the corresponding message.

The Data Port is actually three separate targets, **DataPort Sampler Cache**, **DataPort Constant Cache**, and **Data Port Render Cache**, each with its own target unit ID. Each target has its own set of message type encodings as shown below.

**Restrictions:** 

Data port messages may not have the **End of Thread** bit set in the message descriptor other than the following exeptions:

The Render Target Write message may have **End of Thread** set for pixel shader threads dispatched by the windower in non-contiguous dispatch mode.

The Render Target UNORM Write message may have **End of Thread** set for pixel shader threads dispatched by the windower in contiguous dispatch mode.



The Media Block Write message may have **End of Thread** set for pixel shader threads dispatched by the windower in contiguous dispatch mode.

# 3.9.2 Data Port Messages

Most of the messages have an existing definition that is not expected to change. There are several new messages that are documented here.

Message Type	Header Required	Shared Local Memory Support	Stateless Support	Address Modes	Vector Width
OWord Block Read	ves	no	yes	global	1
OWord Block Write	ves	no	yes	global	1
Unaligned OWord Block Read	/	no	yes	global	1
OWord Dual Block Read	no for stated yes for stateless	no	yes	global + offset	2
OWord Dual Block Write	no for stated yes for stateless	no	yes	global + offset	2
DWord Scattered Read	no for stated yes for stateless	no	yes	global + offset	8, 16
DWord Scattered Write	no for stated yes for stateless	no	yes	global + offset	8, 16
Byte Scattered Read	no for stated yes for stateless	yes		global + offset	8, 16
Byte Scattered Write	no for stated yes for stateless	yes		global + offset	8, 16
Untyped Surface Read	no for stated yes for stateless	yes		1D or 2D	2, 8, 16
Untyped Surface Write	no for stated yes for stateless	yes		1D or 2D	2, 8, 16

### Data Cache Data Port Message Summary



Message Type	Header Required	Shared Local Memory Support	Stateless Support	Address Modes	Vector Width
Untyped Atomic Operation	no for stated	yes		1D or 2D	8, 16
	yes for stateless				
Scratch Block Read	yes	no	, , ,	Imm_Buf + offset	
Scratch Block Write	yes	no		Imm_Buf + offset	
Memory Fence	yes	N/A	N/A	N/A	N/A

"global" is the **Global Offset** in the message header (if header is not present, Global Offset is zero). "imm\_buf" is the Immediate Buffer Base Address provided in message header register M0.5.

"offset" is in the message payload, and is per-slot.

"handle" is the handle address in the message header.

"URBoffset" is the Global Offset field in the URB message descriptor.

"1D" and "2D" are the address payload.

### **Render Cache Data Port Message Summary**

Message Type	Header Required	Address Modes	Vector Width
Media Block Read	yes	2D	1
Media Block Write	yes	2D	1
Render Target Write	No¹	2D + RTAI	8, 16
Typed Surface Read	yes	1D, 2D, 3D, 4D	8
Typed Surface Write	yes	1D, 2D, 3D, 4D	8
Typed Atomic Operation	yes	1D, 2D, 3D, 4D	8
Memory Fence	yes	N/A	N/A

"4D" address refers to U/V/R/LOD for mip-mapped surfaces

"2D + RTAI" address refers to a basic 2D address with render target array index for the third dimension

## 3.9.2.1 Message Descriptor

The following message descriptor applies to.

DATA CACH	A PORT SAMPLER IE	DATA CACH		DAT	A PORT RENDER CACHE	
Bit	Description	Bit	Description	Bit Description		
19	Header Present. If set, indicates that the message includes the header. Refer to Render Target Write message section for more details on this field. Programming Notes:					
	The header m Format = Ena	ust be present unless the message type is Render Target Write ble				
18	Ignored					
17:16	Ignored	17:16	Ignored	17	Send Write Commit Message. Indicates that a write commit message will be sent back to the thread when the write has been committed. See section <i>Write</i>	



DATA PO CACHE	RT SAMPLER	DATA CACH		DATA PORT	RENDER CACHE
					<i>Commit</i> for more details. This field is ignored on read message types. Format = Enable
15:13	Message Type 000: OWord Block Read 010: OWord Dual Block Read 100: Media Block Read 101: Unaligned OWord Block Read 110: DWord Scattered Read All other encodings are reserved.	15:13	Message Type 000: OWord Block Read 010: OWord Dual Block Read 110: DWord Scattered Read All other encodings are reserved.		Message Type 0000: OWord Block Read 0001: Render Target UNORM Read 0010: OWord Dual Block Read 0100: Media Block Read 0101: Unaligned OWord Block Read 0101: DWord Scattered Read 0111: DWord Scattered Read 0111: DWord Atomic write message 1000: OWord Block Write 1001: OWord Dual Block Write 1001: OWord Dual Block Write 1010: Media Block Write 1011: DWord Scattered Write 1100: Render Target Write 1101: Streamed Vertex Buffer Write 1110: Render Target UNORM Write All other encodings are reserved.
12:8	Message Spec	ific Co	ontrol. Refer to the s	pecific mess	age section for the definition of these bits.
7:0	binding table	index y with	of 255 indicates that	t a stateless	ding table for the specified surface. A model is to be used. The stateless model er to section 2.2.2 for details on the
	Format = U8				
	Range = [0,25	55]			



## 3.9.2.1.1 Message Descriptor

The following message descriptor applies to.

	SAMPLER CACHE DATA PORT		RENDER CACHE DATA PORT						
Bit	Description	Bit	Description						
19	Header Present. If set, indicates that the message includes the header.								
	Programming Notes:								
	For the Render Cache Data Port, the header must be present for the following message types: Typed Surface Read/Write								
	Typed Surface Atomic Operation	Typed Surface Atomic Operation							
	Memory Fence								
	For the Sampler Cache Data Port, the header must be present for the following message types:								
	Unaligned OWord Block Read								
	Media Block Read.								
	Format = Enable								
18	Ignored	18	Ignored						
17:14	Message Type	17:14	Message Type						
	0001: Unaligned OWord Block Read		0100: Media Block Read						
	0100: Media Block Read		0101: Typed Surface Read						
	All other encodings are reserved.		0110: Typed Atomic Operation						
			0111: Memory Fence						
			1010: Media Block Write						
			1100: Render Target Write						
			1101: Typed Surface Write						
			All other encodings are reserved.						
13:8	Message Specific Control. Refer to the s	pecific m	nessage section for the definition of these bits						
7:0	Binding Table Index. Specifies the index	k into the	binding table for the specified surface.						
	Format = U8								
	Range = [0,255]								

	CONSTANT CACHE DATA PORT		DATA CACHE DATA PORT		
Bit	Description	Bit	Description		
19	Header Present. If set, indicates that the message includes the header.				
	Programming Notes:				



	CONSTANT CACHE DATA PORT		DATA CACHE DATA PORT					
Bit	Description For the Data Cache Data Port, the bea	Bit ader mu	Description st be present for the following message types:					
	OWord Block Read/Write							
	Unaligned OWord Block Read							
	Memory Fence							
	Scratch read/write							
	For the Constant Cache Data Port, the types:	For the Constant Cache Data Port, the header must be present for the following message						
	OWord Block Read							
	Unaligned OWord Block Read.							
	Format = Enable							
18	Ignored	18	Category					
			0: Legacy DAP-DC messages					
			1: Scratch Block Read/Write messages					
17:14	Magazara Tura	17:14						
	Message Type 0000: OWord Block Read		Category=0 (legacy dataport)					
	0001: Unaligned OWord Block Read		Message Type 0000: OWord Block Read					
	0010: OWord Dual Block Read		0001: Unaligned OWord Block Read					
	0011: DWord Scattered Read		0010: OWord Dual Block Read					
	All other encodings are reserved.		0011: DWord Scattered Read					
			0100: Byte Scattered Read					
			0101: Untyped Surface Read					
			0110: Untyped Atomic Operation					
			0111: Memory Fence					
			1000: OWord Block Write					
			1010: OWord Dual Block Write					
			1011: DWord Scattered Write					
			1100: Byte Scattered Write					
			1101: Untyped Surface Write					
			All other encodings are reserved.					
			Category=1 (scratch)					
			[17]: 0=Read; 1=write					
			[16]:Type;					
			0=Oword, 1= Dword					



	CONSTANT CACHE DATA PORT		DATA CACHE DATA PORT			
Bit	Description	Bit	Description			
			[15]:Invalidate after read;			
			[14]: <reserved, mbz=""></reserved,>			
			[13:12]: Block Size			
			11: 4 registers			
			10: <reserved></reserved>			
			01: 2 registers			
			00: 1 register			
			[11:0]: Addr offset (Hword based)			
13:8	Message Specific Control. Refer to the bits.	Message Specific Control. Refer to the specific message section for the definition of these bits.				
7:0	Binding Table Index. Specifies the ind	ex into t	he binding table for the specified surface.			
	For the data cache data port, two binding table indexes are used to select special surfaces:					
	The SLM is only supported with the By	yte Scat iges. Re	at the shared local memory (SLM) is to be used. tered Read/Write, Untyped Surface Read/Write, efer to the "Shared Local Memory" section behavior.			
	model is only supported with the OWo	ord Block Word Sc	at a stateless model is to be used. Stateless < Read/Write, Unaligned OWord Block Read, cattered Read/Write messages. Refer to section ateless model.			
	Format = U8					
	Range = [0,255]					

### 3.9.2.2 Message Header

This header applies to the following data port messages:

- OWord Block Read/Write
- Unaligned OWord Block Read
- OWord Dual Block Read/Write
- DWord Scattered Read/Write
- Byte Scattered Read/Write
- <u>Scratch Block Read/Write</u>

The header definitions for the other data port messages is in the section for each message.

DWord	Bit	Description
M0.7	31:0	
M0.6	31:0	
M0.5	31:10	Immediate Buffer Base Address. Specifies the surface base address for messages in which the Binding Table Index is 255 (stateless model), otherwise this field is ignored.



DWord	Bit	Description
		This pointer is relative to the General State Base Address.
		Format = GeneralStateOffset[31:10]
	9:8	Ignored
	7:0	<b>Dispatch ID.</b> This ID is assigned by the fixed function unit and is a unique identifier for the thread. It is used to free up resources used by the thread upon thread completion.
M0.4	31:0	Ignored (reserved for hardware delivery of binding table pointer)
M0.3	31:4	Ignored
	3:0	Programming Notes:
		This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages. The data port will use this to bounds check scratch space messages. Writes out of bounds will be ignored. Reads out of bounds will return 0.
		Format = U4
		Range = [0,11] indicating [1k bytes, 2M bytes] in powers of two
M0.2	31:0	Global Offset.
		:
		Specifies the global element offset into the buffer.
		For the Unaligned OWord messages, this offset is in units of Bytes but must be DWord aligned (bits 1:0 MBZ)
		For the other OWord messages, this offset is in units of OWords
		For the DWord messages, this offset is in units of DWords
		For the Byte messages, this offset is in units of Bytes
		Format = U32
		Range = [0,FFFFFFCh] for Unaliged OWord messages
		Range = [0,0FFFFFFh] for other OWord messages
		Range = [0,3FFFFFFh] for DWord messages
		Range = [0,FFFFFFFh] for Byte messages
M0.1	31:0	Ignored
M0.0	31:0	Ignored

## 3.9.2.3 Write Commit Writeback Message

The writeback message is only sent on Data Port Write messages if the **Send Write Commit Message** bit in the message descriptor is set. The destination register is not modified. Write messages without the **Send Write Commit Message** bit set will not return anything to the thread (response length is 0 and destination register is null).

```
DWord Bit DescriptionW0.7:0Reserved
```



# 3.9.3 OWord Block Read/Write

This message takes one offset (Global Offset), and reads or writes 1, 2, 4, or 8 contiguous OWords starting at that offset.

Restrictions:

- 1. the only surface type allowed is SURFTYPE\_BUFFER.
- 2. the surface format is ignored, data is returned from the constant buffer to the GRF without format conversion.
- 3. the surface pitch is ignored, the surface is treated as a 1-dimensional surface. An element size (pitch) of 16 bytes is used to determine the size of the buffer for out-of-bounds checking if using the surface state model.
- 4. the surface cannot be tiled
- 5. the surface base address must be OWord aligned
- 6. the **Render Cache Read Write Mode** field in SURFACE\_STATE must be set to read/write mode when using this message with the render cache in the surface state model
- 7. the **Stateless Render Cache Read-Write Mode** field in the SVG\_WORK\_CTL register must be set to read/write mode when using this message with the render cache in the stateless model

### Applications:

Constant buffer reads of a single constant or multiple contiguous constants.

Scratch space reads/writes where the index for each pixel/vertex is the same.

Block constant reads, scratch memory reads/writes for media.

**Execution Mask.** The low 8 bits of the execution mask are used to enable the 8 channels in the first and third GRF registers returned (W0, W2) for read, or the first and third write registers sent (M1, M3). The high 8 bits are used similarly for the second and fourth (W1, W3 or M2, M4). For reads, any mask bit asserted within a group of four will cause the entire OWord to be read and returned to the destination GRF register. For writes, each mask bit is considered for its corresponding DWord written to the destination surface.

For the 1-OWord messages, only the low 8 bits of the execution mask are used. Either the low 4 bits or the high 4 bits, depending on the position of the OWord to be read or written, is used as the single group of four with behavior following that in the preceding paragraph.

The above behavior enables a SIMD16 thread to use the 8-OWord form of this message to access two channels (red and green) of a single scratch register across 16 pixels. A second message would access the other two channels (blue and alpha). The execution mask is used to ensure that data associated with inactive pixels are not overwritten.

**Out-of-Bounds Accesses.** Reads to areas outside of the surface return 0. Writes to areas outside of the surface are dropped and will not modify memory contents.

## 3.9.3.1 Message Descriptor

Bit	
13	Invalidate After Read Enable
	This field, if enabled, causes all lines in the L3 cache accessed by the message to be invalidated after the read occurs, regardless of whether the line contains modified data. It is intended as a performance hint indicating that the data will no longer be used to avoid writing



Bit	Description			
	back data to memory. This field is ignored for write messages.			
	Enabling this field is intended for scratch and spill/fill, where the memory is used only by a single thread and thus does not need to be maintained after the thread completes.			
	Format = Enable			
12	Ignored			
11	Ignored			
10:8	Block Size. Specifies the number of contiguous OWords to be read or written			
	000: 1 OWord, read into or written from the low 128 bits of the destination register			
	001: 1 OWord, read into or written from the high 128 bits of the destination register			
	010: 2 OWords			
	011: 4 OWords			
	100: 8 OWords			
	all other encodings are reserved.			
	Programming Notes:			
	The 6 OWord block size is valid only with Data Port Constant Cache.			

## 3.9.3.2 Message Payload (Write)

For the write operation, the message payload consists of one, two, or four registers (not including the header) depending on the **Block Size** specified in the message. For the one-constant case, data is taken from either the high or low half of the payload register depending on the half selected in **Block Size**. In this case, the other half of the payload register is ignored.

The **Offset** referred to below is the **Global Offset** and is in units of OWords. The **OWord** array index is also in units of OWords.

DWord	Bit	Description		
M1.7:4	127:0	<b>OWord[Offset + 1].</b> If the block size is 1 OWord to be written from the high 128 bits of the destination, OWord[Offset] will appear in this location		
M1.3:0	127:0	OWord[Offset]		
M2.7:4	127:0	OWord[Offset+3]		
M2.3:0	127:0	OWord[Offset+2]		
M3.7:4	127:0	OWord[Offset+5]		
M3.3:0	127:0	OWord[Offset+4]		
M4.7:4	127:0	OWord[Offset+7]		
M4.3:0	127:0	OWord[Offset+6]		

## 3.9.3.3 Writeback Message (Read)

For the read operation, the writeback message consists of one, two, three, or four registers depending on the **Block Size** specified in the message. For the one-constant case, data is placed in either the high or



low half of the returned register depending on the half selected in **Block Size**. In this case, the other half of the register is not changed.

The **Offset** referred to below is the **Global Offset** and is in units of OWords. The **OWord** array index is also in units of OWords.

DWord	Bit	Description
W0.7:4	127:0	<b>OWord[Offset + 1].</b> If the block size is 1 OWord to be loaded into the high 128 bits of the destination, OWord[Offset] will appear in this location
W0.3:0	127:0	OWord[Offset]
W1.7:4	127:0	OWord[Offset+3]
W1.3:0	127:0	OWord[Offset+2]
W2.7:4	127:0	OWord[Offset+5]
W2.3:0	127:0	OWord[Offset+4]
W3.7:4	127:0	OWord[Offset+7]
W3.3:0	127:0	OWord[Offset+6]

# 3.9.4 Unaligned OWord Block Read

This message takes one DWord aligned offset (**Global Offset**), and reads 1, 2, 4, or 8 contiguous OWords starting at that offset. This message is identical to the OWord Block Read message except the offset alignment. For read/write cache, only the read path supports this unaligned OWord Block access.

**Restrictions:** 

- 1. the only surface type allowed is SURFTYPE\_BUFFER.
- 2. the surface format is ignored, data is returned from the constant buffer to the GRF without format conversion.
- the surface pitch is ignored, the surface is treated as a 1-dimensional surface. An element size (pitch) of 16 bytes is used to determine the size of the buffer for out-of-bounds checking if using the surface state model.
- 4. the surface cannot be tiled
- 5. the surface base address must be OWord aligned
- 6. the **Render Cache Read Write Mode** field in SURFACE\_STATE must be set to read/write mode when using this message with the render cache in the surface state model
- 7. the **Stateless Render Cache Read-Write Mode** field in the SVG\_WORK\_CTL register must be set to read/write mode when using this message with the render cache in the stateless model

#### Applications:

Reads with offset that is not aligned with data size, such as row store usage in media

Execution Mask. The execution mask is ignored by this message.

Out-of-Bounds Accesses. Reads to areas outside of the surface return 0.



## 3.9.4.1 Message Descriptor

Bit	Description
13	Ignored
12:11	Ignored
10:8	Block Size. Specifies the number of contiguous OWords to be read
	000: 1 OWord, read into the low 128 bits of the destination register
	001: 1 OWord, read into the high 128 bits of the destination register
	010: 2 OWords
	011: 4 OWords
	100: 8 OWords
	all other encodings are reserved.

## 3.9.4.2 Writeback Message (Read)

For the read operation, the writeback message consists of one, two, or four registers depending on the **Block Size** specified in the message. For the one-constant case, data is placed in either the high or low half of the returned register depending on the half selected in **Block Size**. In this case, the other half of the register is not changed.

The **Global Offset** is in units of **Bytes**, aligned to **DWord** (two LSBs set to zero). The **OWordX** array in units of OWord starts at Global Offset.

DWord	Bit	Description		
W0.7:4	127:0	<b>OWord1 = *(&amp;OWord0 + 1).</b> If the block size is 1 OWord to be loaded into the high 128 bits of the destination, OWord0 will appear in this location		
W0.3:0	127:0	DWord0 = Buffer[Global Offset]		
W1.7:4	127:0	OWord3 = *(&OWord2 + 1)		
W1.3:0	127:0	OWord2 = *(&OWord1 + 1)		
W2.7:4	127:0	OWord5= *(&OWord4 + 1)		
W2.3:0	127:0	OWord4 = *(&OWord3 + 1)		
W3.7:4	127:0	OWord7 = *(&OWord6 + 1)		
W3.3:0	127:0	OWord6 = *(&OWord5 + 1)		

# 3.9.5 OWord Dual Block Read/Write

This message takes two offsets, and reads or writes 1 or 4 contiguous OWords starting at each offset. The Global Offset is added to each of the specific offsets.

<u>The message header is no longer required for the</u> OWord Dual Block Read/Write messages if sent to the data cache data port. If header is not sent, the **Global Offset** field is assumed to be zero. The header is required, however, if the binding table index is 255 (stateless model), as the **Immediate Buffer Base Address** field is required.



Programming Restrictions: Writes to overlapping addresses will have undefined write ordering.

Restrictions:

- 1. The only surface type allowed is SURFTYPE\_BUFFER.
- 2. The surface format is ignored, data is returned from the constant buffer to the GRF without format conversion.
- 3. The surface pitch is ignored, the surface is treated as a 1-dimensional surface. An element size (pitch) of 16 bytes is used to determine the size of the buffer for out-of-bounds checking if using the surface state model.
- 4. The surface cannot be tiled
- 5. The surface base address must be OWord aligned
- 6. The **Render Cache Read Write Mode** field in SURFACE\_STATE must be set to read/write mode when using this message with the render cache in the surface state model
- 7. the **Stateless Render Cache Read-Write Mode** field in the SVG\_WORK\_CTL register must be set to read/write mode when using this message with the render cache in the stateless model

Applications:

SIMD4x2 constant buffer reads where the indices of each vertex/pixel are different (if there are two indices and they are the same, hardware will optimize the cache accesses and do only one cache access)

SIMD4x2 scratch space reads/writes where the indices are different

**Execution Mask.** The low 8 bits of the execution mask are used to enable the 8 channels in the GRF registers returned for read, or each of the write registers sent. For reads, any mask bit asserted within a group of four will cause the entire OWord to be read and returned to the destination GRF register. For writes, each mask bit is considered for its corresponding DWord written to the destination surface.

**Out-of-Bounds Accesses.** Reads to areas outside of the surface return 0. Writes to areas outside of the surface are dropped and will not modify memory contents.

### 3.9.5.1 Message Descriptor

Bit	Description		
13	Invalidate After Read Enable		
	This field, if enabled, causes all lines in the L3 cache accessed by the message to be invalidated after the read occurs, regardless of whether the line contains modified data. It is intended as a performance hint indicating that the data will no longer be used to avoid writing back data to memory. This field is ignored for write messages.		
	Enabling this field is intended for scratch and spill/fill, where the memory is used only by a single thread and thus does not need to be maintained after the thread completes.		
	Format = Enable		
12	Ignored		
11:10	Ignored		
9:8	Block Size: Specifies the number of OWords in each block to be read or written		
	00: 1 OWord		



Bit	Description		
	10: 4 OWords		
	all other encodings are reserved.		

## 3.9.5.2 Message Payload

DWord	Bit	Description			
M1.7	31:0	gnored			
M1.6	31:0	Ignored			
M1.5	31:0	Ignored			
M1.4	31:0	Block Offset 1.			
		Specifies the OWord offset of OWord Block 1 into the surface.			
		Format = U32			
		Range = [0,0FFFFFFh]			
M1.3	31:0	Ignored			
M1.2	31:0	Ignored			
M1.1	31:0	Ignored			
M1.0	31:0	Block Offset 0			

## 3.9.5.3 Additional Message Payload (Write)

For the write operation, the message payload consists of one or four registers (not including the header or the first part of the payload) depending on the **Block Size** specified in the message.

The **Offset1/0** referred to below is the **Global Offset** added to the corresponding **Block Offset 1/0** and is in units of OWords . The **OWord** array index is also in units of OWords.

DWord	Bit	Description
M2.7:4	127:0	OWord[Offset1]
M2.3:0	127:0	OWord[Offset0]
M3.7:4	127:0	OWord[Offset1+1]
M3.3:0	127:0	OWord[Offset0+1]
M4.7:4	127:0	OWord[Offset1+2]
M4.3:0	127:0	OWord[Offset0+2]
M4.7:4	127:0	OWord[Offset1+3]
M4.3:0	127:0	OWord[Offset0+3]

## 3.9.5.4 Writeback Message (Read)

For the read operation, the writeback message consists of one or four registers depending on the **Block Size** specified in the message.

The **Offset1/0** referred to below is the **Global Offset** added to the corresponding **Block Offset 1/0** and is in units of Owords. The **OWord** array index is also in units of OWords.

DWord	Bit	Description
W0.7:4	127:0	OWord[Offset1]
W0.3:0	127:0	OWord[Offset0]
W1.7:4	127:0	OWord[Offset1+1]
W1.3:0	127:0	OWord[Offset0+1]



DWord	Bit	Description
W2.7:4	127:0	OWord[Offset1+2]
W2.3:0	127:0	OWord[Offset0+2]
W3.7:4	127:0	OWord[Offset1+3]
W3.3:0	127:0	OWord[Offset0+3]

# 3.9.6 Media Block Read/Write

The read form of this message enables a rectangular block of data samples to be read from the source surface and written into the GRF. The write form enables data from the GRF to be written to a rectangular block.

**Restrictions:** 

- 1. The only surface type allowed is non-arrayed, non-mipmapped SURFTYPE\_2D. Because of this, the stateless surface model is not supported with this message.
- 2. The surface format is used to determine the pixel structure for boundary clamp, the raw data from the surface is returned to the thread without any format conversion nor filtering operation
- 3. The target cache cannot be the data cache
- 4. The surface base address must be 32-byte aligned
- 5. When a surface is XMajor tiled, (tilewalk field in the surface state is set to TILEWALK\_XMAJOR), a memory area mapped through the Render Cache cannot be read and/or wrote in mixed frame and field modes. For example, if a memory location is first written with a zero Vertical Line Stride (frame mode), and later on (without render cache flush) read back using Vertical Line Stride of one (field mode), the read data stored in GRF are uncertain.
- The block width and offset should be aligned to the size of pixels stored in the surface. For a surface with 8bpp pixels for example, the block width and offset can be byte aligned. For a surface with 16bpp pixels, it is word aligned.
- 7. For YUV422 formats, the block width and offset must be pixel pair aligned (i.e. dword aligned).
- 8. The write form of message has the additional restriction that both **X Offset** and **Block Width** must be DWord aligned.
- 9. Pitch must be a multiple of 64 bytes when the surface is linear.

Applications:

Block reads/writes for media

**Execution Mask.** The execution mask on the send instruction for this type of message is ignored. The data that is read or written is determined completely by the block parameters.

**Out-of-Bounds Accesses.** Reads outside of the surface results in the address being clamped to the nearest edge of the surface and the pixel in the position being returned. Writes outside of the surface are dropped and will not modify memory contents.

Determining the boundary pixel value depends on the surface format. Surface format definitions can be found in the Surface Formats Section of the Sampling Engine Chapter.

For a surface with 8bpp pixels, the boundary byte is replicated. For example, for a boundary dword B0B1B2B3, to replicate the left boundary byte pixel, the out of bound dwords have the format of B0B0B0B0, and that for right boundary is B3B3B3B3.

This rule applies to all surface formats with BPE of 8. As the data port does not perform format conversion, the most likely used surface formats are R8\_UINT and R8\_SINT.



For any other surfaces with 16bpp pixels, boundary pixel replication is on words. For example, for a boundary dword B0B1B2B3, to replicate the left boundary word pixel, the out of bound dwords have the format of B0B1B0B1, and that for right boundary is B2B3B2B3.

This rule applies to all surface formats with BPE of 16. As the data port does not perform format conversion, only the formats with integer data types may be useful in practice.

For special surfaces with 16bpp pixels YUV422 packed format, there are two basic cases depending on the Y location: YUYV (surface format YCRCB\_NORMAL) and UYVY (surface format YCRCB\_SWAPY). Boundary handling for YVYU (surface format YCRCB\_SWAPUV) is the same as that for YUYV. Similarly, boundary handling for VYUY (surface format YCRCB\_SWAPUV) is the same as that for UYVY. Note that these four surface formats have 16bpp pixels, even though the BPE fields are set to zero according to the table in the Surface Formats Section.

For a boundary dword Y0U0Y1V0, to replicate the left boundary, we get Y0U0**Y0**V0, and to replicate the right boundary, we get **Y1**U0Y1V0.

For a boundary dword U0Y0V0Y1, to replicate the left boundary, we get U0Y0V0Y0, and to replicate the right boundary, we get U0Y1V0Y1.

For a surface with 32bpp pixels, the boundary dword pixel is replicated.

This rule applies to all surface formats with BPE of 32. As the data port does not perform format conversion, some of the formats may not be useful in practice.

Hardware behavior for any other surface types is undefined.

When Color Processing Enable is set to 1 and the IECP output surface to be written is NV12 format (R16\_UNORM surface format 0x10A, should be used if the output surface is NV12 format).

NV12 surface state : The width of the surface should be always multiples of 4pixels. For 16bpp input message (422 8-bit) the width will always need to be in multiples of 8bytes and for 32bpp input message (422 16-bit or 444 8-bit) the width should be in multiples of 16bytes. Height should be in multiples of 2pixel high. (presently the MFX restriction is that width should be in multiples of 2pixels).

y-offset of the media block write from the EU should be always even

x-offset of the media block write from the EU should be in multiples of 4 pixel.

The media block dword write can have only the following combinations (for IECP when NV12 output format is used):

- 8pixel wide for 422 8-bit mode
- 4pixel wide for 422 8-bit mode
- 4pixel wide for 422 16-bit
- 4pixel wide for 444 8-bit.
- 444 16-bit input format cannot be supported when the output format is NV12 (s/w should not use this combination).
- It has to be in multiples of 2pixel high for all above modes.

If 444-format is used then we use only the pixel\_0 UV values of the 2x2 pixel and the rest are dropped and in case of 422-format the top UV values are used and the bottom UV values is dropped if the output format is NV12 format.

Assuming IECP messages will always have vertical stride = 0. (since this is only for pre-processing before the encoder).



# 3.9.6.1 Message Descriptor

	9.0.1 Message Descriptor					
Bit		Description				
13	Reserved: MBZ					
12	Reserved : MBZ					
11	Reserved : MBZ					
10	Vertical Line Stride Override					
	Specifies whether the <b>Vertical I</b> state should be replaced by bit	<b>Line Stride</b> and <b>Vertical Line Stride Offset</b> fields in the surface s 9 and 8 below.				
	If this field is 1, Height in the surface state (see SURFACE_STATE section of Sampling E chapter) is modified according the following rules:					
	Vertical Line	Derived 1-based surface height				
	Stride (in surface state) Override Vertica Stride	(As a function of the 0-based Height in surface state)				
	0 0	Height + 1				
		(Normal)				
	0 1	(Height +1) / 2				
		Restriction: (Height + 1) must be an even number.				
	1 0	(Height + 1) * 2				
	1 1	Height + 1				
		(Normal)				
	For example, for a 720x480 standard resolution video buffer, if Vertical Line Stride in surface state is 0, i.e. a frame, Height (of the frame) should be 479. When accessing the bottom field this frame video buffer, both Override Vertical Line Stride and Override Vertical Line Stride Offset will be set to 1, then the derived surface height (of the field) will be 240 ((Height + 1) / In contrary, if Vertical Line Stride in surface state is 1 and Vertical Line Stride Offset in surface state is 0, the surface state represents the top field of the video buffer. In this case, Height (the top field) should be programmed as 239. Accessing the bottom video field will use the sa surface height of 240. Accessing the video frame (with Override Vertical Line Stride and Override Vertical Line Stride Offset set to 0) will result in a derived surface height of 480 ((Height + 1) * 2).					
	0 Use parameters in the surface state and ignore bits 9:8					
	1 Use bits 9:8 to provide the	Vertical Line Stride and Vertical Line Stride Offset				
9	Override Vertical Line Stride					
	Specifies number of lines (0 or 1) to skip between logically adjacent lines – provides support of interleaved (field) surfaces as textures.					



Bit	Description
	Format = U1 in lines to skip between logically adjacent lines
8	Override Vertical Line Stride Offset
	Specifies the offset of the initial line from the beginning of the buffer. Ignored when <b>Override VerticalLine Stride</b> is 0.
	Format = U1 in lines of initial offset (when Vertical Line Stride == 1)

## 3.9.6.2 Message Header

DWord	Bit	Description
M0.7	31:0	
M0.6	31:0	
M0.5		Ignored
	7:0	<b>FFTID.</b> This ID is assigned by the fixed function unit and is a unique identifier for the thread. It is used to free up resources used by the thread upon thread completion.
M0.4	31:0	Ignored (reserved for hardware delivery of binding table pointer)
M0.3	<b>Color Processing State Pointer.</b> Defines the pointer to COLOR_PROCESSING_STATE. Ignored on read messages and when <b>Color Processing Enable</b> is not set. This pointer is relative to the <b>General State Base Address</b> .	
		Programming Notes:
		This pointer is <i>not</i> delivered via state variables like most other pointers are delivered. It must be delivered via another software-defined mechanism such as CURBE.
		Format = GeneralStateOffset[31:5]
	4	Message Mode
		This field selects the mode of this message as follows:
		0: NORMAL. The <b>Block Height</b> and <b>Block Width</b> fields are set in M0.2. The <b>Pixel Mask</b> is not explicitly set but behaves as if it is set to all ones.
		1: PIXEL_MASK: The <b>Pixel Mask</b> field is set in M0.2. The <b>Block Height</b> and <b>Block Width</b> are not explicitly set but behave as if they are set to 4 rows and 32 bytes, respectively.
	3:2	Message Format. Defines the format of the message if Color Processing Enable is set.
		0: YUV 4:2:2, 8 bits per channel
		1: YUV 4:4:4, 8 bits per channel
		2: YUV 4:2:2, 16 bits per channel
		3: YUV 4:4:4, 16 bits per channel
	1	Area of Interest. This field controls whether the statistic for the luma pixels is collected at VSC for ACE histogram. This field is effective only when the state variable Full_image_histogram is disabled.
	0	Color Processing Enable. This field controls whether color processing is enabled on a



DWord	Bit	Description
		media block write message.
		Format = Enable
		This bit must be set to zero on a Media Block Read to the Render Cache.
	The fol	lowing M0.2 definition applies only if the Message Mode field is set to NORMAL:
	31:29lg	nored
	28:24	Programming Notes:
		Sub-Register Offset must be aligned to BasePitch (therefore will be a multiple of DWords as well).
		When <b>Register Pitch Control</b> = 0, <b>Sub-Register Offset</b> must align to <b>BasePitch*Block</b> <b>Height</b> and the output fits in a single GRF register.
		In general (and specifically when <b>Sub-Register Offset</b> is greater than 0), when the resulting data cross GRF register boundary, the data must be placed symmetrically between GRF registers.
		Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub- Register Offset can fill in the same set of GRF registers with media block data line interleaved.
		Format = U5
		Range = [0, 28] (Only a multiple of <b>BasePitch</b> , including 0, is valid)
		Programming Note: This field must be zero for Render Cache Data Port.
	21:16	Block Height. Height in rows of block being accessed.
		Programming Notes:
		The Block Height is restricted to the following maximum values depending on the Block Width:
		Block Width (bytes)Maximum Block Height (rows)
		1-4 64
		5-8         32           9-16         16
		17-32 8
		Format = U6
		Range = [0,63] representing 1 to 64 rows
	15:10lg	nored
	9:8	
		Programming Notes:
		Register Pitch Control is only allowed to be non-zero, if Block Width is a multiple of



DWord	Bit	Description									
		DWords. The effective register pitch must be less than or equal to 32 bytes (to fit in a single GRF register).									
		Defining <b>BasePitch</b> as the next power-of-2 that is greater than or equal to the <b>Block</b> <b>Width, Register Pitch Control</b> set the register pitch in term of <b>BasePitch</b> as the following.									
		Range = [0,3] representing 1 to 4 <b>BasePitch</b>									
		Programming Note: This field must be zero for Render Cache Data Port.									
	7:5	Ignored									
	4:0	Block Width. Width in bytes of the block being accessed.									
		Programming Notes:									
		Must be DWord aligned for the write form of the message.									
The foll	owing	M0.2 definition applies only if the Message Mode field is set to PIXEL_MASK:									
MO.2	31:0	<b>Pixel Mask.</b> One bit per pixel (each pixel being a DWord) indicating which pixels are to be written. This field is ignored by the read message, all pixels are always returned									
		The bits in this mask correspond to the pixels (DWords) as follows:									
		0 1 4 5 16172021 2 3 6 7 18192223 8 9 121324252829 1011141526273031									
M0.1	31:0	Y offset. The Y offset of the upper left corner of the block into the surface.									
		Format = S31									
		Programming Notes:									
		If Message Mode is set to PIXEL_MASK, this field must be a multiple of 4									
M0.0	31:0	X offset. The X offset of the upper left corner of the block into the surface.									
		Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.									
		The <b>X offset</b> field defines the offset in the input message block. This may differ from the offset in the surface if Color Processing is enabled due to format conversion.									
		Programming Notes:									
		If Message Mode is set to PIXEL_MASK, this field must be a multiple of 32									

**Programming Note:** The legal combinations of block width, pitch control, sub-register offset and block height are given below:

Block Height for given block width, pitch control, subreg offsets									
		sub-re	egister	offse	ts				
block width	pitch control	0	1	2	3	4	5	6	7
1-4	00	1-64	1	1	1	1	1	1	1
	01	1-64	1-64	illegal	illegal	1-2	1-2	illegal	illegal
	10	illegal	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	11	1-64	1-64	1-64	1-64	illegal	illegal	illegal	illegal
5-8	00	1-32	illegal	1	illegal	1	illegal	1	illegal
	01	1-32	illegal	1-32	illegal	illegal	illegal	illegal	illegal



	10	illegal	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	11	1-32	illegal	1-32	illegal	1-32	illegal	1-32	illegal
9-16	00	1-16	illegal	illegal	illegal	1	illegal	illegal	illegal
	01	1-16	illegal	illegal	illegal	1-16	illegal	illegal	illegal
	10	illegal	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	11	1-16	illegal	illegal	illegal	1-16	illegal	illegal	illegal
7-32	00	1-8	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	01	1-8	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	10	illegal	illegal	illegal	illegal	illegal	illegal	illegal	illegal
	11	1-8	illegal	illegal	illegal	illegal	illegal	illegal	illegal

## 3.9.6.3 Message Payload (Write)

<b>DWordBit</b>	Description
M1:n	Write Data. The format of the write data depends on the Block Height and Block Width. The data is aligned to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width.

If **Color Processing Enable** is enabled, the write data is divided into pixels according to the **Message Format** field. The fields within each pixel are defined below. For the 4:2:2 modes, each pixel position includes channels for two pixels.

Message Format	31:24	23:16	15:8	7:0
YUV 4:2:2, 8 bits per channel	Cr (V)	right pixel lum (Y1)	Cb (U)	left pixel lum (Y0)
YUV 4:4:4, 8 bits per channel	alpha (A)	luminance (Y)	Cb (U)	Cr (V)
	63:48	47:32	31:16	15:0
YUV 4:2:2, 16 bits per channel	Cr (V)	right pixel lum (Y1)	Cb (U)	left pixel lum (Y0)
YUV 4:4:4, 16 bits per channel	alpha (A)	Cr (V)	luminance (Y)	Cb (U)

## 3.9.6.4 Writeback Message (Read)

DWord Bit	Description
W0:n	<b>Read Data.</b> The format of the read data depends on the <b>Block Height</b> and <b>Block Width</b> . The data is aligned to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the <b>Block Width</b> .

# 3.9.7 DWord Scattered Read/Write

This message takes a set of offsets, and reads or writes 8 or 16 scattered DWords starting at each offset. The Global Offset is added to each of the specific offsets.

The message header is no longer required for the *OWord DWord Scattered Read/Write* messages if sent to the data cache data port. If header is not sent, the **Global Offset** field is assumed to be zero. The header is required, however, if the binding table index is 255 (stateless model), as the **Immediate Buffer Base Address** field is required.

Programming Restrictions: Writes to overlapping addresses will have undefined write ordering.



For read messages with X/Y offsets that are outside the bounds of the surface, the address is clamped to the nearest edge of the surface. For write messages with X/Y offsets that are outside the bounds of the surface, the behavior is undefined.

Hardware does check for and optimize for cases where offsets are equal or contiguous, however for optimal performance in some these cases a different message may provide higher performance.

#### **Restrictions:**

The only surface type allowed is SURFTYPE\_BUFFER.

The surface format is ignored, data is returned from the constant buffer to the GRF without format conversion.

The surface pitch is ignored, the surface is treated as a 1-dimensional surface. An element size (pitch) of 16 bytes is used to determine the size of the buffer for out-of-bounds checking if using the surface state model.

The surface cannot be tiled

The surface base address must be DWord aligned

The **Render Cache Read Write Mode** field in SURFACE\_STATE must be set to read/write mode when using this message with the render cache in the surface state model

The **Stateless Render Cache Read-Write Mode** field in the SVG\_WORK\_CTL register must be set to read/write mode when using this message with the render cache in the stateless model

#### **Applications:**

SIMD8/16 constant buffer reads where the indices of each pixel are different (read one channel per message)

SIMD8/16 scratch space reads/writes where the indices are different (read/write one channel per message)

general purpose DWord scatter/gathering, used by media

**Execution Mask.** Depending on the block size, either the low 8 bits or all 16 bits of the execution mask are used to determine which DWords are read into the destination GRF register (for read), or which DWords are written to the surface (for write).

**Out-of-Bounds Accesses.** Reads to areas outside of the surface return 0. Writes to areas outside of the surface are dropped and will not modify memory contents.

### 3.9.7.1 Message Descriptor

Bit	Description
13	Invalidate After Read Enable
	This field, if enabled, causes all lines in the L3 cache accessed by the message to be invalidated after the read occurs, regardless of whether the line contains modified data. It is intended as a performance hint indicating that the data will no longer be used to avoid writing back data to memory. This field is ignored for write messages.
	Enabling this field is intended for scratch and spill/fill, where the memory is used only by a single thread and thus does not need to be maintained after the thread completes.
	Format = Enable
12:10	Reserved



Bit	Description
9:8	Block Size. Specifies the number of DWords to be read or written
	10: 8 DWords
	11: 16 DWords
	All other encodings are reserved.

# 3.9.7.2 Message Payload

DWord	Bit	Description
M1.7	31:0	Offset 7.
		Specifies the DWord offset of DWord 7 into the surface.
		Format = U32
		Range = [0,3FFFFFFh]
M1.6	31:0	Offset 6
M1.5	31:0	Offset 5
M1.4	31:0	Offset 4
M1.3	31:0	Offset 3
M1.2	31:0	Offset 2
M1.1	31:0	Offset 1
M1.0	31:0	Offset 0
M2.7	31:0	Offset 15. This message register is included only if the block size is 16 DWords.
M2.6	31:0	Offset 14
M2.5	31:0	Offset 13
M2.4	31:0	Offset 12
M2.3	31:0	Offset 11
M2.2	31:0	Offset 10
M2.1	31:0	Offset 9
M2.0	31:0	Offset 8

## 3.9.7.3 Additional Message Payload (Write)

For the write operation, either one or two additional registers (depending on the block size) of payload contain the data to be written.

The **Offsetn** referred to below is the **Global Offset** added to the corresponding **Offset n** and is in units of DWords . The **DWord** array index is also in units of DWords.

DWord	Bit	Description
M3.7	31:0	DWord[Offset7]
M3.6	31:0	DWord[Offset6]
M3.5	31:0	DWord[Offset5]
M3.4	31:0	DWord[Offset4]
M3.3	31:0	DWord[Offset3]
M3.2	31:0	DWord[Offset2]
M3.1	31:0	DWord[Offset1]
M3.0	31:0	DWord[Offset0]



DWord	Bit	Description
M4.7	31:0	DWord[Offset15]. This message register is included only if the block size is 16 DWords
M4.6	31:0	DWord[Offset14]
M4.5	31:0	DWord[Offset13]
M4.4	31:0	DWord[Offset12]
M4.3	31:0	DWord[Offset11]
M4.2	31:0	DWord[Offset10]
M4.1	31:0	DWord[Offset9]
M4.0	31:0	DWord[Offset8]

### 3.9.7.4 Writeback Message (Read)

For the read operation, the writeback message consists of either one or two registers depending on the block size.

The **DWord** array index is also in units of DWords.

DWord	Bit Description
W0.7	31:0DWord[Offset7]
W0.6	31:0DWord[Offset6]
W0.5	31:0DWord[Offset5]
W0.4	31:0DWord[Offset4]
W0.3	31:0DWord[Offset3]
W0.2	31:0DWord[Offset2]
W0.1	31:0DWord[Offset1]
W0.0	31:0DWord[Offset0]
W1.7	31:0 <b>DWord[Offset15].</b> This writeback message register is included only if the block size is 16 DWords.
W1.6	31:0DWord[Offset14]
W1.5	31:0DWord[Offset13]
W1.4	31:0DWord[Offset12]
W1.3	31:0DWord[Offset11]
W1.2	31:0DWord[Offset10]
W1.1	31:0DWord[Offset9]
W1.0	31:0DWord[Offset8]

# 3.9.8 Byte Scattered Read/Write

These messages are supported on only.

These messages take a set of offsets, and read or write 8 or 16 scattered and possibly misaligned bytes, words, or dwords starting at each offset. The **Global Offset** from the message header is added to each of the specific offsets.

#### **Restrictions:**

The only surface type allowed is SURFTYPE\_BUFFER.

The surface format is ignored, data is returned from the buffer to the GRF without format conversion.

The surface pitch is ignored, the surface is treated as a 1-dimensional surface. An element size (pitch) of 4 bytes is used to determine the size of the buffer for out-of-bounds checking if using the surface state model.

The surface cannot be tiled



The surface base address must be DWord aligned

The stateless model is not supported.

### **Applications:**

Byte aligned buffer accesses in compute shaders

**Execution Mask.** Depending on the block size, either the low 8 bits or all 16 bits of the execution mask are used to determine which slots are read into the destination GRF register (for read), or which slots are written to the surface (for write).

**Out-of-Bounds Accesses.** Reads to areas outside of the surface return 0. Writes to areas outside of the surface are dropped and will not modify memory contents.

Programming Restrictions: Writes to overlapping addresses will have undefined write ordering.

### 3.9.8.1 Message Descriptor

Bit	Description
13:12	Ignored
11:10	Data Size. Specifies the data size for each slot.
	0: 1 byte
	1: 2 bytes
	2: 4 bytes
	3: Reserved
9	Ignored
8	SIMD Mode. Specifies the SIMD mode of the message (number of slots processed).
	0: SIMD8
	1: SIMD16

### 3.9.8.2 Message Payload

DWor	d Bit	Description
M1.7	31:0	Offset 7.
		Specifies the byte offset of DWord 7 into the surface.
		Format = U32
		Range = [0,FFFFFFFh]
M1.6	31:0	Offset 6
M1.5	31:0	Offset 5
M1.4	31:0	Offset 4
M1.3	31:0	Offset 3
M1.2	31:0	Offset 2
M1.1	31:0	Offset 1
M1.0	31:0	Offset 0
M2.7	31:0	Offset 15. This message register is included only if the SIMD Mode is SIMD16.



DWord	d Bit		Description	
M2.6	31:0	Offset 14		
M2.5	31:0	Offset 13		
M2.4	31:0	Offset 12		
M2.3	31:0	Offset 11		
M2.2	31:0	Offset 10		
M2.1	31:0	Offset 9		
M2.0	31:0	Offset 8		

## 3.9.8.3 Additional Message Payload (Write)

For the write operation, either one or two additional registers (depending on the block size) of payload contain the data to be written.

The **Offsetn** referred to below is the **Global Offset** added to the corresponding **Offset n** and is in units of bytes. The length of **Data** written depends on the **Data Size** and is right-justified within the 32-bit field. The upper bits are ignored for 1 byte and 2 byte **Data Size**.

DWord	Bit	Description
M3.7	31:0	Data[Offset7]
M3.6	31:0	Data[Offset6]
M3.5	31:0	Data[Offset5]
M3.4	31:0	Data[Offset4]
M3.3	31:0	Data[Offset3]
M3.2	31:0	Data[Offset2]
M3.1	31:0	Data[Offset1]
M3.0	31:0	Data[Offset0]
M4.7	31:0	Data[Offset15]. This message register is included only if the SIMD Mode is SIMD16.
M4.6	31:0	Data[Offset14]
M4.5	31:0	Data[Offset13]
M4.4	31:0	Data[Offset12]
M4.3	31:0	Data[Offset11]
M4.2	31:0	Data[Offset10]
M4.1	31:0	Data[Offset9]
M4.0	31:0	Data[Offset8]

## 3.9.8.4 Writeback Message (Read)

For the read operation, the writeback message consists of either one or two registers depending on the block size.

The **Offsetn** referred to below is the **Global Offset** added to the corresponding **Offset n** and is in units of bytes. The length of **Data** written depends on the **Data Size** and is right-justified within the 32-bit field and only the requeted bytes are written to the GRF.

DWord	Bit	Description
W0.7	31:0	Data[Offset7]
W0.6	31:0	Data[Offset6]
W0.5	31:0	Data[Offset5]
W0.4	31:0	Data[Offset4]
W0.3	31:0	Data[Offset3]
W0.2	31:0	Data[Offset2]
W0.1	31:0	Data[Offset1]



DWord Bit		Description
W0.0	31:0	Data[Offset0]
W1.7	31:0	Data[Offset15]. This message register is included only if the SIMD Mode is SIMD16.
W1.6	31:0	Data[Offset14]
W1.5	31:0	Data[Offset13]
W1.4	31:0	Data[Offset12]
W1.3	31:0	Data[Offset11]
W1.2	31:0	Data[Offset10]
W1.1	31:0	Data[Offset9]
W1.0	31:0	Data[Offset8]

# 3.9.9 Typed/Untyped Surface Read/Write and Typed/Untyped Atomic Operation

Six data port messages (Typed Surface Read, Typed Surface Write, Typed Atomic Operation, Untyped Surface Read, Untyped Surface Write, and Untyped Atomic Operation) allow direct read/write accesses to surfaces. These messages support three major categories of surfaces:

**Typed surfaces.** These surfaces are of type SURFTYPE\_1D, 2D, 3D, or BUFFER and have a supported surface format other than RAW. Supported via the render cache data port.

**Programming Restriction:** Vertical stride & Vertical Offset fields of the surface state object is only supported for 2D non-array surfaces.

**Raw buffer (untyped).** These surfaces are of type SURFTYPE\_BUFFER and have a surface format of RAW and a surface pitch of 1 byte. Supported via the data cache data port. All SLM accesses are in this category.

**Structured buffer (untyped).** These surfaces are of type SURFTYPE\_STRBUF and have a surface format of RAW. Supported via the data cache data port.

A typed surface uses U, V, R, and LOD address parameters (number of parameters utilized depends on surface type), and performs conversion of type to/from the selected surface format as follows:

Surface formats with UINT require the message data in U32 format

Surface formats with SINT require the message data in S32 format

All other surface formats require the message data in FLOAT32 format

The untyped surface categories, both of which use the RAW surface format, perform no type conversion. A raw buffer uses just the U address parameter, which specifies the byte offset into the surface, which must be a multiple of 4. A structured buffer uses the U address parameter as an array index and the V address parameter as a byte offset into the array element (which also must be a multiple of 4).

For both raw and structured buffers, up to 4 dwords are accessed beginning at the byte address determined. These 4 dwords correspond to the red, green, blue, and alpha channels in that order with red mapping to the lowest order dword. The atomic operation messages will only access the first dword (corresponding to the red channel for typed messages).

The atomic operation messages causes atomic read-modify-write operations on the "destination" location addressed. In the table below, the new value of the destination (new\_dst) is computed as indicated based on the old value of the destination (old\_dst) and up to two sources included in the message (src0 and src1). Optionally, a value can be returned by the message (ret).



The atomic operations guarantee that the read and the write are performed atomically, meaning that no read or write to the same memory location from this thread or any other thread can occur between the read and the write.

The following atomic operations are available, along with the specific operation performed for each and the return value:

Atomic Operation	new_dst	ret
AOP_AND	old_dst & src0	old_dst
AOP_OR	old_dst   src0	old_dst
AOP_XOR	old_dst ^ src0	old_dst
AOP_MOV	src0	old_dst
AOP_INC	old_dst + 1	old_dst
AOP_DEC	old_dst – 1	old_dst
AOP_ADD	old_dst + src0	old_dst
AOP_SUB	old_dst – src0	old_dst
AOP_REVSUB	src0 – old_dst	old_dst
AOP_IMAX	imax(old_dst, src0)	old_dst
AOP_IMIN	imin(old_dst, src0)	old_dst
AOP_UMAX	umax(old_dst, src0)	old_dst
AOP_UMIN	umin(old_dst, src0)	old_dst
AOP_CMPWR	(src0 == old_dst) ? src1 : old_dst	old_dst
AOP_PREDEC	old_dst – 1	new_dst
AOP_CMPWR8B	(src08B == old_dst8B) ? src18B : old_dst8B	old_dst8B

Programming Note: src08B is 8 bytes, src18B is 8 Bytes and old\_dst8B is 8 bytes in length.

**Programming Note:** AOP\_CMPWR8B is not supported for SLM.

Programming Note: AOP\_CMPWR8B addresses must be QWORD aligned.

**Note:** imax/imin assume operands are signed integers, umax/umin assume operands are unsigned integers. All other operations treat all values as 32-bit unsigned integers. Add and subtract operations will wrap without any special indication.

These messages are supported on only.

#### **Restrictions:**

For untyped messages, the **Surface Format** must be RAW and the **Surface Type** must be SURFTYPE\_BUFFER or SURFTYPE\_STRBUF.

For typed messages, the **Surface Type** must be SURFTYPE\_1D, 2D, 3D, or BUFFER.

Surface Format Name
R32_SINT
R32_UINT
R32_FLOAT

The Surface Format for typed surface writes must be

Surface Format Name
R32G32B32A32_FLOAT
R32G32B32A32_SINT
R32G32B32A32_UINT
R16G16B16A16_UNORM
R16G16B16A16_SNORM
R16G16B16A16_SINT



Surface Format Name
R16G16B16A16_UINT
R16G16B16A16_FLOAT
R32G32 FLOAT
R32G32_SINT
R32G32_UINT
B8G8R8A8_UNORM
R10G10B10A2_UNORM
R10G10B10A2_UNORM R10G10B10A2_UINT
R8G8B8A8_UNORM
R8G8B8A8_SNORM
R8G8B8A8_SINT
R8G8B8A8_UINT
R16G16_UNORM
R16G16_SNORM
R16G16_UINT
R16G16_FLOAT
B10G10R10A2_UNORM
R11G11B10_FLOAT
R32_SINT
R32_UINT
R32_FLOAT
B5G6R5_UNORM
B5G5R5A1_UNORM
B4G4R4A4_UNORM
R8G8_UNORM
R8G8 SNORM
 R8G8_SINT
R8G8_UINT
R16_UNORM
R16_SNORM
R16_SINT
R16_UINT
R16_FLOAT
B5G5R5X1_UNORM
R8_UNORM
 R8_SNORM
 R8_SINT
 R8_UINT
A8_UNORM

The **Surface Format** for typed atomic operations must be R32\_UINT or R32\_SINT.

For untyped messages accessing SURFTYPE\_STRBUF, the V address (byte offset) must be DWord aligned (low 2 bits must be zero).

For untyped messages accessing SURFTYPE\_BUFFER, the U address (byte offset) must be DWord aligned (low 2 bits must be zero).

Typed messages only support SIMD8.

The stateless model support is limited to untyped messages.



#### **Execution Mask:**

**SIMD16:** The 16 bits of the execution mask are ANDed with the 16 bits of the **Pixel/Sample Mask** from the message header and the resulting mask is used to determine which slots are read into the destination GRF register (for read), or which slots are written to the surface (for write). If the header is not present, only the execution mask is used.

**SIMD8:** The low 8 bits of the execution mask are ANDed with 8 bits of the **Pixel/Sample Mask** from the message header. For the typed messages, the **Slot Group** in the message descriptor selects either the low or high 8 bits. For the untyped messages, the low 8 bits are always selected. The resulting mask is used to determine which slots are read into the destination GRF register (for read), or which slots are written to the surface (for write). If the header is not present, only the low 8 bits of the execution mask are used.

**SIMD4x2:** Each group of 4 bits within the low 8 bits of the execution mask are ORed together to create two bits which are used to determine which slots are read into the destination GRF register.

**Out-of-Bounds Accesses:** Reads to areas outside of the surface return 0, except for the *Typed Surface Read* message which returns 1 in the alpha channel and 0 in the other channels. Writes to areas outside of the surface are dropped and will not modify memory contents.

Errata: The Typed Surface Read returns 0 in all channels for out-of-bounds accesses.

Programming Restrictions: Writes to overlapping addresses will have undefined write ordering.

The following table summarizes the SIMD Mode support for each message type:

	Untyped			Typed		
	Read	Write	Atomic	Read	Write	Atomic
SIMD16	х	х	х			
SIMD8	х	х	х	х	х	х

The following table indicates the hardware interpretation of each input parameter based on surface type. Parameters with blank entries are ignored by hardware if delivered.

Surface Type	"Surface Array" field in SURFACE_STATE	U Address	V Address	R Address	LOD
SURFTYPE_1D	disabled	X pixel address			LOD
	enabled	•	array index		LOD
SURFTYPE_2D	disabled		Y pixel address		LOD
	enabled	•	•	array index	LOD
SURFTYPE_3D	disabled			Z pixel address	LOD
SURFTYPE_BU FFER	disabled	buffer index			
SURFTYPE_ST RBUF	disabled	buffer index	byte offset		



Bit	Description
13	Slot Group
	This field controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present.
	Format = U1
	0: Use low 8 slots
	1: Use high 8 slots
12 Ign	nored
11	Alpha Channel Mask
	For the read message, indicates that alpha will be included in the writeback message. For the write message, indicates that alpha is included in the message payload, and that alpha will be written to the surface.
	0: Alpha channel included
	1: Alpha channel not included
	Programming Notes:
	At least one of the channels must be unmasked (the 4-bit channel mask cannot be 1111b).
10Blu	ue Channel Mask
9 Gr	een Channel Mask
8 Re	ed Channel Mask

## 3.9.9.1 Typed Surface Read/Write Message Descriptor

## 3.9.9.2 Untyped Surface Read/Write Message Descriptor

Bit	Description
13:12	SIMD Mode
	Format = U2
	0: SIMD4x2 (valid for read message only) (valid for read message only),
	1: SIMD16
	2: SIMD8
	3: Reserved
11	Alpha Channel Mask
	For the read message, indicates that alpha will be included in the writeback message. For the write message, indicates that alpha is included in the message payload, and that alpha will be written to the surface.
	0: Alpha channel included
	1: Alpha channel not included
	Programming Notes:



Bit	Description
	For the <i>Untyped Surface Write</i> message, each channel mask cannot be 0 unless all of the lower mask bits are also zero. This means that the only 4-bit channel mask values allowed are 0000b, 1000b, 1100b, and 1110b. Other messages allow any combination of channel masks. For the <i>Untyped Surface Read</i> message, at least one of the channels must be unmasked (the
	4-bit channel mask cannot be 1111b).
10	Blue Channel Mask
9	Green Channel Mask
8	Red Channel Mask

## 3.9.9.3 Typed Atomic Operation Message Descriptor

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable
12	Slot Group
	This field controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed.
	Format = U1
	0: Use low 8 slots
	1: Use high 8 slots
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: Reserved
	0001: AOP_AND
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC
	0111: AOP_ADD
	1000: AOP_SUB
	1001: AOP_REVSUB
	1010: AOP_IMAX
	1011: AOP_IMIN
	1100: AOP_UMAX



Bit 1101: AOP\_UMIN 1110: AOP\_CMPWR

1111: AOP\_PREDEC

## 3.9.9.4 Typed Atomic Operation SIMD4x2 Message Descriptor

Description

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable
	Reserved
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: reserved
	0001: AOP_AND
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC
	0111: AOP_ADD
	1000: AOP_SUB
	1001: AOP_REVSUB
	1010: AOP_IMAX
	1011: AOP_IMIN
	1100: AOP_UMAX
	1101: AOP_UMIN
	1110: AOP_CMPWR
	1111: AOP_PREDEC

## 3.9.9.5 Untyped Atomic Operation Message Descriptor

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable



Bit	Description
12	SIMD Mode
	Format = U1
	0: SIMD16
	1: SIMD8
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: 0000: AOP_CMPWR8B
	0001: AOP_AND
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC
	0111: AOP_ADD
	1000: AOP_SUB
	1001: AOP_REVSUB
	1010: AOP_IMAX
	1011: AOP_IMIN
	1100: AOP_UMAX
	1101: AOP_UMIN
	1110: AOP_CMPWR
	1111: AOP_PREDEC

## 3.9.9.6 Untyped Atomic Operation SIMD4x2 Message Descriptor

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable
12	Reserved
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: AOP_CMPWR8B
	0001: AOP_AND



Bit	Description
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC
	0111: AOP_ADD
	1000: AOP_SUB
	1001: AOP_REVSUB
	1010: AOP_IMAX
	1011: AOP_IMIN
	1100: AOP_UMAX
	1101: AOP_UMIN
	1110: AOP_CMPWR
	1111: AOP_PREDEC

# 3.9.9.7 Atomic Counter Operation Message Descriptor

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable
12	SIMD Mode
	Format: U1
	0: SIM16
	1: SIM8 (low 8 slots)
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: Reserved
	0001: AOP_AND
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC



Bit	Description	
	0111: AOP_ADD	
	1000: AOP_SUB	
	1001: AOP_REVSUB	
	1010: AOP_IMAX	
	1011: AOP_IMIN	
	1100: AOP_UMAX	
	1101: AOP_UMIN	
	1110: AOP_CMPWR	
	1111: AOP_PREDEC	

For Append Counter Operations there is no address payload as the address is provided by the append counter field in the surface state. The write data payloads are the same as untyped atomic. The write back are the same as untyped atomic.

When accessing a surface with the Append Counter Operation, if the Append Counter enable field of the surface state is not 1, it the access will be treated as out of bounds, w/ the writes being ignored and the reads returning 0.

## 3.9.9.8 Atomic Counter Operation SIMD4x2 Message Descriptor

Bit	Description
13	Return Data Control
	Specifies whether return data is sent back to the thread.
	Format = Enable
12	Reserved
11:8	Atomic Operation Type
	Specifies the atomic operation to be performed.
	0000: Reserved
	0001: AOP_AND
	0010: AOP_OR
	0011: AOP_XOR
	0100: AOP_MOV
	0101: AOP_INC
	0110: AOP_DEC
	0111: AOP_ADD
	1000: AOP_SUB
	1001: AOP_REVSUB
	1010: AOP_IMAX



Bit	Description		
	1011: AOP_IMIN		
	1100: AOP_UMAX		
	1101: AOP_UMIN		
	1110: AOP_CMPWR		
	1111: AOP_PREDEC		

For Append Counter Operations there is no address payload as the address is provided by the append counter field in the surface state. The write data payloads are the same as untyped atomic 4x2. The write back are the same as untyped atomic 4x2.

When accessing a surface with the Append Counter Operation, if the Append Counter enable field of the surface state is not 1, it the access will be treated as out of bounds, w/ the writes being ignored and the reads returning 0.

#### 3.9.9.9 Message Header

The message header for the untyped messages only needs to be delivered for pixel shader threads, where the execution mask may indicate pixels/samples that are enabled only due to derivative (LOD) calculations, but the corresponding slot on the surface must not be accessed. Typed messages (which go to render cache data port) must include the header.

DWord	Bit	Description
M0.7	31:16	Ignored
	15:0	<b>Pixel/Sample Mask.</b> This field contains the 16-bit pixel/sample mask to be used for SIMD16 and SIMD8 messages. All 16 bits are used for SIMD16 messages. For typed SIMD8 messages, <b>Slot Group</b> selects with 8 bits of this field are used. For untyped SIMD8 messages, the low 8 bits of this field are used.
		If the header is not delivered, this field defaults to all ones. The field is ignored for SIMD4x2 messages.
M0.6	31:0	Ignored
M0.5	31:0	Format = GeneralStateOffset[31:10]
M0.4	31:0	Ignored (reserved for hardware delivery of binding table pointer)
M0.3	31:0	Ignored
M0.2	31:0	Ignored
M0.1	31:0	Ignored
M0.0	31:0	Ignored

## 3.9.9.10 Message Payload

The message payload consists of the following:

- For the read messages, only an address payload is delivered
- For the write messages, an address payload is followed by the write data payload
- For the atomic operation messages, an address payload is followed by the source payload
- For SIMD16 and SIMD8 messages, the message length is used to determine how may address parameters are included in the message. The number of message registers in the write data payload is determined by the number of channel mask bits that are enabled, and the number of message



registers in the source payload is determined by the atomic operation operation. Thus, one or neither of these two values (depending on the message type), plus one for the header, can be subtracted from the message length to determine the number of message registers in the address payload, from which the number of address parameters can be determined.

#### 3.9.9.10.1 SIMD16 Address Payload

The payload of a SIMD16 message provides address parameters to process 16 slots. The possible address parameters are U and V (since SIMD16 is only supported with untyped messages). The number of parameters required depends on the surface type being accessed. Each parameter takes two message registers. Each parameter always takes a consistent position in the input payload. The length field can be used to send a shorter message, but intermediate parameters cannot be skipped as there is no way to signal this.

DWord	Bit	Description
M1.7	31:0	Slot 7 U Address
		Specifies the U Address for slot 7.
		Format = U32
M1.6	31:0	Slot 6 U Address
M1.5	31:0	Slot 5 U Address
M1.4	31:0	Slot 4 U Address
M1.3	31:0	Slot 3 U Address
M1.2	31:0	Slot 2 U Address
M1.1	31:0	Slot 1 U Address
M1.0	31:0	Slot 0 U Address
M2.7	31:0	Slot 15 U Address
M2.6	31:0	Slot 14 U Address
M2.5	31:0	Slot 13 U Address
M2.4	31:0	Slot 12 U Address
M2.3	31:0	Slot 11 U Address
M2.2	31:0	Slot 10 U Address
M2.1	31:0	Slot 9 U Address
M2.0	31:0	Slot 8 U Address
M3		Slots 7:0 V Address
M4		Slots 15:8 V Address

#### 3.9.9.10.2 SIMD16 Source Payload (Atomic Operation message only)

The source payload follows the address payload for atomic operation messages. Depending on the atomic operation, zero, one, or two sources are required. If the source is not required, it must not be included. Message registers given here could be a lower number if some of the address parameters are not included.

The following atomic operations require no sources, thus the source payload is not delivered: AOP\_INC, AOP\_DEC, AOP\_PREDEC

The following atomic operations require both Source0 and Source1: AOP\_CMPWR

All of the remaining atomic operations require Source0 only.



DWor	d Bit	Description
M5.7	31:0	Slot 7 Source0
		Specifies Source0 for slot 7.
		Format = S31 for AOP_IMAX and AOP_IMIN, U32 for all other operations
M5.6	31:0	Slot 6 Source0
M5.5	31:0	Slot 5 Source0
M5.4	31:0	Slot 4 Source0
M5.3	31:0	Slot 3 Source0
M5.2	31:0	Slot 2 Source0
M5.1	31:0	Slot 1 Source0
M5.0	31:0	Slot 0 Source0
M6.7	31:0	Slot 15 Source0
M6.6	31:0	Slot 14 Source0
M6.5	31:0	Slot 13 Source0
M6.4	31:0	Slot 12 Source0
M6.3	31:0	Slot 11 Source0
M6.2	31:0	Slot 10 Source0
M6.1	31:0	Slot 9 Source0
M6.0	31:0	Slot 8 Source0
M7		Slots 7:0 Source1
M8		Slots 15:8 Source1

#### 3.9.9.10.3 SIMD16 Source Payload (AOP\_CMPWR8B only)

DWord	Bit	Description
M5.7	31:0	Slot 7 Source0[31:0]
		Specifies Source0[31:0] for slot 7.
		Format = U32
M5.6	31:0	Slot 6 Source0[31:0]
M5.5	31:0	Slot 5 Source0[31:0]
M5.4	31:0	Slot 4 Source0[31:0]
M5.3	31:0	Slot 3 Source0[31:0]
M5.2	31:0	Slot 2 Source0[31:0]
M5.1	31:0	Slot 1 Source0[31:0]
M5.0	31:0	Slot 0 Source0[31:0]
M6.7	31:0	Slot 15 Source0[31:0]
M6.6	31:0	Slot 14 Source0[31:0]
M6.5	31:0	Slot 13 Source0[31:0]
M6.4	31:0	Slot 12 Source0[31:0]
M6.3	31:0	Slot 11 Source0[31:0]
M6.2	31:0	Slot 10 Source0[31:0]
M6.1	31:0	Slot 9 Source0[31:0]
M6.0	31:0	Slot 8 Source0[31:0]
M7		Slots 7:0 Source0[63:32]
M8		Slots 15:8 Source0[63:32]
M9		Slots 7:0 Source1[31:0]
M10		Slots 15:8 Source1[31:0]
M11		Slots 7:0 Source1[63:32]



DWord	Bit	Description
M12		Slots 15:8 Source1[63:32]

#### 3.9.9.10.4 SIMD16 Write Data Payload (Write message only)

The write data payload follows the address payload for write messages. Actual position within the message may vary if some of the parameters are not included or if some of the channel mask bits are asserted. Any parameter or write channel not included in the payload is skipped, with message phases below it being renumbered to take up the vacated space.

DWord	Bit	Description
M5.7	31:0	Slot 7 Red
		Specifies the value of the red channel to be written for slot 7.
		Format = 32 bits raw data.
M5.6	31:0	Slot 6 Red
M5.5	31:0	Slot 5 Red
M5.4	31:0	Slot 4 Red
M5.3	31:0	Slot 3 Red
M5.2	31:0	Slot 2 Red
M5.1	31:0	Slot 1 Red
M5.0	31:0	Slot 0 Red
M6.7	31:0	Slot 15 Red
M6.6	31:0	Slot 14 Red
M6.5	31:0	Slot 13 Red
M6.4	31:0	Slot 12 Red
M6.3	31:0	Slot 11 Red
M6.2	31:0	Slot 10 Red
M6.1	31:0	Slot 9 Red
M6.0	31:0	Slot 8 Red
M7		Slots 7:0 Green
M8		Slots 15:8 Green
M9		Slots 7:0 Blue
M10		Slots 15:8 Blue
M11		Slots 7:0 Alpha
M12		Slots 15:8 Alpha

#### 3.9.9.10.5 SIMD8 Address Payload

The payload of a SIMD8 message provides address parameters to process 8 slots. The possible address parameters are U, V, R, and LOD. The number of parameters required depends on the surface type being accessed. Each parameter takes one message register. Each parameter always takes a consistent position in the input payload. The length field can be used to send a shorter message, but intermediate parameters cannot be skipped as there is no way to signal this.



DWord	Bit	Description
M1.7	31:0	Slot 7 U Address
		Specifies the U Address for slot 7.
		Format = U32
M1.6	31:0	Slot 6 U Address
M1.5	31:0	Slot 5 U Address
M1.4	31:0	Slot 4 U Address
M1.3	31:0	Slot 3 U Address
M1.2	31:0	Slot 2 U Address
M1.1	31:0	Slot 1 U Address
M1.0	31:0	Slot 0 U Address
M2		Slots 7:0 V Address
MЗ		Slots 7:0 R Address
		Programming Notes:
		This register can only be delivered for the <i>Typed</i> message types.
M4		Slots 7:0 LOD
		Programming Notes:
		This register can only be delivered for the <i>Typed</i> message types.

Errata: Overlapping addresses (identical U/V/R/LOD ) in the same simd8 message is not supported for typed (non-atomic) writes to tiled surfaces.

#### 3.9.9.10.6 SIMD8 Source Payload (Atomic Operation message only)

The source payload follows the address payload for atomic operation messages. Depending on the atomic operation, zero, one, or two sources are required. If the source is not required, it must not be included. Message registers given here could be a lower number if some of the address parameters are not included.

The following atomic operations require no sources, thus the source payload is not delivered: AOP\_INC, AOP\_DEC, AOP\_PREDEC

The following atomic operations require both Source0 and Source1: AOP\_CMPWR

All of the remaining atomic operations require Source0 only.

DWord	Bit	Description
M5.7	31:0	Slot 7 Source0
		Specifies Source0 for slot 7.
		Format = S31 for AOP_IMAX and AOP_IMIN, U32 for all other operations
M5.6	31:0	Slot 6 Source0
M5.5	31:0	Slot 5 Source0
M5.4	31:0	Slot 4 Source0
M5.3	31:0	Slot 3 Source0
M5.2	31:0	Slot 2 Source0



DWord	Bit	Description
M5.1	31:0	Slot 1 Source0
M5.0	31:0	Slot 0 Source0
M6		Slots 7:0 Source1

#### 3.9.9.10.7 SIMD8 Write Data Payload (Write message only)

The write data payload follows the address payload for write messages. Actual position within the message may vary if some of the parameters are not included or if some of the channel mask bits are asserted. Any parameter or write channel not included in the payload is skipped, with message phases below it being renumbered to take up the vacated space.

DWord	Bit	Description
M5.7	31:0	Slot 7 Red
		Specifies the value of the red channel to be written for slot 7.
		For Untyped messages:
		Format = 32 bits raw data.
		For <i>Typed</i> messages:
		Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of the surface being accessed. SINT formats use S31, UINT formats use U32, and all other formats use Float.
M5.6	31:0	Slot 6 Red
M5.5	31:0	Slot 5 Red
M5.4	31:0	Slot 4 Red
M5.3	31:0	Slot 3 Red
M5.2	31:0	Slot 2 Red
M5.1	31:0	Slot 1 Red
M5.0	31:0	Slot 0 Red
M6		Slots 7:0 Green
M7		Slots 7:0 Blue
M8		Slots 7:0 Alpha

#### 3.9.9.10.8 SIMD8 Write Data Payload (Tile W Write message only)

The write data payload follows the address payload for write messages. Actual position within the message may vary if some of the parameters are not included.

DWord	Bit	Description
M5.7	31:8	Ignored
	7:0	Slot 7 Red
		Specifies the value of the red channel to be written for slot 7.
		For <i>Typed</i> messages:
		Format = U8
M5.6	31:8	Ignored
	7:0	Slot 6 Red
M5.5	31:8	Ignored
	7:0	Slot 5 Red



DWord	Bit	Description
M5.4	31:8	Ignored
	7:0	Slot 4 Red
M5.3	31:8	Ignored
	7:0	Slot 3 Red
M5.2	31:8	Ignored
	7:0	Slot 2 Red
M5.1	31:8	Ignored
	7:0	Slot 1 Red
M5.0	31:8	Ignored
	7:0	Slot 0 Red

#### 3.9.9.10.9 SIMD4x2 Address Payload

The payload of a SIMD4x2 message provides address parameters to process 2 slots.

DWord	d Bit	Description
M1.7	31:0	Programming Notes:
		This register can only be delivered for the <i>Typed</i> message types.
M1.6	31:0	Programming Notes:
		This register can only be delivered for the <i>Typed</i> message types.
M1.5	31:0	Slot 1 V Address
		Format = U32
M1.4	31:0	Slot 1 U Address
		Format = U32
M1.3	31:0	
M1.2	31:0	
M1.1	31:0	Slot 0 V Address
M1.0	31:0	Slot 0 U Address

#### 3.9.9.10.10 SIMD4x2 Source Payload (Atomic Operation message only)

The source payload follows the address payload for atomic operation messages. Depending on the atomic operation, zero, one, or two sources are required. If the source is not required, it must not be included. Message registers given here could be a lower number if some of the address parameters are not included.

The following atomic operations require no sources, thus the source payload is not delivered: AOP\_INC, AOP\_DEC, AOP\_PREDEC

The following atomic operations require both Source0 and Source1: AOP\_CMPWR

All of the remaining atomic operations require Source0 only.

DWord	Bit	Description	
M2.7	31:0	Ignored	
M2.6	31:0	Ignored	
M2.5	31:0	Slot 1 Source1	



DWord	Bit	Description		
		Specifies Source1 for slot 1.		
	Format = S31 for AOP_IMAX and AOP_IMIN, U32 for all other operation			
M2.4	31:0	Slot 1 Source0		
M2.3	31:0	Ignored		
M2.2	31:0	Ignored		
M2.1	31:0	Slot 0 Source1		
M2.0	31:0	Slot 0 Source0		

#### 3.9.9.10.11 SIMD4x2 Source Payload ((AOP\_CMPWR8B only)

DWord	Bit	Description
M2.7	31:0	Slot 1 Source1 [63:32]
M2.6	31:0	Slot 1 Source1 [31:0]
M2.5	31:0	Slot 1 Source0 [63:32]
M2.4	31:0	Slot 1 Source0 [31:0]
M2.3	31:0	Slot 0 Source1 [63:32]
M2.2	31:0	Slot 0 Source1 [31:0]
M2.1	31:0	Slot 0 Source0 [63:32]
M2.0	31:0	Slot 0 Source0 [31:0]

#### 3.9.9.10.12 SIMD4x2 Write Data Payload (Write message only)

The write data payload follows the address payload for write messages.

DWord	Bit	Description
M2.7	31:0	Slot 1 Alpha
		Specifies the value of the red channel to be written for slot 7.
		For Untyped messages:
		Format = 32 bits raw data.
		For <i>Typed</i> messages:
		Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of the surface being accessed. SINT formats use S31, UINT formats use U32, and all other formats use Float.
M2.6	31:0	Slot 1 Blue
M2.5	31:0	Slot 1 Green
M2.4	31:0	Slot 1 Red
M2.3	31:0	Slot 0 Alpha
M2.2	31:0	Slot 0 Blue
M2.1	31:0	Slot 0 Green
M2.0	31:0	Slot 0 Red

## 3.9.9.11 Writeback Message

#### 3.9.9.11.1 SIMD16 Read

A SIMD16 writeback message consists of up to 8 destination registers. Which registers are returned is determined by the channel mask in the message descriptor. Each asserted channel mask results in the



destination register of the corresponding channel being skipped in the writeback message, and all channels with higher numbered registers being dropped down to fill in the space occupied by the masked channel. For example, if only red and alpha are enabled, red is sent to regid+0 and regid+1, and alpha to regid+2 and regid+3. The slots written within each destination register is determined by the execution mask on the "send" instruction.

DWord	Bit	Description
W0.7	31:0	Slot 7 Red: Specifies the value of the red channel for slot 7.
		Format = 32 bits raw data.
W0.6	31:0	Slot 6 Red
W0.5	31:0	Slot 5 Red
W0.4	31:0	Slot 4 Red
W0.3	31:0	Slot 3 Red
W0.2	31:0	Slot 2 Red
W0.1	31:0	Slot 1 Red
W0.0	31:0	Slot 0 Red
W1.7	31:0	Slot 15 Red
W1.6	31:0	Slot 14 Red
W1.5	31:0	Slot 13 Red
W1.4	31:0	Slot 12 Red
W1.3	31:0	Slot 11 Red
W1.2	31:0	Slot 10 Red
W1.1	31:0	Slot 9 Red
W1.0	31:0	Slot 8 Red
W2		Slots 7:0 Green
W3		Slots 15:8 Green
W4		Slots 7:0 Blue
W5		Slots 15:8 Blue
W6		Slots 7:0 Alpha
W7		Slots 15:8 Alpha

#### 3.9.9.11.2 SIMD8 Read

A SIMD8 writeback message consists of up to 4 destination registers. Which registers are returned is determined by the channel mask in the message descriptor. Each asserted channel mask results in the destination register of the corresponding channel being skipped in the writeback message, and all channels with higher numbered registers being dropped down to fill in the space occupied by the masked channel. For example, if only red and alpha are enabled, red is sent to regid+0, and alpha to regid+1. The slots written within each destination register is determined by the execution mask on the "send" instruction.

DWord B	Description	
W0.7 31	Slot 7 Red: Specifies the value of the red channel for slot 7.	
	For Untyped messages:	
	Format = 32 bits raw data.	
	For <i>Typed</i> messages:	
	Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of accessed. SINT formats use S31, UINT formats use U32, and all other Float.	•



DWord	Bit	Description
W0.6	31:0	Slot 6 Red
W0.5	31:0	Slot 5 Red
W0.4	31:0	Slot 4 Red
W0.3	31:0	Slot 3 Red
W0.2	31:0	Slot 2 Red
W0.1	31:0	Slot 1 Red
W0.0	31:0	Slot 0 Red
W1		Slots 7:0 Green
W2		Slots 7:0 Blue
W3		Slots 7:0 Alpha

#### 3.9.9.11.3 SIMD8 Read (Tile W)

The slots written within each destination register is determined by the execution mask on the "send" instruction.

DWord	Bit	Description
M5.7	31:8	Reserved (0)
	7:0	Slot 7 Red
		Specifies the value of the red channel to be written for slot 7.
		For Typed messages:
		Format = U8
M5.6	31:8	Reserved (0)
	7:0	Slot 6 Red
M5.5	31:8	Reserved (0)
	7:0	Slot 5 Red
M5.4	31:8	Reserved (0)
	7:0	Slot 4 Red
M5.3	31:8	Reserved (0)
	7:0	Slot 3 Red
M5.2	31:8	Reserved (0)
	7:0	Slot 2 Red
M5.1	31:8	Reserved (0)
	7:0	Slot 1 Red
M5.0	31:8	Reserved (0)
	7:0	Slot 0 Red



#### 3.9.9.11.4 SIMD4x2 Read

A SIMD4x2 writeback message always consists of a single message register containing all four color channels of each of the two slots. The channel mask bits as well as the execution mask on the "send" instruction are used to determine which of the channels in the destination register are overwritten. If any of the four execution mask bits for a slot is asserted, that slot is considered to be active. The active channels in the channel mask will be written in the destination register for that slot. If the slot is inactive (all four execution mask bits deasserted), none of the channels for that slot will be written in the destination register.

DWord	Bit	Description
W0.7	31:0	Slot 1 Alpha: Specifies the value of the pixel's alpha channel.
		Format = 32 bits raw data.
W0.6	31:0	Slot 1 Blue
W0.5	31:0	Slot 1 Green
W0.4	31:0	Slot 1 Red
W0.3	31:0	Slot 0 Alpha
W0.2	31:0	Slot 0 Blue
W0.1	31:0	Slot 0 Green
W0.0	31:0	Slot 0 Red

#### 3.9.9.11.5 SIMD16 Atomic Operation

A writeback message is only returned for an Atomic Operation message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description	
W0.7	31:0	Slot 7 Return Data: Specifies the value of the return data for slot 7.	
		Format = U32	
W0.6	31:0	Slot 6 Return Data	
W0.5	31:0	Slot 5 Return Data	
W0.4	31:0	Slot 4 Return Data	
W0.3	31:0	Slot 3 Return Data	
W0.2	31:0	Slot 2 Return Data	
W0.1	31:0	Slot 1 Return Data	
W0.0	31:0	Slot 0 Return Data	
W1.7	31:0	Slot 15 Return Data	
W1.6	31:0	Slot 14 Return Data	
W1.5	31:0	Slot 13 Return Data	
W1.4	31:0	Slot 12 Return Data	
W1.3	31:0	Slot 11 Return Data	
W1.2	31:0	Slot 10 Return Data	
W1.1	31:0	Slot 9 Return Data	
W1.0	31:0	Slot 8 Return Data	



#### 3.9.9.11.6 SIMD16 Atomic Operation (AOP\_CMPWR8B only)

A writeback message is only returned for an Atomic Operation AOP\_CMPWR8B message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description
W0.7	31:0	Slot 7 Return Data[31:0]: Specifies the value of the return data for slot 7.
		Format = U32
W0.6	31:0	Slot 6 Return Data[31:0]
W0.5	31:0	Slot 5 Return Data[31:0]
W0.4	31:0	Slot 4 Return Data[31:0]
W0.3	31:0	Slot 3 Return Data[31:0]
W0.2	31:0	Slot 2 Return Data[31:0]
W0.1	31:0	Slot 1 Return Data[31:0]
W0.0	31:0	Slot 0 Return Data[31:0]
W1.7	31:0	Slot 15 Return Data[31:0]
W1.6	31:0	Slot 14 Return Data[31:0]
W1.5	31:0	Slot 13 Return Data[31:0]
W1.4	31:0	Slot 12 Return Data[31:0]
W1.3	31:0	Slot 11 Return Data[31:0]
W1.2	31:0	Slot 10 Return Data[31:0]
W1.1	31:0	Slot 9 Return Data[31:0]
W1.0	31:0	Slot 8 Return Data[31:0]
W2		Slot 7:0 Return Data[63:32]
W3		Slot 15:8 Return Data[63:32]

#### 3.9.9.11.7 SIMD8 Atomic Operation

A writeback message is only returned for an Atomic Operation message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description
W0.7	31:0	Slot 7 Return Data: Specifies the value of the return data for slot 7.
		Format = U32
W0.6	31:0	Slot 6 Return Data
W0.5	31:0	Slot 5 Return Data
W0.4	31:0	Slot 4 Return Data
W0.3	31:0	Slot 3 Return Data
W0.2	31:0	Slot 2 Return Data
W0.1	31:0	Slot 1 Return Data
W0.0	31:0	Slot 0 Return Data



#### 3.9.9.11.8 SIMD8 Atomic Operation (AOP\_CMPWR8B only)

A writeback message is only returned for an Atomic Operation AOP\_CMPWR8B message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description
W0.7	31:0	Slot 7 Return Data[31:0]: Specifies the value of the return data for slot 7.
		Format = U32
W0.6	31:0	Slot 6 Return Data[31:0]
W0.5	31:0	Slot 5 Return Data[31:0]
W0.4	31:0	Slot 4 Return Data[31:0]
W0.3	31:0	Slot 3 Return Data[31:0]
W0.2	31:0	Slot 2 Return Data[31:0]
W0.1	31:0	Slot 1 Return Data[31:0]
W0.0	31:0	Slot 0 Return Data[31:0]
W1.7	31:0	Slot 7 Return Data[63:32]
W1.6	31:0	Slot 6 Return Data[63:32]
W1.5	31:0	Slot 5 Return Data[63:32]
W1.4	31:0	Slot 4 Return Data[63:32]
W1.3	31:0	Slot 3 Return Data[63:32]
W1.2	31:0	Slot 2 Return Data[63:32]
W1.1	31:0	Slot 1 Return Data[63:32]
W1.0	31:0	Slot 0 Return Data[63:32]

#### 3.9.9.11.9 SIMD4x2 Atomic Operation

A writeback message is only returned for an Atomic Operation message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description
W0.7	31:0	reserved – not written to GRF
W0.6	31:0	reserved – not written to GRF
W0.5	31:0	reserved – not written to GRF
W0.4	31:0	<b>Slot 1 Return Data:</b> Specifies the value of the return data for slot 1. Format = U32
W0.3	31:0	reserved – not written to GRF
W0.2	31:0	reserved – not written to GRF
W0.1	31:0	reserved – not written to GRF
W0.0	31:0	Slot 0 Return Data

#### 3.9.9.11.10 SIMD4x2 Atomic Operation (AOP\_CMPWR8B only)

A writeback message is only returned for an Atomic Operation AOP\_CMPWR8B message if the **Send Return Data** field in the message descriptor is enabled. The execution mask on the "send" instruction indicates which channels in the destination registers are overwritten.

DWord	Bit	Description
W0.7	31:0	reserved – not written to GRF
W0.6	31:0	reserved – not written to GRF



DWord	Bit	Description
W0.5	31:0	Slot 1 Return Data: [63:32]
W0.4	31:0	Slot 1 Return Data: [31:0]
	31:0	reserved – not written to GRF
W0.2	31:0	reserved – not written to GRF
W0.1	31:0	Slot 0 Return Data: [63:32]
W0.0	31:0	Slot 0 Return Data[31:0]

## 3.9.10 Scratch Block Read/Write

This message performs a read or write operation of between 1 and 4 simd-8 registers to a Hword aligned offset to scratch memory. The Hword offset into the scratch memory is provided in the message descriptor, allowing a single instruction read|write block operation in a single source instruction. 12b are provided for the Hword offset, allowing addressing of 4K Hword locations (128KB).

Two modes of channel-enable interpretation are provided: Dword, which support a simd-8 or simd-16 dword channel-serial view of a register, and Oword, which supports a simd-4x2 view of a register. For operations under conditions of simd-32 processing, two messages should be used, with one of them indicating 'H2' to select the upper 16b of execution mask.

This message type can only be used with stateless model memory access. Thus binding table entry 0xFF is hard-coded into the execution of this message.

Applications:

scratch space reads/writes for register spill/fill operations.

**Execution Mask.** The low 8 bits of the execution mask are used to enable the 8 channels in the first and third GRF registers returned (W0, W2) for read, or the first and third write registers sent (M1, M3). The high 8 bits are used similarly for the second and fourth (W1, W3 or M2, M4).

For Dword mode, the execution mask delivered with the message dictates dword-based control of read or write operations. For Oword mode, any one or more asserted bits within the Oword's corresponding execution mask nibble causes read or write operations to occur across all four dwords of the Oword regardless of the setting of any particular dword's bit.

**Out-of-Bounds Accesses.** Reads to areas outside of the surface return 0. Writes to areas outside of the surface are dropped and will not modify memory contents.

## 3.9.10.1 Message Descriptor

Bits	Description
17	Operation Type: 0 = Read, 1 = write
16	Channel Mode:
	<b>0: Oword</b> – Channel enables in effect at the time of 'send' are interpreted such if one or more are enabled, the read or write operation occurs on all four dwords.
	1: Dword – Channel enables in effect at the time of the 'send' are used as dword enables, causing the read or write operation to occur only on the dwords whose corresponding channel enable is set
15	Invalidate after read – Indicates the cache line should invalidated after the read. 1: Invalidate cache line



<b>Bits</b>	Description
	0: no Invalidate
14	Reserved - MBZ
13:12	Block Size – indicates the number of simd-8 registers to be read written.
	11: 4 registers
	10: <reserved></reserved>
	01: 2 registers
	00: 1 register
11:0	<b>Offset</b> – A 12b Hword offset into the memory Immediate Memory buffer as specified by binding table 0xFF.

## 3.9.10.2 Message Header

DWord	Bit	Description
M0.7	31:16	Ignored
	15:0	Ignored
M0.6	31:0	Ignored
M0.5	31:0	Immediate Buffer Base Address. Specifies the surface base address for messages in which the Binding Table Index is 255 (stateless model), otherwise this field is ignored. This pointer is relative to the General State Base Address. Format = GeneralStateOffset[31:10]
M0.4	31:0	Ignored
M0.3	31:0	Ignored
M0.2	31:0	Ignored
M0.1	31:0	Ignored
M0.0	31:0	Ignored

## 3.9.10.3 Message Payload (Write)

The listing below illustrates the write payload for a message of block size = 4;

 DWord
 Bit
 Description

 M1.7:0
 255:0
 HWord[Offset]

 M2.7:0
 255:0
 HWord[Offset+1]

 M3.7:0
 255:0
 HWord[Offset+2]

 M3.7:0
 255:0
 HWord[Offset+3]

## 3.9.10.4 Message Payload (Read)

Only required a message header.



## 3.9.10.5 Writeback Message (Read)

The table below illustrates an example where 4 Hwords are read through a scratch block read.

 DWord
 Bit
 Description

 W0.7:0
 255:0
 HWord[Offset]

 W1.7:0
 255:0
 HWord[Offset+1]

 W2.7:0
 255:0
 HWord[Offset+2]

 W3.7:0
 255:0
 HWord[Offset+3]

## 3.9.11 Render Target Write

This message takes four subspans of pixels for write to a render target. Depending on parameters contained in the message and state, it may also perform a depth and stencil buffer write and/or a render target read for a color blend operation. Additional operations enabled in the Color Calculator state will also be initiated as a result of issuing this message (depth test, alpha test, logic ops, etc.). This message is intended only for use by pixel shader kernels for writing results to render targets.

**Restrictions:** 

All surface types, except SURFTYPE\_STRBUF, are allowed.

For SURFTYPE\_BUFFER and SURFTYPE\_1D surfaces, only the X coordinate is used to index into the surface. The Y coordinate must be zero.

For SURFTYPE\_1D, 2D, 3D, and CUBE surfaces, a **Render Target Array Index** is included in the input message to provide an additional coordinate. The **Render Target Array Index** must be zero for SURFTYPE\_BUFFER.

The surface format is restricted to the set supported as render target. If source/dest color blend is enabled, the surface format is further restricted to the set supported as alpha blend render target.

The last message sent to the render target by a thread must have the **End Of Thread** bit set in the message descriptor and the dispatch mask set correctly in the message header to enable correct clearing of the pixel scoreboard.

The stateless model cannot be used with this message (Binding Table Index cannot be 255).

This message can only be issued from a kernel specified in WM\_STATE or 3DSTATE\_WM (pixel shader kernel), dispatched in non-contiguous mode. Any other kernel issuing this message will cause undefined behavior.

The dual source message cannot be used if the Render Target Rotation field in SURFACE\_STATE is set to anything other than RTROTATE\_0DEG.

This message cannot be used on a surface in field mode (Vertical Line Stride = 1)

If multiple SIMD8 Dual Source messages are delivered by the pixel shader thread, each SIMD8\_DUALSRC\_LO message must be issued *before* the SIMD8\_DUALSRC\_HI message with the same **Slot Group Select** setting.

SIMD8 Image Write: Out of bounds write to SURFTYPE\_BUFFER with more than 8K elements is undefined.

**Execution Mask.** The execution mask for render target messages is ignored. Control of which pixels are active is controlled by the **Pixel/Sample Enables** fields in the message header.

**Out-of-Bounds Accesses.** Accesses to pixels outside of the surface are dropped and will not modify memory contents. However, if the **Render Target Array Index** is out of bounds, it is set to zero and the surface write is not surpressed.



The following table indicates the surface formats that are supported by this message.

Surface Format Name
R32G32B32A32_FLOAT
R32G32B32A32_FLOAT R32G32B32A32_SINT
R32G32B32A32_UINT
R16G16B16A16_UNORM
R16G16B16A16_SNORM
R16G16B16A16_SINT
R16G16B16A16_UINT
R16G16B16A16_FLOAT
R32G32_FLOAT
R32G32_SINT
R32G32_UINT
B8G8R8A8_UNORM
B8G8R8A8_UNORM_SRGB
R10G10B10A2_UNORM
R10G10B10A2_UINT
R8G8B8A8_UNORM
R8G8B8A8_UNORM_SRGB
R8G8B8A8_SNORM
R8G8B8A8_SINT
R8G8B8A8_UINT
R16G16_UNORM
R16G16_SNORM
R16G16_SINT
R16G16_UINT
R16G16_FLOAT
B10G10R10A2_UNORM
B10G10R10A2_UNORM_SRGB
R11G11B10_FLOAT
R32_SINT
R32_UINT
R32_FLOAT
B5G6R5_UNORM
B5G6R5_UNORM_SRGB
B5G5R5A1_UNORM
B5G5R5A1_UNORM_SRGB
B4G4R4A4_UNORM
B4G4R4A4_UNORM_SRGB
R8G8_UNORM
R8G8_SNORM
R8G8_SINT
R8G8_UINT
R16_UNORM
R16_SNORM
R16_SINT
R16_UINT
R16_FLOAT
B5G5R5X1_UNORM_SRGB
R8_UNORM
R8_SNORM



Surface Format Name	
R8_SINT	
R8_UINT	
A8_UNORM	
YCRCB_NORMAL	
YCRCB_SWAPUVY	
YCRCB_SWAPUV	
YCRCB_SWAPY	

## 3.9.11.1 Subspan/Pixel to Slot Mapping

The following table indicates the mapping of subspans, pixels, and samples to slots in the pixel shader dispatch depending on the number of samples and message size. This table applies to all devices, however NumSamples = 4X is supported only on, and NumSamples = 8X is supported only on.

Pixels are numbered as follows within a subspan:

- 0 = upper left
- 1 = upper right
- 2 = lower left
- 3 = lower right

sspi = Starting Sample Pair Index (from the message header)

Dispatch Size	Num Samples	Slot Mapping (SSPI = Starting Sample Pair Index)
SIMD32	1X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]         Slot[7:4] = Subspan[1].Pixel[3:0].Sample[0]         Slot[11:8] = Subspan[2].Pixel[3:0].Sample[0]         Slot[15:12] = Subspan[3].Pixel[3:0].Sample[0]         Slot[19:16] = Subspan[4].Pixel[3:0].Sample[0]         Slot[23:20] = Subspan[5].Pixel[3:0].Sample[0]         Slot[27:24] = Subspan[6].Pixel[3:0].Sample[0]         Slot[31:28] = Subspan[7].Pixel[3:0].Sample[0]
	2X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]         Slot[7:4] = Subspan[0].Pixel[3:0].Sample[1]         Slot[11:8] = Subspan[1].Pixel[3:0].Sample[0]         Slot[15:12] = Subspan[1].Pixel[3:0].Sample[1]         Slot[19:16] = Subspan[2].Pixel[3:0].Sample[0]         Slot[23:20] = Subspan[2].Pixel[3:0].Sample[1]         Slot[27:24] = Subspan[3].Pixel[3:0].Sample[0]



Dispatch Size	Num Samples	Slot Mapping
		(SSPI = Starting Sample Pair Index)
		Slot[31:28] = Subspan[3].Pixel[3:0].Sample[1]
	4X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]
		Slot[7:4] = Subspan[0].Pixel[3:0].Sample[1]
		Slot[11:8] = Subspan[0].Pixel[3:0].Sample[2]
		Slot[15:12] = Subspan[0].Pixel[3:0].Sample[3]
		Slot[19:16] = Subspan[1].Pixel[3:0].Sample[0]
		Slot[23:20] = Subspan[1].Pixel[3:0].Sample[1]
		Slot[27:24] = Subspan[1].Pixel[3:0].Sample[2]
		Slot[31:28] = Subspan[1].Pixel[3:0].Sample[3
SIMD16	8X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]
		Slot[7:4] = Subspan[0].Pixel[3:0].Sample[1]
		Slot[11:8] = Subspan[0].Pixel[3:0].Sample[2]
		Slot[15:12] = Subspan[0].Pixel[3:0].Sample[3]
		Slot[19:16] = Subspan[0].Pixel[3:0].Sample[4
		Slot[23:20] = Subspan[0].Pixel[3:0].Sample[5]
		Slot[27:24] = Subspan[0].Pixel[3:0].Sample[6]
		Slot[31:28] = Subspan[0].Pixel[3:0].Sample[7]
	1X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]
		Slot[7:4] = Subspan[1].Pixel[3:0].Sample[0]
		Slot[11:8] = Subspan[2].Pixel[3:0].Sample[0]
		Slot[15:12] = Subspan[3].Pixel[3:0].Sample[0
	2X	Slot[3:0] = Subspan[0].Pixel[3:0].Sample[0]
		Slot[7:4] = Subspan[0].Pixel[3:0].Sample[1]
		Slot[11:8] = Subspan[1].Pixel[3:0].Sample[0]
		Slot[15:12] = Subspan[1].Pixel[3:0].Sample[1]

#### **Restriction:**

When <u>SIMD32 or</u> SIMD16 PS threads send render target writes with multiple SIMD8 and SIMD16 messages, the following must hold:

All the slots (as described above) must have a corresponding render target write irrespective of the slot's validity. A slot is considered valid when at least one sample is enabled. For example, a SIMD16 PS thread must send two SIMD8 render target writes to cover all the slots.



PS thread must send SIMD render target write messages with increasing slot numbers. For example, SIMD16 thread has Slot[15:0] and if two SIMD8 render target writes are used, the first SIMD8 render target write must send Slot[7:0] and the next one must send Slot[15:8].

## 3.9.11.2 Message Descriptor

			Message De	escrip	otor - Render Ta	rget Write	
	lt Value	9:			0x0000000		
DWord					Description		
0	31	Reserved					
		Format:				MBZ	
		Reserved					
		Format:				MBZ	
1	13	Reserved					
		Format:				MBZ	
		This bit mu render targ pixel shade	et pixel shaders, th	nis bit is nly on m	set on all render target wri essages sent to the last re	t for each group of pixels. For single te messages. For multiple render target ender target. This bit must be zero for	
					Programming Notes		
		In general,	when threads are	not laun	iched by 3D FF, this bit mu	ist be zero.	
		Bypassed of present als SLOTGRP	elects whether slot data includes the a so includes the X/Y _LO must be selec	ntialias a address ted on e	ses and pixel enables. For	ge mask, and if the header is not 8- and 16-pixel dispatches, el dispatches, this field must be set	
			SLOTGRP_LO		choose bypassed data for	-	
			SLOTGRP_HI		choose bypassed data for		
		<u>-</u>			Programming Notes		
			Image Write mess	and the			
4							
		0:8 Message Type This field specifies the type of render target message. For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pix X/Y addresses, and oMask.					
		Value	Name		Des	scription	
		000b SIMI	D16	SIMD16	6 single source message		
					6 single source message w	-	
					dual source message, use		
					dual source message, use		
		100b SIMI			single source message, us		
		111b SIMI			supported when accessin access linear (Untiled) me	g <i>Tiled Memory</i> . Using this Message emory is UNDEFINED.	



Project

Message Descriptor - Render Target Write
Programming Notes

		the above slots indicated are within the 16 slots selected by Slo	t Group Select. If
		SLOTGRP_HI is selected, the SIMD8 message types above ref	erence slots 23:16 or 31:24
		instead of 7:0 or 15:8, respectively.	
		SIMD16 messages are not supported for 8X MSAA when PS ou	utputs depth.
		SIMD16_REPDATA message must not be used in SIMD8 pixel-	-shaders.
7:	:0	Reserved	
		Format:	MBZ

#### 3.9.11.3 Message Header

The render target write message has a two-register message header.

If the header is not present, behavior is as if the message was sent with most fields set to the same value that was delivered in R0 and R1 on the pixel shader thread dispatch. The following fields, which are not delivered in the pixel shader dispatch, behave as if they are set to zero:

Render Target Index

Source0 Alpha Present to Render Target

DWord	Bits	Description
M0.7	31:0	
M0.6	31:0	
M0.5	31:10	Ignored
	9:8	<b>Color Code:</b> This ID is assigned by the Windower unit and is used to track synchronizing events. Format: Reserved for HW Implementation Use.
	7:0	<b>FFTID.</b> The Fixed Function Thread ID is assigned by the fixed function unit and is a unique identifier for the thread. It is used to free up resources used by the thread upon thread completion.
M0.4	31:0	Ignored (reserved for hardware delivery of binding table pointer)
M0.3	31:0	Ignored
M0.2	31:3	Ignored
	2:0	<b>Render Target Index.</b> Specifies the render target index that will be used to select blend state from BLEND_STATE. Format = U3
M0.1	31:6	<b>ColorCalculatorState Pointer.</b> Specifies the 64-byte aligned pointer to the color calculator state. This pointer is relative to the <b>General State Base Address</b> .
		Format = GeneralStateOffset[31:6]
	5:0	Ignored
M0.0	31	Ignored



DWord Bits	Description
30:27	Viewport Index. Specifies the index of the viewport currently being used.
	Format = U4
	Range = [0,15]
26:16	Render Target Array Index. Specifies the array index to be used for the following surface types:
	SURFTYPE_1D: specifies the array index. Range = [0,511]
	SURFTYPE_2D: specifies the array index. Range = [0,511]
	SURFTYPE_3D: specifies the "z" or "r" coordinate. Range = [0,2047]
	SURFTYPE_CUBE: specifies the face identifier. Range = [0,5]
	SURFTYPE_BUFFER: must be zero.
	face Render Target Array Index $+x$ 0 $-x$ 1 $+y$ 2 $-y$ 3 $+z$ 4 $-z$ 5Format = U11
	The <b>Render Target Array Index</b> used by hardware for access to the Render Target is overridden with the <b>Minimum Array Element</b> defined in SURFACE_STATE if it is out of the range between <b>Minimum Array Element</b> and <b>Depth</b> . For cube surfaces, a depth value of 5 is used for this determination.
15	<b>Front/Back Facing Polygon.</b> Determines whether the polygon is front or back facing. Used by the render cache to determine which stencil test state to use.
	0: Front Facing
	1: Back Facing
14	Ignored
14	
13	Source Depth Present to Render Target. Indicates that source depth is included in the message.
12	oMask to Render Target
	This bit indicates that oMask data is present in the message and is to be used to mask off samples.
11	<b>Source0 Alpha Present to RenderTarget.</b> This bit indicates that Source0 Alpha (aka o0.a) data is included in RTWrite message. If present, these alpha values are used as inputs to AlphaTest and AlphaToCoverage functions. This is required to meet the API



DWord	Bits	Description
		rules when writing to multiple render targets (MRTs).
		Programming Notes:
		This bit should not be set when writing to RT0, though sending and using redundant alpha will provide the correct results (at lower performance).
		This bit is not supported on Dual-Source Blend message types, as source0 alpha is already included in those messages.
		This bit is not supported on replicated data message types.
	10:9 lg	nored
	8:6	Starting Sample Pair Index: indicates the index of the first sample pair of the dispatch
		Format = U3
		Range = [0,3]
	5:0 lg	nored
M1.7		
		<b>Dispatched Pixel/Sample Enables.</b> One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enabled when the thread was dispatched. This field is only required for the end-of-thread message and on all dual-source messages.
		The <b>Dispatched Pixel/Sample Enables</b> <i>must be unmodified</i> from the ones sent when the pixel shader thread was initiated. If the <b>Dispatched Pixel/Sample Enables</b> are modified, behavior is undefined.
		Multisample Note:
		When operating in PERSAMPLE mode these bits correspond to samples, not pixels. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. Note that in NUMSAMPLES_1 mode, a pixel and sample are synonomous.
		When operating in PERPIXEL mode, this field is ignored, and instead the SampleEnableMask (obtained via bypass) are used to clear the Depth Scoreboard.
	15:0	<b>Pixel/Sample Enables.</b> One bit per pixel/sample indicating which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is used to control actual writes to the color buffer.
		Multisample Note:
		When operating in PERSAMPLE mode these bits correspond to samples, not pixels, as the PS is run per-sample. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan.
		When operating in PERPIXEL mode, these bits still correspond to pixels, as the PS is run per-pixel. Each pixel's mask bit is replicated according to <b>Number of Multisamples</b> and combined with other masks to control writes to the multisample locations.
M1.6	31:0 lg	nored
M1.5	31:16	<b>Y3.</b> Y coordinate for upper-left pixel of subspan 3 (slot 12)
		Format = U16
	15:0	X3. X coordinate for upper-left pixel of subspan 3 (slot 12)



DWord	Bits	Description
		Format = U16
M1.4	31:16	Y2
	15:0	X2
M1.3	31:16	Y1
	15:0	X1
M1.2	31:16	YO
	15:0	X0
M1.1	31:0	Ignored
M1.0	31:0	Ignored

#### 3.9.11.4 Source 0 Alpha Payload

The source 0 alpha registers, if included, appear in M2 and M3, immediately following the header (if present).

For the SIMD8 single source message, only slot 7:0 data is sent (M2). The source 0 alpha phases are not supported for dual source messages.

DWord	Bit	Description
M2.7	31:0	Source 0 Alpha for Slot 7
		Format = IEEE_Float
		This and the next register is only included if Source 0 Alpha Present bit is set.
M2.6	31:0	Source 0 Alpha for Slot 6
M2.5	31:0	Source 0 Alpha for Slot 5
M2.4	31:0	Source 0 Alpha for Slot 4
M2.3	31:0	Source 0 Alpha for Slot 3
M2.2	31:0	Source 0 Alpha for Slot 2
M2.1	31:0	Source 0 Alpha for Slot 1
M2.0	31:0	Source 0 Alpha for Slot 0
M3.7	31:0	Source 0 Alpha for Slot 15
M3.6	31:0	Source 0 Alpha for Slot 14
M3.5	31:0	Source 0 Alpha for Slot 13
M3.4	31:0	Source 0 Alpha for Slot 12
M3.3	31:0	Source 0 Alpha for Slot 11
M3.2	31:0	Source 0 Alpha for Slot 10
M3.1	31:0	Source 0 Alpha for Slot 9
M3.0	31:0	Source 0 Alpha for Slot 8

## 3.9.11.5 oMask Payload ()

The oMask payload, if present, follows source 0 alpha. The value of 'p' depends on whether the header and source 0 alpha are present.

Sample "n" for that pixel will be killed (not written to the render target or depth buffer) if bit "n" of the oMask is zero. Bits numbers where "n" is larger than the number of multisamples are ignored.

For the SIMD8 messages, only slots 7:0 data is used, or only slots 15:8 depending on the **Message Type** encoding.

DWord Bit Description



DWord	Bit	Description
Mp.7	31:16	oMask for Slot 15
		Format = 16-bit mask
		This register is only included if <b>oMask Present</b> bit is set.
	15:0	oMask for Slot 14
Mp.6	31:16	oMask for Slot 13
	15:0	oMask for Slot 12
Mp.5	31:16	oMask for Slot 11
	15:0	oMask for Slot 10
Mp.4	31:16	oMask for Slot 9
	15:0	oMask for Slot 8
Mp.3	31:16	oMask for Slot 7
	15:0	oMask for Slot 6
Mp.2	31:16	oMask for Slot 5
	15:0	oMask for Slot 4
Mp.1	31:16	oMask for Slot 3
	15:0	oMask for Slot 2
Mp.0	31:16	oMask for Slot 1
	15:0	oMask for Slot 0

## 3.9.11.6 Color Payload: SIMD16 Single Source

#### **Color Payload** 3.9.11.6.1

This payload is included if the Message Type is SIMD16 single source. The value of 'm' depends on whether the header, source 0 alpha, and oMask are present.

DWord	Bit	Description								
Mm.7	31:0	Slot 7 Red. Specifies the value of the slot's red component.								
		Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of the surface being accessed. SINT formats use S31, UINT formats use U32, and all other formats use Float.								
Mm.6	31:0	Slot 6 Red								
Mm.5	31:0	Slot 5 Red								
Mm.4	31:0	Slot 4 Red								
Mm.3	31:0	Slot 3 Red								
Mm.2	31:0	Slot 2 Red								
Mm.1	31:0	Slot 1 Red								
Mm.0	31:0	Slot 0 Red								
M(m+1).7	31:0	Slot 15 Red								
M(m+1).6	31:0	Slot 14 Red								
M(m+1).5	31:0	Slot 13 Red								
M(m+1).4	31:0	Slot 12 Red								
M(m+1).3	31:0	Slot 11 Red								
M(m+1).2	31:0	Slot 10 Red								
M(m+1).1	31:0	Slot 9 Red								
M(m+1).0	31:0	Slot 8 Red								
M(m+2)		Slot[7:0] Green. See Mm definition for slot locations								



DWord	Bit	Description	
M(m+3)		Slot[15:8] Green. See M(m+1) definition for slot locations	
M(m+4)		Slot[7:0] Blue. See Mm definition for slot locations	
M(m+5)		Slot[15:8] Blue. See M(m+1) definition for slot locations	
M(m+6)		Slot[7:0] Alpha. See Mm definition for slot locations	
M(m+7)		Slot[15:8] Alpha. See M(m+1) definition for slot locations	

## 3.9.11.7 Color Payload: SIMD8 Single Source

This payload is included if the Message Type is SIMD8 single source or SIMD8 Image Write. For, the value of 'm' depends on whether the header, source 0 alpha, and oMask are present.

DWord	Bit	Description
Mm.7	31:0	Slot 7 Red. Specifies the value of the slot's red component.
		Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of the surface being accessed. SINT formats use S31, UINT formats use U32, and all other formats use Float.
Mm.6	31:0	Slot 6 Red
Mm.5	31:0	Slot 5 Red
Mm.4	31:0	Slot 4 Red
Mm.3	31:0	Slot 3 Red
Mm.2	31:0	Slot 2 Red
Mm.1	31:0	Slot 1 Red
Mm.0	31:0	Slot 0 Red
M(m+1)		Slot[7:0] Green. See Mm definition for slot locations
M(m+2)		Slot[7:0] Blue. See Mm definition for slot locations
M(m+3)		Slot[7:0] Alpha. See Mm definition for slot locations

## 3.9.11.8 Color Payload: SIMD16 Replicated Data

This payload is included if the Message Type specifies single source message with replicated data. One set of R/G/B/A data is included in the message, and this data is replicated to all 16 pixels.

This message is legal with color data only <u>(for, oMask is also legal with this message)</u>. The registers for depth, stencil, and antialias alpha data cannot be included with this message, and the corresponding bits in the message header must indicate that these registers are not present.

Programming Notes:

This message is allowed only on tiled surfaces

DWord Bit	Description	
Mm.7:431:0Reserved		



DWord	Bit		Description
Mm.3	31:0		Alpha. Specifies the value of all slots' alpha channel.
			Format = IEEE Float, S31, or U32 depending on the <b>Surface Format</b> of the surface being accessed. SINT formats use S31, UINT formats use U32, and all other formats use Float.
Mm.2	31:0	Blue	
Mm.1	31:0	Green	
Mm.0	31:0	Red	

## 3.9.11.9 Message Sequencing Summary

This section summarizes the sequencing that occurs for each legal render target write message. All messages have the M0 and M1 header registers if the header is present. If the header is not present, all registers below are renumbered starting with M0 where M2 appears. All cases not shown in this table are illegal.

Key:

s0, s1 = source 0, source 1

1/0 = slots 15:8

3/2 =slots 7:0

sZ = source depth

oM = oMask

Messag e Type	oMask Presen		Source 0	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14
s.)ps	t	Presen	-													
			Presen													
			t													
000	0	0	0	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A					
000	0	0	1	1/0s0 A	3/2s0 A	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A			
000	0	1	0	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A	1/0sZ	3/2s Z			
000	0	1	1		3/2s0 A	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A	1/0s Z	3/2s Z	
000	1	0	0	оМ	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A				
000	1	0	1	1/0so A	3/2s0 A	оМ	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A		
000	1	1	0	оМ	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A	1/0s Z	3/2s Z		
000	1	1	1	-	3/2s0 A	оМ	1/0R	3/2R	1/0G	3/2G	1/0B	3/2B	1/0A	3/2A	1/0s Z	3/2s Z
001	0	0	0	RGBA												
001	1	0	0	оМ	RGBA											
010	0	0	0	1/0s0	1/0s0	1/0s0	1/0s0	1/0s1	1/0s1	1/0s1	1/0s1					
				R	G	В	А	R	G	В	А					
010	0	1	0	1/0s0	1/0s0	1/0s0	1/0s0	1/0s1	1/0s1	1/0s1	1/0s1	1/0sZ				
				R	G	В	А	R	G	В	А					
010	1	0	0		1/0s0	1/0s0	1/0s0	1/0s0	1/0s1	1/0s1	1/0s1	1/0s1				
					R	G	В	A	R	G	В	А				



Messag e Type		Source Depth Presen t	0		M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14
010	1	1	0	оМ	1/0s0 R	1/0s0 G	1/0s0 B	1/0s0 A	1/0s1 R	1/0s1 G	1/0s1 B	1/0s1 A	1/0s Z			
011	0	0	0	3/2s0 R	3/2s0 G	3/2s0 B	3/2s0 A	3/2s1 R	3/2s1 G	3/2s1 B	3/2s1 A					
011	0	1	0	3/2s0 R	3/2s0 G	3/2s0 B	3/2s0 A	3/2s1 R	3/2s1 G	3/2s1 B	3/2s1 A	3/2sZ				
011	1	0	0	оМ	3/2s0 R	3/2s0 G	3/2s0 B	3/2s0 A	3/2s1 R	3/2s1 G	3/2s1 B	3/2s1 A				
011	1	1	0	оМ	3/2s0 R	3/2s0 G	3/2s0 B	3/2s0 A	3/2s1 R	3/2s1 G	3/2s1 B	3/2s1 A	3/2s Z			
100	0	0	0	R	G	В	A									
100	0	0	1	s0A	R	G	В	A								
100	0	1	0	R	G	В	А	sZ								
100	0	1	1	s0A	R	G	В	A	sZ							
100	1	0	0	оМ	R	G	В	A								
100	1	0	1	s0A	оМ	R	G	В	A							
100	1	1	0	оМ	R	G	В	A	sZ							
100	1	1	1	s0A	оМ	R	G	В	А	sZ						



# **Revision History**

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

**§§**