

Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 3 Part 4: South Display Engine Registers (Ivy Bridge)

For the 2012 Intel[®] Core[™] Processor Family

May 2012

Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL[®] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



Contents

1. Intre	oduction	5
1.1 D	isplay Mode Set Sequence	5
1.1.1	Simultaneous Display Capabilities on a Single Display Pipe/Transcoder	
1.1.2	Terminology	
	Ith Display Engine Shared Functions	
2.1 S	outh Display Engine Interrupts	7
2.1.1	South Display Engine Interrupt Bit Definition	
2.1.2	ISR — Interrupt Status	
2.1.3	IMR — Interrupt Mask	
2.1.4	IIR — Interrupt Identity	
2.1.5	IER — Interrupt Enable	
2.1.6	SHOTPLUG_CTL — South Hot Plug Control	
2.1.7	SERR_INT—South Error Interrupts	
2.2 G	MBUS and GPIO	
2.2.1	GPIO Pin Usage (By Functions)	
2.2.2	GPIO_CTL— ĞPÌO Control	
2.2.3	GMBUS Controller Programming Interface	
2.2.4	GMBUS0—GMBUS Clock/Port Select	19
2.2.5	GMBUS1—GMBUS Command/Status	20
2.2.6	GMBUS2—GMBUS Status	22
2.2.7	GMBUS3—GMBUS Data Buffer	24
2.2.8	GMBUS4—GMBUS Interrupt Mask	
2.2.9	GMBUS5—GMBUS 2 Byte Index	26
2.3 D	isplay Clock Control	
2.3.1	DPLL_CTL—DPLL Control	
2.3.2	DPLL_FP0—DPLL Divisor 0	
2.3.3	DPLL_FP1—DPLL Divisor 1	
2.3.4	DREF_CTL — Display Reference Clock Control	
2.3.5	RAWCLK_FREQ—Rawclk Frequency	
2.3.6	SSC4_PARMS – SSC4 Parameters	
2.3.7	DPLL_SEL— DPLL Select	
	anel Power Sequencing	
2.4.1	PP_STATUS—Panel Power Status	
2.4.2	PP_CONTROL—Panel Power Control	
2.4.3	PP_ON_DELAYS—Panel Power On Sequencing Delays	
2.4.4	PP_OFF_DELAYS—Panel Power Off Sequencing Delays	
2.4.5	PP_DIVISOR—Panel Power Cycle Delay and Reference Divisor	
		44
2.5.1	— —	
2.5.2	SBLC_BLM_CTL2—South BLM PWM Control 2	
	th Display Engine Transcoder and Port Controls	
	ranscoder Timing	
3.1.1	HTOTAL—Horizontal Total	
3.1.2	HBLANK—Horizontal Blank	
3.1.3	HSYNC—Horizontal Sync	
3.1.4	VTOTAL—Vertical Total	
3.1.5	VBLANK—Vertical Blank	
3.1.6	VSYNC—Vertical Sync.	
3.1.7	VSYNCSHIFT— Vertical Sync Shift	
3.2 Ti	ranscoder M/N Values	52



3.2.1	DATAM— Data M Value	53
3.2.2	DATAN— Data N Value	54
3.2.3	LINKM— Link M Value	55
3.2.4	LINKN— Link N Value	56
3.3 Tra	anscoder Video DIP	57
3.3.1	VIDEO_DIP_CTL—Video DIP Control	57
3.3.2	VIDEO_DIP_DATA-Video Data Island Packet Data	60
3.3.3	VIDEO_DIP_GCP-Video Data Island Payload GCP	62
3.4 Tra	anscoder DisplayPort Control	63
3.4.1	TRANS_DP_CTL—Transcoder DisplayPort Control	63
3.5 An	alog Port CRT DAC	65
3.5.1	DAC_CTL—Analog Port CRT DAC Control	65
	MI Port	
	HDMI_CTL—HDMI Port Control	
3.6.2	HDMI_BUF_CTL—HDMI Buffer Control	70
3.7 LV	DS Port	72
	LVDS_CTL—LVDS Port Control	
	splayPort	
3.8.1	DP_CTL—DisplayPort Control	75
3.8.2	DP_AUX_CTL—DisplayPort AUX Channel Control	78
	DP_AUX_DATA—DisplayPort AUX Channel Data	
3.8.4	DP_BUFTRANS—DisplayPort Buffer Translation	
4. Sout	h Display Engine Audio	85
4.1 Au	dio Programming Sequence	85
4.2 Au	dio Configuration	87
4.2.1	AUD_CONFIG—Audio Configuration	87
4.2.2	AUD_CTS_ENABLE – Audio CTS Programming Enable	88
4.2.3	AUD_MISC_CTRL—Audio MISC Control	89
4.2.4	AUD_VID_DID—Audio Vendor ID / Device ID	90
4.2.5	AUD_RID—Audio Revision ID	90
4.2.6	AUD_PWRST—Audio Power State	91
4.2.7	AUD_PINW_CONNLNG_LIST—Audio Connection List	93
4.2.8	AUD_PINW_CONNLNG_SEL—Audio Connection Select	94
4.2.9	AUD_CNTL_ST—Audio Control State	94
4.2.10	AUD_CNTRL_ST2— Audio Control State 2	96
4.2.11	AUD_HDMIW_HDMIEDID—Audio HDMI Data EDID Block	97
	AUD_HDMIW_INFOFR—Audio Widget Data Island Packet	
5. Sout	h Display Engine Transcoder and FDI Control	99
5.1 Tra	anscoder Control	
5.1.1	TRANS_CONF—Transcoder Configuration	
-	I Receiver	
5.2.1	FDI_RX_CTL— FDI Rx Control	
5.2.2	FDI_RX_MISC— FDI Rx Miscellaneous	
5.2.3	FDI_RX_IMR — FDI Rx Interrupt Mask	
5.2.4	FDI_RX_IIR — FDI Rx Interrupt Identity	
5.2.5	FDI_RX_TUSIZE— FDI Rx Transfer Unit Size	



1. Introduction

This chapter contains the register descriptions for the display portion of a family of graphics devices.

These registers vary by devices within the family of devices, so special attention needs to be paid to which devices use which registers and register fields.

Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device.

This chapter applies to both Cougarpoint (CPT) and Pantherpoint (PPT) display. Unless specifically indicated, all references to Cougarpoint (CPT) will apply to both Cougarpoint (CPT) and Pantherpoint (PPT).

1.1 Display Mode Set Sequence

See the North Display Engine Registers document.

1.1.1 Simultaneous Display Capabilities on a Single Display Pipe/Transcoder

	Embedded DisplayPort (on CPU)	Integrated LVDS	HDMI/DVI	DisplayPort	CRT
Embedded DisplayPort (on CPU)	No (4)	No (7)	No (7)	No (7)	No (7)
Integrated LVDS		No (4)	No (2, 3, 8)	No (2, 8, 9)	Some (3, 8)
HDMI/DVI			No (6, 8,10)	No (6, 8, 9)	Some (5, 8)
DisplayPort				No (3, 6, 8, 9)	No (5, 8, 9)
CRT					No (4)

Shading: Rose = Does not work, White = Some cases work, Green = Works, Gray = Redundant (see other half of table)

2) No internal LVDS HDMI/DVI, or DisplayPort on same pipe/transcoder.

3) No SSC on CRT or HDMI/DVI. DisplayPort optionally has SSC.

4) Only 1 integrated LVDS, and 1 CRT on PCH. Only 1 embedded DisplayPort on CPU.

5) Only works if DisplayPort/HDMI/DVI is in 24bpp mode.

6) DisplayPort/HDMI/DVI ports are multiplexed on the same pins, only works if ports are on different pins.

7) Embedded DisplayPort is on the CPU; can not share the link.

8) Dithering, range correction, and gamma are done in the CPU; the display with lower bpp can truncate or the display with higher bpp can lose bits. One of the displays dictates range and gamma.

9) No DisplayPort allowed with other port on the same pipe/transcoder.



10) No HDMI allowed with another HDMI on the same transcoder.

1.1.2 Terminology

Description	Software Use	Should be implemented as
Read/Write, R/W	This bit can be read or written.	
Reserved	Don't assume a value for these bits. Writes have no effect.	Writes are ignored. Reads return zero.
Reserved: must be zero, MBZ	Software must always write a zero to these bits. This allows new features to be added using these bits that will be disabled when using old software and as the default case.	Writes are ignored. Reads return zero. Maybe be connected as Read/Write in future projects.
Reserved: PBC, software must preserve contents	Software must write the original value back to this bit. This allows new features to be added using these bits.	
Read Only	This bit is read only. The read value is determined by hardware. Writes to this bit have no effect.	According to each specific bit. The bit value is determined by hardware and not affected by register writes to the actual bit.
Read/Clear, Read/Write Clear	This bit can be read. Writes to it with a one cause the bit to clear.	Hardware events cause the bit to be set and the bit will be cleared on a write operation where the corresponding bit has a one for a value.
Double Buffered	Write when desired. Read gives the unbuffered value (written value) unless specified otherwise. Written values will update to take effect after a certain point.	Two stages of registers used. First stage is written into and used for readback (unless specified otherwise). First stage value is transferred into second stage at the update point. Second stage value is used to control hardware. Arm/disarm flag for specific arming sequences.
	Some have a specific arming sequence where a write to another register is required before the update can take place. This is used to ensure atomic updates of several registers.	



2. South Display Engine Shared Functions

2.1 South Display Engine Interrupts

2.1.1 South Display Engine Interrupt Bit Definition

		South Display Engine Interrupt Bit Definition
Register	Space	: MMIO: 0/2/0
Default V	alue:	0x0000000
Size (in b	its):	32
The SDE	_IIR bi blay Ei	Ingine (SDE) interrupt bits come from events within the south display engine. its are ORed together to generate the South/PCH Display Interrupt Event which will appear in the ngine Interrupt Control Registers. Play Engine Interrupt Control Registers all share the same bit definitions from this table. Programming Notes
event bit t	o be s	edge of the PCH Display interrupt will cause the North Display IIR (DEIIR) PCH Display Interrupt set, so all PCH Display Interrupts, including back to back interrupts, must be cleared in the SDEIIR CH Display Interrupt can cause the DEIIR to be set.
DWord	Bit	Description
0	31	Audio Power State change Port D This is an active high pulse when there is a power state change for audio for port D.
· · · · · · · · · · · · · · · · · · ·	30	Audio Power State change Port C This is an active high pulse when there is a power state change for audio for port C.
	29	Audio Power State change Port B This is an active high pulse when there is a power state change for audio for port B.
1	28	Reserved
	27	AUX Channel D This is an active high pulse on the AUX D done event
	26	AUX Channel C This is an active high pulse on the AUX C done event
	25	AUX Channel B This is an active high pulse on the AUX B done event
	24	Reserved
	23	DisplayPort/HDMI/DVI D Hotplug The ISR is an active high level representing the Digital Port D hotplug line when the Digital Port D hotplug detect input is enabled. The unmasked IIR is set on either a short or long pulse detection status in the Digital Port Hot Plug Control Register.
	22	DisplayPort/HDMI/DVI C Hotplug The ISR is an active high level representing the Digital Port C hotplug line when the Digital Port C hotplug detect input is enabled.



	South Display Engine Interrupt Bit Definition
	The unmasked IIR is set on either a short or long pulse detection status in the Digital Port Hot Plu Control Register.
21	DisplayPort/HDMI/DVI B Hotplug The ISR is an active high level representing the Digital Port B hotplug line when the Digital Port B hotplug detect input is enabled. The unmasked IIR is set on either a short or long pulse detection status in the Digital Port Hot Plu Control Register.
20	Reserved
19	CRT Hotplug The ISR is an active high level representing the ORed together blue and green channel detection status as of the last detection cycle. The unmasked IIR is set on the rising or falling edges of the blue or green channel detection statu in the Analog Port CRT DAC Control Register.
17	Gmbus This is an active high pulse when any of the events unmasked events in GMBUS4 Interrupt Mask register occur.
16	South Error Interrupts Combined This is an active high level while any of the South Error Interrupt bits are set.
15:11	Reserved
9	Audio CP Change Transcoder C This is an active high pulse when there is a change in the protection request from audio azalia ver programming for transcoder C.
8	FDI RX Interrupts Combined C This is an active high level while any of the FDI_RX_ISR bits are set for transcoder C
7	Reserved
5	Audio CP Change Transcoder B This is an active high pulse when there is a change in the protection request from audio azalia ver programming for transcoder B.
4	FDI RX Interrupts Combined B This is an active high level while any of the FDI_RX_ISR bits are set for transcoder B
3	Reserved
1	Audio CP Change Transcoder A This is an active high pulse when there is a change in the protection request from audio azalia ver programming for transcoder A.
	FDI RX Interrupts Combined A



2.1.2 ISR — Interrupt Status

	ISR
Register Space:	MMIO: 0/2/0
Default Value:	0x0000000
Access:	RO
Size (in bits):	32
Address: C	C4000h-C4003h
Name: S	South DE Interrupt Status
ShortName: S	SDE_ISR
See the interrupt bit definition table to fin	d the source event for each interrupt bit.
DWord Bit	Description
0 31:0 Interrupt Status Bits	
	ersistent values of all interrupt status bits.
Value Name	hich of these interrupt conditions are reported in the persistent IIR.
0b Condition Doesn't e	
1b Condition Exists	Interrupt Condition currently exists
	Programming Notes
Some inputs to this register sample these conditions.	are short pulses; therefore software should not expect to use this register to

2.1.3 IMR — Interrupt Mask

		IMR
Register Space:		MMIO: 0/2/0
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Address:	C400)4h-C4007h
Name:	South	h DE Interrupt Mask
ShortName:	SDE_	_IMR
See the interrupt bit defi	nition table to find the	source event for each interrupt bit.
DWord Bit		Description
0 31:0 Interrupt N	lask Bits	
This field co	ontains a bit mask whi	ich selects which interrupt bits from the ISR are reported in the IIR.
Value	Name	Description
0b	Not Masked	Not Masked – will be reported in the IIR
1b	Masked	Masked – will not be reported in the IIR



2.1.4 IIR — Interrupt Identity

	IIR
Register Space:	MMIO: 0/2/0
Default Value:	0x0000000
Access:	R/WC
Size (in bits):	32
	4008h-C400Bh
Name: S	outh DE Interrupt Identity
ShortName: S	DE_IIR
See the interrupt bit definition table to fin	d the source event for each interrupt bit.
DWord Bit 0 31:0Interrupt Identity Bits	Description
If enabled by the IER, bits s Bits set in this register will r the appropriate bits. For each bit, the IIR can sto occur before the first condition display interrupt will moment	Ant values of the interrupt bits from the ISR which are unmasked by the IMR. Set in this register will generate a PCH display interrupt. Set in this register will generate a PCH display interrupt. Set (persist) until the interrupt condition is cleared by writing a '1' to pere a second pending interrupt if two or more of the same interrupt conditions on is cleared, then upon clearing the first interrupt, the IIR bit and PCH tarily go low, then return high to indicate there is another interrupt pending.
Value Name 0b Condition Not	Description Interrupt Condition Not Detected
Detected	
	Interrupt Condition Detected (may or may not have generated a PCH display interrupt)
	Programming Notes
Interrupt event bit to be set,	PCH Display interrupt will cause the North Display IIR (DEIIR) PCH Display so all PCH Display Interrupts, including back to back interrupts, must be PCH Display Interrupt can cause the DEIIR to be set.



2.1.5 IER — Interrupt Enable

	IER			
Register Space:		MMIO: 0/2/0		
Default Value:		0x0000000		
Access:	ccess: R/W			
Size (in bits):		32		
Address:	C400Ch-C400Fh			
Name:	South DE Interrupt Enable			
ShortName:	SDE_IER			
See the interrupt bit definition table t	o find the source event for eacl	h interrupt bit.		
DWord Bit	Descript	tion		
0 31:0 Interrupt Enable Bits				
The bits in this register e	enable a PCH display interrupt	to be generated whenever the corresponding bit		
in the IIR becomes set.				
A disabled interrupt will	still appear in the IIR register to	o allow polling of interrupt sources.		
Value	Name	Description		
Ob	Disable	Disable		
1b	Enable	Enable		

2.1.6 SHOTPLUG_CTL — South Hot Plug Control

					SHOTPLUG_	CTL
Registe	er Spa	ace:				MMIO: 0/2/0
Default	t Valu	e:				0x0000000
Access	s:					R/W
Size (ir	n bits)	:				32
Addres	ss:				C4030h-C4033h	
Name:					South Hot Plug control	
ShortN	lame:				SHOTPLUG_CTL	
DWord					Descri	ption
0	31:21	Reserv	ed			
]	20	DP D H	IPD Input	Enable		
					• •	rt D. The buffer state is independent of whether
			t is enable	ed or not		
		Value				Description
		0b	Disable	Buffer c	lisabled	
		1b	Enable	Buffer e	enabled. Hot plugs bit reflect	the electrical state of the HPD pin
	19:18	DP D H	IPD Short	t Pulse	Duration	
		These b	oits define	the dur	ation of the pulse defined as	a short pulse for the digital port D.
			Value		Name	Description



	00b			2ms		2mS	
	00b 01b			4.5ms		4.5mS	
	10b			6ms		6mS	
	11b			100ms		100mS	
47.40	6 DP D HF	Statu	6			[
17.10				ect status on	the digital port	П	
				to clear the		D.	
						g or for notification of a sink event.	
	When e	ither a lo	ng or sh	ort pulse is o	detected, one o	f these bits will set.	
		its are O			to the main ISR	hotplug register bit.	
	Value	<u> </u>	Nam			Description	
	00b	No Dete		-	- ·	plug event not detected	
	X1b	Short De			- ·	rt pulse hot plug event detected	
	1Xb	Long De	etect		Digital port long	pulse hot plug event detected	
15:13	3 Reserve	d					
12	DP C HF	D Input	Enable	1			
					or the digital po	rt C. The buffer state is independent of whet	
	the port	is enable	d or not				
	Value					Description	
	0b [lisabled			
	1b E	Enable	Buffer e	enabled. Hot	plugs bit reflect	the electrical state of the HPD pin	
11:10		D Short	Pulse	Duration			
	These bi	ts define	the dur	ation of the p	oulse defined as	s a short pulse for the digital port C.	
		Value			lame	Description	
	00b			2ms		2mS	
	01b			4.5ms		4.5mS	
	10b			6ms		6mS	
	11b			100ms		100mS	
9:8	DP C HF	D Statu	s				
					the digital port	С.	
				to clear the			
						g or for notification of a sink event.	
		uner a lo				f these bits will set. hotplug register bit.	
			Dod too	iemei 10 00 1			
	These b			· · · · · · · · · · · · · · · · · · ·			
	These b Value	oits are O	Nam	e		Description	
	These b Value 00b	oits are O No Dete	Nam ct [Defa	e ault]	Digital port hot	Description plug event not detected	
	These b Value 00b X1b	oits are O No Dete Short De	Nam ect [Defa etect	e ault]	Digital port hot Digital port sho	Description plug event not detected rt pulse hot plug event detected	
	These b Value 00b X1b 1Xb	nits are O No Dete Short De Long De	Nam ect [Defa etect	e ault]	Digital port hot Digital port sho	Description plug event not detected	
7:5	These b Value 00b X1b 1Xb Reserve	No Dete Short De Long De	Nam oct [Defa etect etect	e ault]	Digital port hot Digital port sho	Description plug event not detected rt pulse hot plug event detected	
7:5	These b Value 00b X1b 1Xb Reserve DP B HF	No Dete Short De Long De D Input	Nam act [Defa etect etect Enable	e	Digital port hot Digital port sho Digital port long	Description plug event not detected rt pulse hot plug event detected pulse hot plug event detected	
	These b Value 00b X1b 1Xb Reserve DP B HF Controls	No Dete Short De Long De D Input	Nam act [Defa etect etect Enable e of the	e ault] HPD buffer f	Digital port hot Digital port sho Digital port long	Description plug event not detected rt pulse hot plug event detected	
	These b Value 00b X1b 1Xb Reserve Controls the port	No Dete Short De Long De D Input the state is enable	Nam act [Defa etect etect Enable e of the	e ault] HPD buffer f	Digital port hot Digital port sho Digital port long	Description plug event not detected rt pulse hot plug event detected pulse hot plug event detected rt B. The buffer state is independent of whet	
	These b Value 00b X1b 1Xb Reserve OP B HF Controls the port Value	No Dete Short De Long De Dinput the state is enable Name	Nam ect [Defa etect etect Enable e of the ed or not	e ault] HPD buffer f	Digital port hot Digital port sho Digital port long	Description plug event not detected rt pulse hot plug event detected pulse hot plug event detected	
	These b Value 00b X1b 1Xb Reserve DP B HF Controls the port Value 0b	No Dete Short De Long De PD Input the state is enable Name Disable	Nam ct [Defa etect etect Enable e of the d or not Buffer of	e ault] HPD buffer f	Digital port hot Digital port sho Digital port long or the digital po	Description plug event not detected rt pulse hot plug event detected g pulse hot plug event detected rt B. The buffer state is independent of whet Description	
4	These b Value 00b X1b 1Xb Reserve Controls the port Value 0b 1b	No Dete Short De Long De Dinput the state is enable Name Disable Enable	Nam ct [Defa etect etect Enable e of the d or not Buffer of	e ault] HPD buffer f disabled enabled. Hot	Digital port hot Digital port sho Digital port long or the digital po	Description plug event not detected rt pulse hot plug event detected pulse hot plug event detected rt B. The buffer state is independent of whet	
	These b Value 00b X1b 1Xb Reserve Controls the port Value 0b 1b E	No Dete Short De Long De D Input the state is enable Name Disable Enable	Nam ct [Defa etect etect e of the d or not Buffer of Buffer of	e ault] HPD buffer f disabled enabled. Hot	Digital port hot Digital port sho Digital port long or the digital po	Description plug event not detected rt pulse hot plug event detected g pulse hot plug event detected rt B. The buffer state is independent of whet Description	



			SHO	OTPLUG_	CTL
1		00b	2ms		2mS
		01b	4.5ms		4.5mS
		10b	6ms		6mS
		11b	100ms		100mS
	1:0	This refle Write a These b When e	PD Status ects hot plug detect status or one to these bits to clear the its are used for either monito ither a long or short pulse is bits are ORed together to go to Name	status. or hotplug/unplug detected, one of	g or for notification of a sink event. these bits will set.
				Digital port hot	olug event not detected
				- · · ·	t pulse hot plug event detected
		1Xb		v .	pulse hot plug event detected

2.1.7 SERR_INT—South Error Interrupts

			SERR_I	NT
Register S	pace:			MMIO: 0/2/0
Default Va	lue.			0x0000000
Access:	100.			RWC
Size (in bit	s):			32
Address:			C4040h-C4043h	
Name:			South Error Interru	ipts
ShortName	e:		SERR_INT	
				e South Display Engine ISR Error Interrupts Combined
0	31	South Poisor		
0			upon receiving the poison me	ssage.
		Value	Name	Description
		0b	Not Detected	Event not detected
		1b	Detected	Event detected
	30:7	Reserved		
	6		IFO Underrun C	demonstrated in birds
		Value	when the transcoder FIFO un Name	Description
		Ob	Not Detected	Event not detected
		1b	Detected	Event detected
	5:4	Reserved		
	3		FIFO Underrun B when the transcoder FIFO un	derrun signal is high.



	-	SERR_INT	
	Value	Name	Description
	0b	Not Detected	Event not detected
	1b	Detected	Event detected
2:1	Reserved		
0	Transcoder FIF	O Underrun A	
	This bit is set w	hen the transcoder FIFO underrun	a signal is high.
	Value	Name	Description
	0b	Not Detected	Event not detected
_	1b	Detected	Event detected

2.2 GMBUS and GPIO

2.2.1 GPIO Pin Usage (By Functions)

GPIO pins allow the support of simple query and control functions such as DDC and I²C interface protocols. GPIO pins exist in pairs (for the most part) and provide a mechanism to control external devices through a register programming interface. GPIO pins can be set to a level or the value of the pin can be read. This allows for a "bit banging" version of an I2C interface to be implemented. An additional function of using the GMBUS engine to run the I2C protocols is also allowed. Refer to the *Philips I2C-BUS SPECIFICATION version 2.1* for a description of the I2C bus and protocol.

Some of the GPIO pins will be muxed with other functions and are only available when the other function is not being used. The following subsections describe the GPIO pin to register mapping. OEMs have the ability to remap these functions onto other pins as long as the hardware limitations are observed.

Port	Pin Use (Name)	GMBUS Use		Internal Pullup	I ² C	Device	Description
-	HDMI/DPD CTLDATA	Yes		No (weak pulldown on reset)	Yes	All	DDC for HDMI connection via the integrated HDMI port D
	HDMI/DPD CTLCLK			No	Yes		
4						-	
-	HDMI/DPC CTLDATA	Yes	No	No (weak pulldown on reset)	Yes	All	DDC for HDMI connection via the integrated HDMI port C.
	HDMI/DPC CTLCLK			No	Yes		
2	LVDS DDC Data (DDCLDATA)	Yes	No	No	Yes	All	DDC for Digital Display connection via the integrated LVDS
	LVDS DDC Clock (DDCLCLK)				Yes		
	I2C Data (LCLKCTRLB)	Yes	No	No	Yes	All	For control of SSC clock generator devices on motherboard. Support can be optionally I2C or



Port	Pin Use (Name)	GMBUS Use		Internal Pullup	I ² C	Device	Description
							control level.
	I2C Clock (LCLKCTRLA)				Yes		
0	DAC DDC Data (DDCADATA)	Yes	No	No	Yes		DDC for Analog monitor (VGA) connection. This cannot be shared with other DDC or I2C pairs due to legacy monitor issues.
	DAC DDC Clock (DDCACLK)				Yes		

2.2.2 GPIO_CTL— GPIO Control

			GPIO C	Control Register Format
Defaul	t Valu	e:		0x0000808
DWord	Bit			Description
0	31:13	Reserved		
		Format:		MBZ
1	12	GPIO Data I	-	
		Default Value		ndefined (read only depends on I/O pin)
		Access:	RO	
				d on the GPIO_Data pin as an input.
			-	ne Core Clock domain.
		Because the	e default setting is t	this buffer is an input, this bit is undefined at reset.
i I	11	GPIO Data V	/alue	
		Default Value	e:	1b One
		Access:		R/W
				place on the GPIO Data pin as an output.
			-	ne register if GPIO DATA MASK is also asserted.
				n if this data value is actually written to this register and the GPIO Data
				value that will configure the pin as an output. t of '1' since the I2C interface defaults to a '1'(this mimics the I2C
			ups on the bus).	t of T since the 12C interface delautis to a T (this minnics the 12C
			ups on the bus).	
1	10	GPIO Data M	lask	
		Access:		WO
				whether the GPIO DATA VALUE bit should be written into the register.
				nen read returns 0.
		Value	Name	Description
				Do NOT write GPIO Data Value bit
[1b	Write	Write GPIO Data Value bit.
	9		Direction Value	
		Access:		R/W



	This is the v	value that sho	uld be	used to define the output enable of the GPIO Data pin.			
				ne register if GPIO Data DIRECTION MASK is also asserted.			
				he pin is defined by what is in the register for the GPIO DATA VALUE			
	bit.			1			
	Value	Nam	le	Description			
	0b	Input		Pin is configured as an input			
	1b	Output		Pin is configured as an output			
8	GPIO Data	Direction Ma	ask				
	Access:			WO			
		ask bit to dete	ermine	whether the GPIO DIRECTION VALUE bit should be written into the			
	register.			and shows as the office of the second s			
		IS NOT STORED	and wr	nen read always returns 0.			
	Value	No Write		Description IOT write GPIO Data Direction Value bit			
		Vrite		e GPIO Data Direction Value bit			
		me	vviite				
7:5	Reserved			huo z			
	Format:			MBZ			
4	GPIO Clock		1				
	Default Valu	ue:		ndefined (read only depends on I/O pin)			
	Access:		RO				
	This is the value that is sampled on the GPIO Clock pin as an input.						
				ne Core Clock domain.			
	Because th	e default set	ting is t	this buffer is an input, this bit is undefined at reset.			
2	GPIO Clock	k Data Value					
3		k Data Value		1b One			
3	Default Valu			1b One R/W			
3	Default Valu Access:	ue:		R/W			
3	Default Valu Access: This is the v	ue: value that sho	ould be	R/W place on the GPIO Clk pin as an output.			
3	Default Valu Access: This is the v This value i	ue: value that sho is only writter	ould be n into th	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted.			
3	Default Valu Access: This is the v This value i The value v	ue: value that sho is only writter will appear or	ould be n into th n the pi	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted.			
3	Default Valu Access: This is the v This value i The value v DIRECTION	ue: value that sho is only writter will appear or N VALUE con	ould be n into th n the pi tains a	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo			
3	Default Valu Access: This is the v This value i The value v DIRECTION The hardwa	ue: value that sho is only writter will appear or N VALUE con	ould be n into th n the pi tains a lefault	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output.			
3	Default Valu Access: This is the v This value i The value v DIRECTION The hardwa	ue: value that sho is only writter will appear or VALUE con are drives a c	ould be n into th n the pi tains a lefault	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output.			
3 2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul	ue: value that sho is only writter will appear or VALUE con are drives a c	ould be n into th n the pi tains a lefault	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b	ould be n into th n the pi tains a lefault	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output.			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul GPIO Clock Access:	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask	ould be n into th n the pi tains a lefault bus).	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul Access: This is a ma register.	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask ask bit to dete	ould be n into th tains a lefault ous).	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the			
2	Default Valu Access: This is the v This value i The value v DIRECTION The hardwa external pul Access: This is a ma register. This value	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask ask bit to dete is not stored	ould be n into th tains a lefault ous).	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clo value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the nen read always returns 0.			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul GPIO Clock Access: This is a ma register. This value i Value	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask ask bit to dete is not stored Name	ould be in into the inthe pi tains a lefault bus).	R/W place on the GPIO Clk pin as an output. The register if GPIO Clock DATA MASK is also asserted. This data value is actually written to this register and the GPIO Cloce The value that will configure the pin as an output. The of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO WO Whether the GPIO Clock DATA VALUE bit should be written into the The read always returns 0. Description			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul GPIO Clock Access: This is a ma register. This value is Value Ob	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b k Data Mask ask bit to dete is not stored Name No Write	puld be in the pi tains a lefault pus).	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Cloc value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the nen read always returns 0. Description NOT write GPIO Clock Data Value bit			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul Access: This is a ma register. This value is Value Ob 1b	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask ask bit to dete is not stored Name No Write	ermine	R/W place on the GPIO Clk pin as an output. The register if GPIO Clock DATA MASK is also asserted. In if this data value is actually written to this register and the GPIO Clock Invalue that will configure the pin as an output. Invalue that will c			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul Access: This is a ma register. This value is Value Ob 1b	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b k Data Mask ask bit to dete is not stored Name No Write	ermine	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Cloc value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the nen read always returns 0. Description NOT write GPIO Clock Data Value bit ite GPIO Clock Data Value bit			
2	Default Value Access: This is the v This value is The value v DIRECTION The hardwa external pul Access: This is a ma register. This value Ob 1b GPIO Clock Access:	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the t k Data Mask k Data Mask ask bit to deter is not stored Name No Write Write k Direction V	ermine and where and where and where and where Vri Value	R/W place on the GPIO Clk pin as an output. ne register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Cloc value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the nen read always returns 0. Description NOT write GPIO Clock Data Value bit ite GPIO Clock Data Value bit R/W			
2	Default Valu Access: This is the v This value is The value v DIRECTION The hardwa external pul Access: This is a ma register. This value Ob 1b GPIO Clock Access: This is the v	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b k Data Mask k Data Mask ask bit to dete is not stored <u>Name</u> No Write <u>Write</u> k Direction V value that sho	ermine and where and and and and and and and and and and	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clock value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the hen read always returns 0. Description NOT write GPIO Clock Data Value bit ite GPIO Clock Data Value bit R/W used to define the output enable of the GPIO Clock pin.			
2	Default Value Access: This is the v This value is The value v DIRECTION The hardwa external pul GPIO Clock Access: This is a ma register. This value Ob 1b GPIO Clock Access: This is the v This value	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b k Data Mask ask bit to dete is not stored No Write Write k Direction V value that sho is only writter	ermine and wh build be bus).	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clock value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the hen read always returns 0. Description NOT write GPIO Clock Data Value bit ite GPIO Clock Data Value bit R/W used to define the output enable of the GPIO Clock pin. he register if GPIO Clock DIRECTION MASK is also asserted.			
2	Default Value Access: This is the v This value is The value v DIRECTION The hardwa external pul GPIO Clock Access: This is a ma register. This value Ob 1b GPIO Clock Access: This is the v This value	ue: value that sho is only writter will appear or VALUE con are drives a c I-ups on the b k Data Mask ask bit to dete is not stored No Write Write k Direction V value that sho is only writter	ermine and wh build be bus).	R/W place on the GPIO Clk pin as an output. he register if GPIO Clock DATA MASK is also asserted. n if this data value is actually written to this register and the GPIO Clock value that will configure the pin as an output. of '1' since the I2C interface defaults to a '1' (this mimics the I2C WO whether the GPIO Clock DATA VALUE bit should be written into the hen read always returns 0. Description NOT write GPIO Clock Data Value bit ite GPIO Clock Data Value bit R/W used to define the output enable of the GPIO Clock pin.			



			GPIO Control Register Format
	0b	Input	Pin is configured as an input and the output driver is set to tri-state
	1b	Output	Pin is configured as an output
0	GPIO (Clock Dire	ction Mask
	Access	s:	WO
	This is	a mask bit	to determine whether the GPIO Clock DIRECTION VALUE bit should be written into
	the reg	ister.	
	This v	alue is not	stored and when read returns 0.
	Value	Name	Description
	0b	No Update	Do NOT update the GPIO Clock Direction Value bit on a write
	1b	Update	Update the GPIO Clock Direction Value bit. on a write operation to this register

		GPIO_CTL	
Register Space	: MMIO: (0/2/0	
Default Value:	0x00000	0808, 0x00000808, 0x00000808, 0x00000808, 0x00000808, 0x00000808	
Access:	R/W		
Size (in bits):	6x32		
Address:		C5010h-C5027h	
Name:		GPIO Control	
ShortName:		GPIO_CTL_[0-5]	
See the table at functions. Board design va The registers th	t the beginnin ariations are at control dig	is designated as a clock or data for descriptive purposes. ng of this section to determine which pins/registers are supported and their intended possible and would affect the usage of these pins. gital display (HDMI/DVI and DisplayPort) pins should only be utilized if the Port Dete	
bit in the related DWord			
0	Bit 31:0	Description GPIOCTL 0	
0	01.0	Format: GPIO Control Register Format	
1	31:0	GPIOCTL 1	
		Format: GPIO Control Register Format	
2	31:0	GPIOCTL 2	
3	31:0	Format: GPIO Control Register Format GPIOCTL 3	
0	51.0	Format: GPIO Control Register Format	
4	31:0	GPIOCTL 4	
		Format: GPIO Control Register Format	
5	31:0	GPIOCTL 5	
		Format: GPIO Control Register Format	



2.2.3 GMBUS Controller Programming Interface

The GMBUS (Graphic Management Bus) can be used to indirectly access/control devices connected to a GMBUS bus as an alternate to bit-wise programming via software.

The GMBUS interface is I²C compatible. The basic features are listed as follow:

- 1. Works as the master of a single master bus.
- 2. The bus clock frequency is selectable by software to be 50KHz, 100KHz, 400KHz , and 1MHz
- 3. The GMBUS controller can be attached to the selected GPIO pin pairs.
- 4. 7 or 10-Bit Slave Address and 8- or 16-bit index.
- 5. Hardware byte counter to track the data transmissions/reception
- 6. Timing source from core display clock.
- 7. There is a double buffered data register and a 9 bit counter to support 0 byte to 256 byte transfers.
- 8. The slave device can cause a stall by pulling down the clock line (Slave Stall), or delay the slave acknowledge response.
- 9. The master controller detects and reports time out conditions for a stall from a slave device or delayed or missing slave acknowledge.
- 10. Interrupt may optionally be generated.
- 11. The GMBUS is controlled by a set of memory mapped IO registers. Status is reported through the GMBUS status register.
- 12. The GMBUS controller does not directly support segment pointer addressing as defined by the Enhanced Display Data Channel standard. Segment pointer addressing for EDDC shall be supported as follows:
 - a. Use bit bashing (manual GPIO programming) to complete segment pointer write over ther target I2C port **without terminating in a stop or wait cycle**.
 - b. Terminate bit bashing phase with both I2C lines pulled high by tri-stating the data line before the clock line. Follow EDDC requirement for response received from slave device.
 - c. Initiate GMBUS cycle as required to transfer EDID following normal procedure.

The byte counter register is a read/write register, and in receiving mode, is used to track the data bytes received. There is a status register to indicate the error condition, data buffer busy, time out, and data complete acknowledgement.



2.2.4 GMBUS0—GMBUS Clock/Port Select

1				GMBUS0					
Register	Space	:			MMIO: 0/2/0				
Default \	/alue:				0x0000000				
Access:					R/W				
Size (in	oits):				32				
Address	:		C51	00h-C5103h					
Name:			GM	BUS0 Clock/Port Select					
ShortNa	me:		GM	BUS0					
				te of the serial bus and th					
				t data valid bit is set, beca ransmission until stop is is		ad only at the very first data valid			
DWord	Bit			Descr		inst data valid bit is set.			
0	31:12	Reserved			-				
	10:8	GMBUS Rate Se							
				ect the rate that the GMBUS will run at. AC timing parameters used.					
				d when between transfers	when the GMB	IIS is idle			
		Value		Name		Description			
		000b	100KH	Iz [Default]		100 KHz			
		001b	50KHz	2	50 KHz				
		010b	400KH	łz	400 KHz				
		011b	1MHz		1 MHz				
		Others	Reserv	red Reserved					
	7:3	Reserved							
		Format:			MBZ	2			
	2:0	Pin Pair Select							
				JS pin pair for use in the (
		Use the table above to determine which pin pairs are available for a particular device and the							
		intended function		oin pair. d mapping of port number	a to pair calent	aumhara			
		Value Nar		a mapping of port number	Descripti				
		000b None [De	-	None (disabled)	Decempti				
		001b LCTRCLK		LCTRCLKA, LCTRLCLK	В				
		010b Analog M		Dedicated Analog Monito		DC1DATA, DDC1CLK)			
		011b LVDS		Integrated Digital Panel I					
		100b Port C		Port C					
		101b Port B		Port B					
		110b Port D		Port D					
		111b Reserved		Reserved					



2.2.5 GMBUS1—GMBUS Command/Status

				GMBUS1				
Register Sp	ace:			MMIO: 0/2/0				
Default Valu	Ie:			0x0000000				
Access:				R/W Protect				
Size (in bits)				32				
Address:			C5104h-C510					
Name:				mmand/Status				
ShortName:			GMBUS1					
when the dat When the S The GMBUS	ta write W_CLF S1 regis	is complete R_INT bit is ster writes to	e. asserted, all writes t o any other bit excep	US controller the slave device address, register index, and indicat to the GMBUS2, GMBUS3, and GMBUS4 registers are discarded pt the SW_CLR_INT are also lost. gardless of the state of the SW_CLR_INT bit.				
OWord Bit		lotoro antaj	ie work normally rog	Description				
) 31	Softwa	are Clear I	nterrupt					
	Acces	-		R/W				
	 (SW_CLR_INT) This bit must be clear for normal operation. Setting the bit then clearing it acts as local reset to the GMBUS controller. This bit is commonly used by software to clear a BUS_ERROR when a slave device delivers a NAM 							
	Value	Name		Description				
		Clear HW_RDY	bit and allows regi Off).	n as a zero when its current state is a one, will clear the HW_RDY ister writes to be accepted to the GMBUS registers (Write Protect d to zero when an event causes the HW_RDY bit transition to				
		Assert HW_RDY	Setting this bit ca Setting (1) this bit When this bit is set	vare after servicing the GMBUS interrupt. auses the INT status bit to be cleared. it also asserts the HW_RDY bit (until this bit is written with a 0). set, no writes to GMBUS registers will cause the contents to exception of this bit which can be written.				
30	Softwa	are Ready						
				andshake bit used in conjunction with HW_RDY bit.				
	Value			Description				
	0b 1b	De-Asser SW Asser		the assertion event for HW_RDY bit by software, results in de-assertion of HW_RDY bit				
29	Ib SW Assert When asserted by software, results in de-assertion of HW_RDY bit Enable Timeout (ENT) Enables timeout for slave response. When this bit is enabled and the slave device response has exceeded the timeout period, the GMBU Slave Stall Timeout Error interrupt bit is set.							
		/alue	Name	Description				
	0b		Disable	Disable timeout counter				
	1b	1	Enable	Enable timeout counter				
28	Reser	ved						
27:28	GMBU	s ycle Selec JS cycle wil e data phas	always consist of a	a START followed by Slave Address, followed by an optional read				



			GMBUS	l i i i i i i i i i i i i i i i i i i i
a ii	and th The G The M This c n a da Note t	e INDEX and then a F MBUS cycle will term VAIT state is exited by an only cause a STO ata phase, or it is in a	RESTART with a Slave inate either with a STO / generating a STOP or P to be generated if a G WAIT phase	followed by a Slave Address a WRITE indication Address and an optional read data phase. P or by entering a wait state. by starting another GMBUS cycle. MBUS cycle is generated, the GMBUS is currently 27 = STOP generated, 26 = INDEX used, 25 =
-	Value			Description
-		No cycle	No GMBUS cycle is gei	
	001b	No Index, No Stop, Wait		ated without an INDEX, with no STOP, and ends
	010b	Reserved	Reserved	
-				ated with an INDEX, with no STOP, and ends with a
1	100b	Gen Stop	Generates a STOP if cu current byte if active	irrently in a WAIT or after the completion of the
1	101b	No Index, Stop	GMBUS cycle is genera	ated without an INDEX and with a STOP
-		Reserved	Reserved	
1	111b	Index, Stop	GMBUS cycle is genera	ated with an INDEX and with a STOP
15:8 8			this field during GMBUS	
i	ndex i It only	used for the WRITE p has an effect if the e		used for the generated bus write transaction or the AD pair.
7:0 S E E t	ndex (It only Do nd Slave Bits 7: Bus C For us the two This is Bit 0 = this bit A read and a A 1 in A 0 in 000000	X) This field specifies used for the WRITE p has an effect if the e of change this field dur Address And Direct 1 = 7-bit GMBUS Slav ycle Select field, this f se with 10-bit slave ac o MSBs of the 10-bit a s followed by the first = Slave Direction Bit: 1 determines if the ope d operation with the ir read. dicates that a Read fr dicates that a Write to Value 001b	the 8-bits of index to be ortion of the WRITE/RE nable Index bit is set. ring a GMBUS transacti ion ve Address (SADDR): W field specifies the value ddress devices, set this address) and the slave of data byte being the 8 LS When a GMBUS cycle is eration will be a read or adex enabled will perform the slave device operation the slave device operation the slave device ope	a used for the generated bus write transaction or the AD pair. Dn. When a GMBUS cycle is to be generated using the of the slave address that is to be sent out. value to 11110XXb (where the last two bits (XX) are lirection bit to a write. SBs of the 10-bit slave address. Is to be generated based on the Bus Cycle Select, a write. In a write with just the index followed by a re-start eration is to be performed. tion is to be performed. <u>Description</u> <u>General Call Address</u>
7:0 S E E E	ndex (It only Do no Slave Bits 7: Bus C For us he two This is Bit 0 = chis bit A read and a A 1 in A 0 in 000000 000000	X) This field specifies used for the WRITE p has an effect if the e of change this field dur Address And Direct 1 = 7-bit GMBUS Slav ycle Select field, this f se with 10-bit slave ac o MSBs of the 10-bit a s followed by the first = Slave Direction Bit: 1 determines if the ope d operation with the in read. dicates that a Read findicates that a Write to Value 001b 000b	the 8-bits of index to be ortion of the WRITE/RE nable Index bit is set. ring a GMBUS transacti- ion ve Address (SADDR): W field specifies the value ddress devices, set this address) and the slave of data byte being the 8 LS When a GMBUS cycle is eration will be a read or index enabled will perform the slave device operation the slave device operation the slave device operation Name	a used for the generated bus write transaction or the AD pair. bn. /hen a GMBUS cycle is to be generated using the of the slave address that is to be sent out. value to 11110XXb (where the last two bits (XX) are lirection bit to a write. SBs of the 10-bit slave address. Is to be generated based on the Bus Cycle Select, a write. In a write with just the index followed by a re-start eration is to be performed. tion is to be performed. Description General Call Address Start Bye
7:0 S E E E E	ndex (It only Do nd Slave Bits 7: Bus C For us the two This is Bit 0 = this bit A read and a A 1 in A 0 in 000000	X) This field specifies used for the WRITE p has an effect if the e of change this field dur Address And Direct 1 = 7-bit GMBUS Slav ycle Select field, this f se with 10-bit slave ac o MSBs of the 10-bit a s followed by the first = Slave Direction Bit: 1 c determines if the ope d operation with the ir read. dicates that a Read findicates that a Write to Value 001b 000b 01Xb	the 8-bits of index to be ortion of the WRITE/RE nable Index bit is set. ring a GMBUS transacti ion ve Address (SADDR): W field specifies the value ddress devices, set this address) and the slave of data byte being the 8 LS When a GMBUS cycle is eration will be a read or adex enabled will perform the slave device operation the slave device operation the slave device operation of the slave device operation of the slave device operation Start	a used for the generated bus write transaction or the AD pair. Dn. When a GMBUS cycle is to be generated using the of the slave address that is to be sent out. value to 11110XXb (where the last two bits (XX) are lirection bit to a write. SBs of the 10-bit slave address. Is to be generated based on the Bus Cycle Select, a write. In a write with just the index followed by a re-start eration is to be performed. tion is to be performed. <u>Description</u> <u>General Call Address</u>



2.2.6 GMBUS2—GMBUS Status

					GMBUS2			
Registe	er Spa	ace:			MMIO: 0/2/0			
Ū	·							
Default	Valu	e:			0x0000800			
Access		•••			R/W Protect			
					32			
Size (in		•						
Address	s:				C5108h-C510Bh			
Name:					GMBUS2 Status			
ShortNa		-			GMBUS2			
DWord					Description			
r F		Rese						
	15	own u This I softwa	are wish Isage of bit has r	the GMBUS controller, to effect on the hardwa	GMBUS resource can poll this bit until it reads a zero and will then re, and is only used as semaphore among various independent v to synchronize their use of this resource that may need to use			
		Writir	ng a one	e to this bit is software's	indication that the software use of this resource is now terminated			
		Value		able for other clients.	Description			
0b GMBUS is Acquired Read operation that contains a zero in this bit position indicates the engine is now acquired and the subsequent reads of this register this bit set.			that contains a zero in this bit position indicates that the GMBUS					
		1b	GMBU		that contains a one for this bit indicates that the GMBUS is			
			Use	-	ed to someone else and "In use".			
					te of a 1 to this bit indicates that the software has relinquished the ce and will reset the value of this bit to a 0.			
	14	Hardy	ardware Wait Phase					
		Acces			RO			
				PHASE) Once in a WAI	T_PHASE, the software can now choose to generate a STOP			
) cycle followed by another GMBUS transaction on the GMBUS.			
			Name	1	Description			
		0b	No Wait	The GMBUS engine is	not in a wait phase.			
		1b	Wait	Set when GMBUS eng				
				Wait phase is entered selected not to termina	at the end of the current transaction when that transaction is ate with a STOP.			
	13	Slave	Stall T	imeout Error	it Error			
		Acces	ss:		RO			
				ates that a slave stall tin e Enable Timeout (EN				
		Valu		Name	Description			
		0b	No	Slave Timeout	No slave timeout has occurred			
		1b	Slav	ve Timeout	A slave acknowledge timeout has occurred			
	12	GMB	US Inter	rrupt Status				
		Acces	ss:		RO			



			GMBUS2				
		1 1	that an event that causes a GMBUS interrupt has occurred.				
	Value		Description				
	0b		The conditions that could cause a GMBUS interrupt have not occurred or this bit ha been cleared by software assertion of the SW_CLR_INT bit.				
	1b		GMBUS interrupt event occurred. This interrupt must have been one of the types				
	10		enabled in the GMBUS4 register				
11	Hardy	ware Ready					
	Acces		RO				
	with th	he next step	provides a method of detecting when the current software client routine can procee in a sequence of GMBUS operations.				
			nake bit is used in conjunction with the SW_RDY bit.				
			asserted by the GMBUS controller, it results in the de-assertion of the SW_RDY bit				
			to normal operation when the SW_CLR_INT bit is written to a 0.				
	Value	-	Description				
	0b	Ready 0	Condition required for assertion has not occurred or when this bit is a one and SW_RDY bit has been asserted				
			During a GMBUS read transaction, after the each read of the data register				
			During a GMBUS write transaction, after each write of the data register				
			SW_CLR_INT bit has been cleared				
	1b	Ready 1	This bit is asserted under the following conditions:				
		[Default]	After a reset or when the transaction is aborted by the setting of the SW_CLR_I				
		bit					
			When an active GMBUS cycle has terminated with a STOP When during a GME				
			write transaction, the data register needs and can accept another four bytes of da				
			During a GMBUS read transaction, this bit is asserted when the data register ha				
			four bytes of new data or the read transaction DATA phase is complete and the or				
			register contains the last few bytes of the read data				
10		Indicator	D O				
	Acces	ss:	RO				
	Value	-	Description				
	0b	No bus error	No bus error has been detected or SW_CLR_INT has been written as a zero sinc the last bus error				
	1b	No Ack	Set by hardware if any expected device acknowledge is not received from the slav				
			within the timeout				
9	GMB	US Active					
	Acces		RO				
			tus bit that indicates whether the GMBUS controller is in an IDLE state or not.				
		Name	Description				
	0b		GMBUS controller is currently IDLE				
	1b		indicates that the bus is in START, ADDRESS, INDEX, DATA, WAIT, or STOP se. Set when GMBUS hardware is not IDLE.				
	Current Byte Count						
3:0	Curre	Access: RO					
8:0		SS:	Can be used to determine the number of bytes currently transmitted/received by the GMBUS controlle				
8:0	Acces Can b	e used to d	etermine the number of bytes currently transmitted/received by the GMBUS contro				
8:0	Acces Can b hardw	e used to d /are.					
8:0	Acces Can b hardw Set to	e used to d /are.	e start of a GMBUS transaction data transfer and incremented after the completion				



GMBUS2

the data that has been accepted from the data register.

2.2.7 GMBUS3—GMBUS Data Buffer

	GMBU	JS3
Register Space:		MMIO: 0/2/0
Default Value:		0x0000000
Access:		R/W Protect
Size (in bits):		32
Double Buffer Update Point:		Start of next Vblank
Double Buffer Armed By:		HW_RDY
Address:	C510Ch-C510F	h
Name:	GMBUS3 Data I	Buffer
ShortName:	GMBUS3	
read. For GMBUS write operations with GMBUS cycle is initiated. For byte counts that are greater th HW_RDY status bit is set indicatin For GMBUS read operations, soft set of valid read data before readir	t 7 is the 8th bit sent or rea a non-zero byte count, thi nan four bytes, this registe g that the register is now r ware should wait until the ng this register.	ad, all the way through bit 31 being the 32nd bit sent or s register should be written with the data before the r will be written with subsequent data only after the eady for additional data. HW_RDY bit indicates that the register contains the next
DWord	Bit	Description Data Byte 3
1)		Data Byte 3
		Data Byte 1
	7:0	Data Byte 0



2.2.8 GMBUS4—GMBUS Interrupt Mask

		•	GMBUS4		
Register Sp	ace:		MMIO: 0/2/0		
Project:					
Default Value:			0x0000000		
Access:			R/W		
Size (in bits)			32		
	•				
Address:		C5110h-C5			
Name:			Interrupt Mask		
ShortName:		GMBUS4			
DWord Bit	.		Description		
1 ¹	Reserved nterrupt Mask				
	This field specifies which GMBUS interrupts events may contribute to the setting of GMBUS interrupt status bit in second level interrupt status register. For gmbus writes, the HW Ready (HWRDY) interrupt indicates that software can write the next DWORD. It does NOT mean that the transfer of data to the slave device has completed. The IDLE or HW wait interrupt may be used to detect the end of writing data to the slave device. The HWRDY interrupt may be used for gmbus write cycles only to detect when to write the next DWORD after the first two DWORDs have been written to GMBUS3. For gmbus reads, the HWRDY interrupt indicates the arrival of the next dword. Value Name 0XXXXb GMBUS Slave stall TO Disable GMBUS Slave stall timeout interrupt				
	1XXXXbGMBUS Slave Enable X0XXXbGMBUS NAK [able GMBUS Slave stall timeout interrupt		
	X1XXXbGMBUS NAK E		sable GMBUS NAK interrupt nable GMBUS NAK interrupt		
	XX0XXbGMBUS Idle D		sable GMBUS Idle interrupt		
	XX1XXbGMBUS Idle E		nable GMBUS Idle interrupt		
	XXX0XbHW Wait Disab	le Dis	sable Hardware wait (GMBUS cycle without a stop has ompleted) Interrupt		
	XXX1XbHW Wait Enab	со	hable Hardware wait (GMBUS cycle without a stop has ompleted) Interrupt		
	XXXX0bHW Ready Dis		sable Hardware ready (Data has been transferred) interrupt		
	XXXX1bHW Ready Ena	able En	nable Hardware ready (Data has been transferred) interrupt		



2.2.9 GMBUS5—GMBUS 2 Byte Index

1		GMBUS5	
Register Space: MMIO: 0/2/0			
Project:			
Default Va	alue:	0x0000000	
Access:		R/W	
Size (in bi	its):	32	
Address: C5120h-C5123h		C5120h-C5123h	
Name:		GMBUS5 2 Byte Index	
ShortNam	ne:	GMBUS5	
	ter pro	vides a method for the software indicate to the GMBUS controller the 2 byte device index.	
DWord	Bit	Description	
0 3		2 Byte Index Enable	
		When this bit is asserted (1), then bits 15:0 are used as the index.	
	Bits 15:8 are used in the first byte which is the most significant index bits.		
	The slave index in the GMBUS1<15:8> are ignored.		
. L	Bits 7:0 are used in the second byte which is the least significant index bits.		
3	30:16	Reserved	
1	15:0	2 Byte Slave Index	
		This is the 2 byte index used in all GMBUS accesses when bit 31 is asserted (1).	

2.3 Display Clock Control

Pixel Data Rate	Dot Clock	Dual Channel?	External Clock	Data Clock Rate	Multiplier
	100-200MHz	NO	100-200MHz	1.0-2.0GHz	4x
	100-200MHz	NO	100-200MHz	1.0-2.0GHz	2x
	100-225MHz	NO	100-225MHz	1.0-2.25GHz	1x
LVDS	25-112MHz	NO	25-112MHz	175-784MHz	1x
25-112MHz					
LVDS	80-224MHz	YES	80-224MHz	280-784MHz	1x
80-224MHz					

Display Modes	Display Clock Frequency Range (MHz)
CRT DAC	25-350
HDMI/DVI	25-225
	(pixel rate can differ from clock frequency)
	100-225
	(pixel rate can differ from clock frequency)
LVDS (Single Channel)	25-112



Display Modes	Display Clock Frequency Range (MHz)		
LVDS (Dual Channel)	80-224		
	100-200		
DisplayPort	162, 270		
	(pixel rate can differ from clock frequency)		

The PLL frequency selection must be done such that the internal VCO frequency is within its limits.

The PLL Frequency is based on the selected register and the following formula.

 $DotClk_Frequency = (ReferenceFrequency * (5* (M1+2)+(M2+2)) / (N+2))/ (P1* P2)$

Reference Frequency: 120 MHz for CRT, HDMI, LVDS, 100MHz for the FDI.

ltem	Units	Range	Notes
Dot Clock	Frequency	20-350	MHz (Combining ALL modes)
VCO	Frequency	1760-3510	MHz
N – Counter	Value	3-8	
M – Counter	Value	79-127	M=5*(M1+2)+(M2+2)
M1 and M2		M1 > M2	
M1	Value	12-22	
M2	Value	5-9	
P-Div	Value	5-80	
P-Div	Value	28-112	Combined P1 and P2 for LVDS mode
P1-Div	Value	1-8	All modes

Note: For HDMI 12bpc usage model, the PCH display pixel clock should be programmed at 1.5x the effective pixel clock of the CPU display. This needs to be taken into account when setting the post divisors.

2.3.1 DPLL_CTL—DPLL Control

	DPLL_CTL
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x04800080
Access:	R/W Protect
Size (in bits):	32
Double Buffer Update Point:	Transcoder vertical blank, except as stated
Address:	C6014h-C6017h
Name:	DPLLA Control
ShortName:	DPLL_CTL_A
Address:	C6018h-C601Bh
Name:	DPLLB Control



			DPI	L_CTL			
ShortName	e:		DPL	L_CTL_B			
Write Prote	ct by Pane	I Power Sequer	cer when panel is	connected	o this transcoder.		
DWord Bit	t	•	•	Descrip			
0 31							
	Access:				R/W		
			sable the PLL VC	D. Disabling	the PLL will cause the display pixel clock to stop.		
	Value Name				Description		
	0b	Disable	DPLL is disable				
	1b	Enable	DPLL is enable	d and operat	ional		
30		igh Speed IO c	lock En				
			ad IO Clask Disa		Description		
			ed IO Clock Disa		e set in HDMI/DVI and DisplayPort modes).		
. –			EU IO CIUCK ETIAL	neu (musi be			
29:2	28 Reserve	a			407		
	Format:				MBZ		
27:2	-	ode Select					
			various supported	Display Mod			
	Value	-	lame	Decembra	Description		
	00b	Reserved	of out 1	Reserved	C/UDMI/Display/Datt made		
	01b 10b	Non-LVDS [D LVDS	erauitj	1	C/HDMI/DisplayPort mode.		
	10b 11b	Reserved		DPLL in LV Reserved			
. —				Reserved			
25:2		P2 Clock Divi	de		Description		
	Value 00b	Name Div 14 or 10	Divide by 14 for S	ingle Chann	Description		
	000	DIV 14 0I 10	Divide by 14 for S		er EVDS.		
					modes with Dot Clock <= 225MHz.		
	01b	Div 7 or 5	Divide by 7 for Du				
					I modes with Dot Clock > 225MHz.		
	Others	Reserved	Reserved				
23.1	6 FP0 P1	Post Divisor					
20.1	-		e the write of m, r	n and p value	es into the PLL when the PLL is disabled.		
			0 is in use (or vic				
	Writes t	o this register ta	ike effect immedia	itely.			
		Value		Name	Description		
	000000		1		Divide by one		
	0000001		2		Divide by two		
	0000010		3		Divide by three		
	0000100		4		Divide by four		
	0001000		5		Divide by five		
	0010000		6		Divide by six		
	0100000		8 [Default]		Divide by seven Divide by eight		
	Others		Reserved		Reserved		
15:1	(Not Dou driven. The sta	ndard reference	he PLL reference clock is used for		elected based on the display device that is being using the analog port CRT DAC or LCD panels		
	or for the	e integrated LVI	5.				



			DPLL_0	CTL			
	Value	Name		De	scription		
	000b DREFCLK DREFCLK (default is 120 MHz) for DAC/HDMI/DVI/DisplayPort.						
	001b Super SSC 120MHz super-spread clock						
	011b	SSC	Spread spectrum input clo	ock (120MHz	z default) for LVDS/DisplayPort.		
	Others	Reserved	Reserved				
12	Reserv	ed					
11:9	This fiel In orde PLL pro	r to keep the grammed to a	the data multiplier for HDM clock rate to a more narrow a multiple of the display mo	range of ra	tes, the multiplier is set and the Displa		
	The va	lue is = multip	blication factor - 1				
	0.001		Value	4.27	Name		
	000b			1X			
	001b			2X			
	010b 3X 011b 4X						
	Restriction : The DPLL must be enabled and stable before setting these bits. These bits must be programmed after DPLL_SEL is programmed.						
8	Reserved						
•	Format:				MBZ		
7:0	Writes t Writing	to FP1 when to this registe	alize the write of m, n and p FP0 is in use (or vice vers r take effect immediately.	a) is also all			
	000000	Value	Name	•	Description		
	000000		1		Divide by one		
	000000		2		Divide by two		
	000001		3		Divide by three		
	000010		4 r		Divide by four		
	000100		5		Divide by five		
	001000		6		Divide by six		
	010000		7 8 [Default]		Divide by seven		
		()()b	X II Octavilti		I IV/Ido by ordet		
	100000 Others	000	Reserved		Divide by eight Reserved		



2.3.2 DPLL_FP0—DPLL Divisor 0

	DPLL_FP0								
Regis	ter Spa	ace:		MMIO: (0/2/0				
Projec	ct:								
Defau		e:		0x0000	0000				
Acces		0.		R/W Pro					
Size (i				32	51001				
		er Update Poi	at.		oder vertical b	lank			
+		er opdate Poli	n.						
Addre				C6040h-C6043h					
Name	-			DPLLA Divisor 0					
Short	Name:			DPLL_FP0_A					
Addre	SS:			C6048h-C604Bh					
Name	:			DPLLB Divisor 0					
Short	Name:			DPLL_FP0_B					
		t by Panel Pov	wer Sequencer wh	en panel is connected to the		r.			
DWord		Reserved		Description	1				
0	31:20	Format:			MBZ				
r,	27	-	loubler clock ena	ıble	11102				
	Γ.				nen the VCO	clock to the doubler is disabled,			
				ower and its output clock is					
		Value 0b	Name Disable D	Description sables clock of frequency doubler					
				nables clock of frequency					
ų –	26.24	Reserved							
	20.20	Format:			MBZ				
r¦	24:22	CB Tuning			•				
	These bits are used for CB tuning the Display PLL Analog core on PCH. These bits are required to improve the jitter performance and VCO headroom of the Display PLL across Process, Voltage and Temperature variations. The CB tune should be turned on when the M/N ratio is less than a certain value given in the table below. The bits should be programmed to 0x011 to turn the complete CB c on.								
		DAC	blay Mode	If M/N Ratio is less than 21.00	011				
		HDMI		21.00	011				
			20mhz input clock		011				
			20mhz input clock		011				
		· · · · · · · · · · · · · · · · · · ·	00mhz input clock	<u></u>	011				
		LVDS 2ch (1 Example 1	00mhz input clock)25.00	011				
		In DAC mod				bove. Hence the CB tune bits			



		DF	PLL_FP0						
	Example 2								
	In DAC mode, for pixel clock = 31.5MHz, N=4; M=84; P=80; Therefore M/N ratio = 21 which equal to the value of M/N ration mentioned in the table above. Hence								
		[24:22] need to be prog							
	Value Name Description								
	000b 011b	Off 100%	CB Tune Off CB Tune 100% On						
15.14	The register values of	The register value is programmed two less than the actual divisor.							
15.1-	Format: MBZ								
13:8	FP0 M1 Divisor M-Divisor value calculated for the desired output frequency. The register value is programmed to two less than the actual divisor.								
7:6	Reserved								
	Format:		MBZ						
5:0		calculated for the desire	d output frequency. ess than the actual divisor.						

2.3.3 DPLL_FP1—DPLL Divisor 1

DPLL_FP1							
Register Space	:	MMIO: 0/2/0					
Project:							
Default Value:		0x0000000					
Access:		R/W Protect					
Size (in bits):		32					
Double Buffer L	Ipdate Point:	Transcoder vertical blank					
Address: C6044h-C6047h							
Name:	Name: DPLLA Divisor 1						
ShortName:		DPLL_FP1_A					
Address:		C604Ch-C604Fh					
Name:		DPLLB Divisor 1					
ShortName:		DPLL_FP1_B					
	Write Protect by Panel Power Sequencer when panel is connected to this transcoder.						
DWord Bit		Description					
0 31:25							
	Format:	MBZ					



	DPLL_FP1								
	24:22	CB Tuning See FP0 CB_Tuning description							
		Value	Name	Description					
		000b	Off	CB Tune Off					
		011b	100%	CB Tune 100% On					
	21:16		P1 N Divisor I-Divisor value calculated for the desired output frequency. The register value is programmed two less than the actual divisor.						
1	15:14	Reserved							
		Format:		MBZ					
	13:8	FP1 M1 Divisor M-Divisor value calculated for the desired output frequency. The register value is programmed to two less than the actual divisor.							
	7:6	Reserved							
		Format:		MBZ					
	5:0	FP1 M2 Divisor M-Divisor value calculated for the desired output frequency. The register value is programmed two less than the actual divisor.							

2.3.4 DREF_CTL — Display Reference Clock Control


	DREF_CTL								
Registe	er Spa	ce:		MMIO: 0/2/0					
Project	t:								
Defaul	t Value	e:		0x0000000					
Access	s:			R/W					
Size (ir	n bits):			32					
Addres	ss:			C6200h-C6203h					
Name:				Display Reference Clock Control					
ShortN	lame:			DREF_CTL					
DWord	DWord Bit Des			Description					
0		Reser							
		Forma	at:	MBZ					
	14:13	120M	Hz CPU soui	ce output en					
		Value	Name	Description					
		00b	Disabled	Source output to CPU disabled					
		01b	Reserved	Rerserved					
		10b	Downspread	-0.5% SSC downspread source output to CPU enabled. Both the 120MHz SSC					
				source (bits 12:11) and the SSC1 modulator (bit1) must be enabled prior to					
		enabling this output							
		11b Non-spread Non-spread source output to CPU enabled. The 120MHz non-SSC source (bit 1							
				must be enabled prior to enabling this output					
	12.11	120M	Hz SSC sour	ce en					
				2 120MHz SSC source used as a reference for DisplayPort or CPU					
	_								



b R b R DMHz nou s field en Value b b b b DMHz suj	Nam Disabled CK505 Integrated Reserved perspread so ables the 120 Disabled Reserved Disabled Reserved Enabled	Integrated Reserved MHz non-S e S C C In R urce en	d for CK505 buff d source enable	display Description source enabled. e enabled or display		
b E b R DMHz nor s field en Value b b b DMHz sup s field en Value b b b b b b b b b b b b b b b b b b b	nabled eserved nspread sour ables the 120 Disabled CK505 Integrated Reserved perspread so ables the 120 Disabled Reserved Enabled	Integrated Reserved MHz non-S e S C In In R urce en MHz super	d source enable SSC source for o Source disabled K505 buffered source eserved	display Description source enabled. e enabled		
b R DMHz nor s field en Value b b b b DMHz sur s field en Value b b b b b b b b	eserved nspread sour ables the 120 Nam Disabled CK505 Integrated Reserved perspread so ables the 120 Ni Disabled Reserved Enabled	Reserved rce en MHz non-S e S C In R urce en MHz super	SSC source for a source disabled K505 buffered source tegrated source	display Description source enabled. e enabled or display		
DMHz nor s field en Value b b b b b DMHz sup s field en Value b b b b b	nspread sour ables the 120 Disabled CK505 Integrated Reserved perspread so ables the 120 Disabled Reserved Enabled	rce en MHz non-S e S C C In R urce en MHz super	SSC source for o cource disabled CK505 buffered source tegrated source	Description source enabled. e enabled or display		
s field en Value b b b b b b DMHz sup s field en Value b b b b b b	ables the 120 Nam Disabled CK505 Integrated Reserved Disabled Reserved Enabled	MHz non-S e S C In In wrce en MHz super	Cource disabled CK505 buffered source Ategrated source Reserved	Description source enabled. e enabled or display		
s field en Value b b b b b b DMHz sup s field en Value b b b b b b	ables the 120 Nam Disabled CK505 Integrated Reserved Disabled Reserved Enabled	MHz non-S e S C In In wrce en MHz super	Cource disabled CK505 buffered source Ategrated source Reserved	Description source enabled. e enabled or display		
b b b b b b DMHz su field en Value b b b b b b b b b b	Disabled CK505 Integrated Reserved perspread so ables the 120 Disabled Reserved Enabled	S C In R urce en MHz super	K505 buffered s ntegrated source Reserved	source enabled. e enabled or display		
b b D OMHz su s field en Value b b b b b	CK505 Integrated Reserved perspread so ables the 120 Ni Disabled Reserved Enabled	C In R urce en MHz super	K505 buffered s ntegrated source Reserved	e enabled		
b b DMHz sup s field en Value b b b b b b	Integrated Reserved perspread so ables the 120 Ni Disabled Reserved Enabled	In R urce en MHz super	ntegrated source Reserved	e enabled		
b DMHz sup s field en Value b b b b b	Reserved perspread so ables the 120 Disabled Reserved Enabled	R urce en MHz super	Reserved	or display		
DMHz sup s field en Value b b b b b	perspread so ables the 120 Ni Disabled Reserved Enabled	urce en MHz super				
s field en Value b b b b b	ables the 120 N Disabled Reserved Enabled	MHz super	r-SSC source fo			
Value b b b b	Disabled Reserved Enabled		r-SSC source fo			
b b b b	Disabled Reserved Enabled	ame		Dependentieur		
b b b	Reserved Enabled		Source disat	Description		
b b	Enabled			Died		
b				ource enabled		
•	Reserved		Reserved	ource enabled		
CA Shrow			Reserved			
1b Centerspread Center vs downspread: this bit sets center spread on the SSC4 modulator used fo						
	I his referenc	e is sharec	d with SATA. If i	t is used for SATA it must not be used for I		
served				107		
rmat:				MBZ		
120MHz SSC1 modulation en This bit enables the -0.5% modulator used for the 120MHz SSC source used for the CPU DisplayPor or as the -0.5% input to the DPLL in the PCH. It must be set 0uS or more after the 120MHz SSC output is enabled (this bit and bits 12:11 can be						
L's using	this clock as		ust be enabled	1uS or more after this bit is enabled to ens		
		Na	me	Description		
	Disa	bled		SSC1 disabled		
	Enat	bled		SSC1 enabled		
	Cente striction : served rmat: DMHz SS s bit enat as the -0.3 must be s tten to en L's using ble input. Valu	Striction : This reference served rmat: DMHz SSC1 modulatic s bit enables the -0.5% as the -0.5% input to th nust be set 0uS or mor tten to enable at the sa L's using this clock as ble input. Value Disa Enat	superspread. Centerspread Center vs down superspread. striction : This reference is shared served rmat: DMHz SSC1 modulation en s bit enables the -0.5% modulato as the -0.5% input to the DPLL in must be set 0uS or more after the tten to enable at the same time). L's using this clock as an input m ble input.	superspread. Centerspread Center vs downspread: this bit superspread. Programm striction : This reference is shared with SATA. If is served rmat: DMHz SSC1 modulation en s bit enables the -0.5% modulator used for the 12 as the -0.5% input to the DPLL in the PCH. nust be set 0uS or more after the 120MHz SSC of the to enable at the same time). L's using this clock as an input must be enabled ble input. Value Name Disabled Enabled		



DREF_CTL								
	Value	Name	Description					
	0b	Disabled	SSC4 disabled					
	1b	Enabled	SSC4 enabled					





2.3.5 RAWCLK_FREQ—Rawclk Frequency

	RAWCLK_FREQ							
Register	Space	: MMIO: 0/2/0						
Project:								
Default Value:		0x0000000						
Access:		R/W						
Size (in bits):		32						
Address: C6204h-		C6204h-C6207h						
Name:		Rawclk Frequency						
ShortName: RAV		RAWCLK_FREQ						
DWord	Bit	Description						
0	31:10	Reserved						
1	9:0 Rawclk frequency							
		Program this field to match the rawclk frequency of 125 MHz. This is used to generate a divided down clock for miscellaneous timers in display.						

2.3.6 SSC4_PARMS – SSC4 Parameters

SSC4_PARMS							
Register Space:	MMIO: 0/2/0						
Project:							
Default Value:	0x01204860						
Access:	R/W						
Size (in bits):	32						
Address: C6210h-C6213h							
Name: SSC4 Parameters							
ShortName: SSC4_PARMS	ShortName: SSC4_PARMS						
Notes:							
This register must not be changed after bit 0 of reg	ster DREF_CTL is set.						
• Default values of this register are meaningless.							

- 0% spread option for SSC4 should be configured by clearing bit 0 of DREF_CTL to disable SSC4 module. In this case, registers SSC4PARMS and SSC4AuxPARMS settings have no effect and are don't care to the hardware. Bits 8:7 of DREF_CTL still need to be configured to enable the divisor DIV4, i.e. the source of the clock.
- This register needs to be configured by the display driver for desired spread percentages. Recommended settings for 0.5% down spread and 0.5%, 1.0%, 1.5%, 2.0%, and 2.5% center spread are listed in the following look-up table. Recommended settings for half-step clock bending usage is also listed.

Register fields	Half-step clock bend	0.5% down spread	0.5% center spread	1.0% center spread	1.5% center spread	2.0% center spread	2.5% center spread
6/5/4Ni_1NjRpt	00b	01b	01b	01b	01b	01b	01b
, [29:28]							
3Ni_1NjRpt,	000b	010b	010b	010b	010b	010b	010b



				SSC4_I	PARMS							
[26:24]	1											
2Ni1Nj [22:20]	jRpt,	000b	111b	111b	111b	111b	111b	111b				
1Ni1Nj [18:10]		0_000_0000 b	0_0010_1001 b	0_0010_1001 b	0_0000_0010 b	0_0000_1010 b	0_0000_0010 b	0_0000_1010 b				
MxPhs [9:3]	sStp,	000_000b	000_0101b	000_0010b	000_0101b		000_0101b	000_0100b				
PhsInc [2:0]	val,	I, 000b 000b 000b 001b 001b 010										
DWor					Description							
d	Bit	Reserved			Description							
0	0	Format:				MBZ						
·¦	20.2	SSC4 6 5 4Ni 1N	i Repeat Cour	nt.		MDZ		,				
	29.2 8	Select the number	or of repeats for	r the portion of				thin a dithering				
		pattern of a step.		Repeat Count fo	or more informa							
		Value Name										
		00b 1 times										
	27	Reserved										
		Format:				MBZ						
	26:2	SSC4 3Ni 1Nj Repeat Count										
	4	Default Value: 001b 2 times										
		Select the number of repeats for the portion of 3 clocks of Ni and 1 clock of Nj within a dithering pattern of a step. See 1Ni_1Nj Repeat Count for more information. Value is zero based.										
r¦	23	Reserved										
	20	Format:		MBZ								
ı <mark>l</mark>	00.0	SSC4 2Ni 1Nj Repeat Count										
	22:2	Default Value:			0106	3 times						
	0	Default Value: 010b 3 times Select the number of repeats for the portion of 2 clocks of Ni and 1 clock of Nj within a dithering pattern of										
		a step. See 1Ni_1Nj Repeat Count for more information. Value is zero based.										
	19	Reserved										
		Format:				MBZ						
'i	18.1	SSC4 1Ni 1Nj Re	epeat Count									
	0	Default Value:		0000)10010b 19 tim	es						
		Select the number of repeats for the portion of 1 clock of Ni and 1 clock of Nj within a dithering pattern of a step. Together, 1Ni_1Nj Repeat Count, 2Ni_1Nj Repeat Count, 3Ni_1Nj Repeat Count, and 6/5/4Ni_1Nj										
		Repeat Count tur										
		fields are to be tu the modulated pe			llated period. F	or center sprea	ad, the target is	one quarter of				
	9:3	SSC4 Max Phase	e Step	I								
		Default Value:			001100b 13 ste							
		Select the numbe Step field and Ph										
1	2:0	SSC4 Phase Inc	rement Value									
	-	Ť.										



SSC4_PARMS							
Select the granularity of each phase step. Together, Max Phase Step field and Phase Increment Value field control the magnitude of the spread. Value is zero based.							
Value Name							
000b	1 PI change per step						

2.3.7 DPLL_SEL— DPLL Select

	DPLL_SEL							
Register Space	e:		MMIO: 0/2/0					
Project:								
Default Value: 0x0000000								
Access: R/W								
Size (in bits):				32				
Address:				7000h-C7003h				
Name:				PLL Select				
ShortName:				PLL_SEL				
	-	otected by pa	anel power sequ	uencing when the panel is connected to the transcoder				
associated with DWord	h that bit.			Description				
0	31:12	Reserved						
r <mark>i</mark>	11	Transcode	r C DPLL Enab	le				
		Value	Name	Description				
		0b	Disable	Disable DPLL to this transcoder				
		1b	Enable	Enable DPLL to this transcoder				
1	10:9	Reserved						
Ĩ	8	Transcoder C DPLL Select						
		Value	Name	Description				
		0b		Select DPLLA for this transcoder				
		1b	1b DPLLB Select DPLLB for this transcoder					
	7	Transcoder B DPLL Enable						
		Value	Name	Description				
		0b	Disable	Disable DPLL to this transcoder				
		1b	1b Enable Enable DPLL to this transcoder					
1	6:5	Reserved	leserved					
	4	Transcode	r B DPLL Selec	t .				
		Value	Name	Description				
		0b		Select DPLLA for this transcoder				
		1b	DPLLB	Select DPLLB for this transcoder				
	3	Transcode	r A DPLL Enab	le				
		Value	Name	Description				
		0b	Disable	Disable DPLL to this transcoder				
		1b	Enable	Enable DPLL to this transcoder				
	2:1	Reserved						



DPLL_SEL									
0	0 Transcoder A DPLL Select								
	Value Name Description								
	0b	DPLLA	Select DPLLA for this transcoder						
	1b	DPLLB	Select DPLLB for this transcoder						

2.4 Panel Power Sequencing

2.4.1 PP_STATUS—Panel Power Status

]				PP_STATUS					
Register Space: MMIO: 0/2/0									
Project	:								
Default	Valu	e:		0x0800000					
Access	:			RO					
Size (in	n bits)	:		32					
Addres	s:			C7200h-C7203h					
Name:				Panel Power Status					
ShortN	ame:			PP_STATUS					
DWord	Bit			Description					
0	31	Panel	I Powe	er On Status					
				ves the current panel power status					
			Name						
		0b	Off	Indicates that the panel power down sequencing has completed.					
				A power cycle delay may be currently active.					
		1b	On	It is safe and allowed to program timing, port, and DPLL registers.					
		Indicates that the panel is currently powered up or is currently in the power down sequence and it is unsafe to change the timing, port, and DPLL registers for the pipe or							
				transcoder that is assigned to the panel output. Register write protect is active and writes					
				to protected registers will be ignored unless the write protect key value is set in the panel					
				sequencing control register.					
	30	Requ	ire Ass	set Status					
		This b	oit indic	cates the status of programming of the DPLL and the selected port.					
				cycle will not be allowed unless this status indicates that the required assets are					
				and ready for use or the PP_CONTROL Write Protect Key is programmed to 0xABCD.					
				ng conditions determine that the assets are ready:					
				LL is enabled and frequency locked.					
2) Port selected in PP_ON_DELAYS Panel control port select is enabled or is DisplayPort A. Value Name Description									
	Name Description								
Ob Not Ready All required assets are not properly programmed 1b Ready All required assets are ready for the driving of a panel									
			I Ve						
				Programming Nation					
		Think	ait ah ar	Programming Notes					
		This bit should be ignored when using DisplayPort A.							



PP_STATUS							
29:28	Bowe	r Sequence I	Progress				
	Value	Name		Description			
	00b	None	Indicates that th	ne panel is not in a power sequence			
	01b	Power Up	Indicates that th	ne panel is in a power up sequence (may include power cycle delay)			
	10b	Power Down	Indicates that th	ne panel is in a power down sequence			
	11b	Reserved	Reserved				
27	Power	Cycle Delay	Active				
	Power	cycle delays	occur after a pa	anel power down sequence or after a hardware reset.			
	On re	set, a power	cycle delay will	occur using the default value for the timing.			
	Valu	Ie	Name	Description			
	0b	Not Activ	е	A power cycle delay is not currently active			
1b Active [Default] A power cycle delay (T4) is currently active							
26:4	Reser	ved					

2.4.2 PP_CONTROL—Panel Power Control

PP_CONTROL									
Register Space: MMIO: 0/2/0									
Project:									
Default Value:	0x0000000								
Access:	R/W								
Size (in bits):	32								
Address:	C7204h-C7207h								
Name:	Panel Power Control								
ShortName:	PP_CONTROL								
 will be inactive. List of write protected registers: LVDS Port Control (entire register) DisplayPort Control (port enable and port to transcoder select bits) Panel power on sequencing delays Panel power off sequencing delays Panel power cycle delay and Reference Divisor DPLL Control DPLL Divisors HTOTAL—Horizontal Total Register HBLANK—Horizontal Blank Register HSYNC—Horizontal Sync Register 									
- VTOTAL—Vertical Total Register - VBLANK—Vertical Blank Register									
- VSYNC—Vertical Sync Register DWord Bit	Description								
	Description								



					PP_CO	NTROL			
0	31:16	Write	Protec	t Key					
		This field in normal operation should be kept at the default value of 0000h. This field can be							
	programmed with the key value "ABCD" to uncoditionally disable write protect. Value Name								
			Name						
		0000h			nable Write Protect [D	efault]			
		ABCD	h		isable Write Protect				
		Others	5	E	nable Write Protect				
					Pro	gramming Notes			
						grammed to 0xABCD when using panel power sequencing 30 Panel Control port select is set to 01b DisplayPort A).			
	15.4	Reser							
	-	-		verride fo					
•	3	-	-		-	addad Diaplay Part panal as ALIX transportions can accur			
					anel power sequence.	edded DisplayPort panel so AUX transactions can occur			
						to be asserted before accessing AUX port on the receiver.			
			Name			Description			
			Not		DD controlled by Pane	Power Sequence state machine			
			Force		DD controlled by I and				
			Force	Force p	anel VDD on to allow A	AUX transaction. Panel power sequence flow should be			
		10				this bit when it is desired to enable the embedded			
					Port main link.				
					Pro	gramming Notes			
		Restri	ction : \	When sof		m '1' to '0' (disable VDD override) it must ensure that T4			
					net before setting this b				
'i i	2		ight Er						
	2		-		es the panel backlight	when hardware is in the correct panel power sequence			
						ed in PP_ON_DELAYS Panel_control_port_select.			
		olulo c	Value		Name	Description			
		0b				Backlight disabled			
		1b				Backlight enabled			
			Deve						
	1			on Rese					
					es the panel to power d	wer down sequence begins automatically.			
					during a reset event, th				
		Value		lame	luning a reset event, th	Description			
		0b		ot Run	Do not run nanel now	er down sequence when reset is detected			
		1b	Run			n sequence when system is reset			
				_					
	0			Target					
					•	an be written at any time and takes effect at the			
completion of any current power cycle.						D			
		Value				Description			
		0b			l power state target is				
						power on sequence, a power off sequence is started as			
						ower on state. This may include a power cycle delay.			
				-		e is no change of the power state or sequencing done.			
		1b	On		I power state target is				
		L		ii the par	iel is in either the off st	ate or a power off sequence, and all pre-conditions are			



PP_CONTROL								
met, a power on sequence is started as soon as the panel reaches the power off state. This may include a power cycle delay. If the panel is currently on, there is no change of the power state or sequencing done.								

2.4.3 **PP_ON_DELAYS—Panel Power On Sequencing Delays**

				PP_ON_DELAYS					
Registe	er Spa	ace:		MMIO: 0/2/0					
Project:									
Default Value: 0x00000000 Access: R/W Protect									
Size (in	,	:		32					
Addres	s:		C7208h-C72	20Bh					
Name:			Panel Power	r On Sequencing Delays					
ShortN	ame:		PP_ON_DE	LAYS					
		by Panel F	Power Sequencer						
DWord		<u> </u>		Description					
0	31:30	These bits the panel p	power.	rt the embedded panel is connected. This is used for automatic control of d, the power sequence will not allow a panel power up.					
		Value	Name	Description					
		00b	LVDS	Panel is connected to the LVDS port					
		01b	DisplayPort A	Panel is connected to the DisplayPort A					
		10b	DisplayPort C	Panel is connected to the DisplayPort C					
		11b	DisplayPort D	Panel is connected to the DisplayPort D					
				Programming Notes					
				bits 31:16 Write_Protect_Key must be programmed to 0xABCD when					
	00	Reserved	el power sequencin						
	29								
	28:16			power sequencing delay during panel power up. us timer.					
		LVDS: Th	is provides the time	e delay for the T1+T2 time sequence.					
	DisplayPort: Software programs this field with the time delay for the eDP T3 time value; the time from the source enabling panel power to when the sink HPD and AUX channel are ready.								
	15:13	Reserved							
	12:0	Power on Programn	to backlight on to backlight enable nable value of pane unit used is the 100	l power sequencing delay during panel power up.					



PP_ON_DELAYS

LVDS: This provides the time delay for the T5 time sequence.

DisplayPort: Software programs this field with a value of 1b to get the minimum delay from hardware. Software controls the source valid video data output and backlight enable after this delay has been met. Hardware will not allow the backlight to enable until after this delay and the power up delay (eDP T3) have passed.

2.4.4 **PP_OFF_DELAYS—Panel Power Off Sequencing Delays**

	PP_OFF_DELAYS								
Register	Spa	ce: MMIO: 0/2/0							
Project:									
Default V	/alue	ox0000000							
Access:		R/W Protect							
Size (in b	oits):	32							
Address:	:	C720Ch-C720Fh							
Name:		Panel Power Off Sequencing Delays							
ShortNar	me:	PP_OFF_DELAYS							
		by Panel Power Sequencer							
DWord I		Description							
	-	Reserved Power Down delay							
		rogrammable value of panel power sequencing delay during power up. The time unit used is the 100us timer. LVDS: This provides the time delay for the T3 time sequence. DisplayPort: Software programs this field with the time delay for the eDP T10 time value; the time from							
		source ending valid video data to source disabling panel power. Software controls the source valid video data output, so this together with T9 is only used as a step towards the final power down delay.							
15	5:13	Reserved							
12	 2:0 Backlight off to power down Power backlight off to power down delay. The time unit used is the 100us timer. LVDS: Programmable value of panel power sequencing delay during power down. This provides the time delay for the Tx time sequence. DisplayPort: Software programs this field with the time delay for the eDP T9 time value; the time from backlight disable to source ending valid video data. Software controls the backlight disable and source valid video data output, so this together with T10 is only used as a step towards the final power down delay.								



2.4.5 **PP_DIVISOR—Panel Power Cycle Delay and Reference Divisor**

ļ		PP_DIVISOR						
Register	Space:	MMIO: 0/2/0						
Project:								
Default \	alue:	0x00186904						
Access:		R/W Protect						
Size (in I	its):	32						
Address	C7210h-C7	213h						
Name:	Panel Pow	er Cycle Delay and Reference Divisor						
ShortNa								
DWord E	it	Description						
03	8 Reference divider							
	Default Value:	001869h 125MHz						
	•	alue of the divider used for the creation of the panel timer reference clock.						
	The value of zero shou							
	(100 * Ref clock frequer	vide by N, the actual value to be programmed is $(N/2)$ -1. The value should be						
		Cy III IVI 127 2) - 1.						
	Reference Clock Frequence	ency Value of Field						
	125MHz 1869h							
7	5 Reserved							
4) Power Cycle Delay							
	Default Value:	4h 300 mS						
		time panel must remain in a powered down state after powering down. equence is attempted during this delay, the power on sequence will commence elay is complete.						
	The time unit used is th	e 100 ms timer.						
		e programmed to a "+1" value. For instance to achieve 400 ms, program a value						
	Writing a value of 0 sel	ects no delay or is used to abort the delay if it is active.						
	For devices coming out of reset, the timer will be set to the default value and the count down will							
after the de-assertion of reset. Even if the panel is not enabled, the count happens after reset.								
LVDS: This corresponds to the T4 of the SPWG specification.								
	power disable to power	des the time delay for the eDP T12 time value; the shortest time from panel enable. If a panel power on sequence is attempted during this delay, the power mmence until the delay is complete.						



2.5 Backlight Control

2.5.1 SBLC_BLM_CTL1—South BLM PWM Control 1

SBLC_PWM_CTL1								
Register Spa	MIO: 0/2/0							
Project:								
Default Value	e:				0>	(0000000		
Access:					R	W		
Size (in bits):					32	2		
Address:			(C8250h-C8253h	<u>ו</u>			
Name:		South BLM Control 1						
ShortName:		SBLC_PWM_CTL1						
DWord	Bit				Descr	iption		
0	31	PWM PCH Enab	le					
		This bit enables t	he PV	/M counter logi	c in the F			
		Value	Name			Description		
		0b	Disable		PCH PWM disabled			
		1b	Enabl	е	PCH PWM enabled			
	29	Backlight Polari	tv					
		This field controls	-	olarity of the PV	VM signa	al.		
		Value		Name	-	Description		
		0b		High		Active High		
		1b				Active Low		
	28:0	Reserved						



2.5.2 SBLC_BLM_CTL2—South BLM PWM Control 2

SBLC_PWM_CTL2			
Register Space	Register Space: MMIO: 0/2/0		
Project:			
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	C8254h-C8257h		
Name:	South BLM Control 2		
ShortName:	SBLC_PWM_CTL2		
DWord Bit	Description		
The back T us T 15:0 B The Se T CC T A A A T the T	acklight Modulation Frequency his field determines the number of time base events in total for a complete cycle of modulated acklight control. 'his field is normally set once during initialization based on the frequency of the clock that is being sed and the desired PWM frequency. 'his value represents the period of the PWM stream in PCH display raw clocks multiplied by 128. acklight Duty Cycle Override his value overrides the CPU control of PWM duty cycle when the PWM PCH Override Enable bit is		



3. South Display Engine Transcoder and Port Controls

3.1 Transcoder Timing

3.1.1 HTOTAL—Horizontal Total

HTOTAL			
Register Space:	er Space: MMIO: 0/2/0		
Project:			
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	E0000h-E0003h		
Name:	Transcoder A Horizontal Total		
ShortName:	TRANS_HTOTAL_A		
Address:	E1000h-E1003h		
Name:	Transcoder B Horizontal Total		
ShortName:	TRANS_HTOTAL_B		
Address:	E2000h-E2003h		
Name:	Transcoder C Horizontal Total		
ShortName:	TRANS_HTOTAL_C		
	ower Sequencer when panel is connected to this transcoder.		
DWord Bit 0 31:29Reserved	Description		
Format:	MBZ		
This should	Total ecifies Horizontal Total size. be equal to the sum of the horizontal active and the horizontal blank sizes. programmed to the number of pixels desired minus one. Programming Notes		
the LVDS p	Restriction : The number of pixels (before the minus one) needs to be a multiple of two when driving the LVDS port in two channel mode. This register must always be programmed to the same value as the Horizontal Blank End.		
15:12 Reserved	15:12 Reserved		
Format:	Format: MBZ		
This field sp The first ho	11:0 Horizontal Active This field specifies Horizontal Active Display size. The first horizontal active display pixel is considered pixel number 0. This field is programmed to the number of pixels desired minus one. Programming Notes		



	HTOTAL	
•	Restriction : The number of pixels (before the minus one) needs to be a multiple of two when driving the LVDS port in two channel mode.	
_	The minimum horizontal active display size is 64 pixels. This register must always be programmed to the same value as the Horizontal Blank Start.	

3.1.2 HBLANK—Horizontal Blank

HBLANK			
Register Space:	egister Space: MMIO: 0/2/0		
Project:			
Default Value:		0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:	E0004h-E0007h		
Name:	Transcoder A Horizontal Blank		
ShortName:	TRANS_HBLANK_A		
Address:	E1004h-E1007h		
Name:	Transcoder B Horizontal Blank		
ShortName:	TRANS_HBLANK_B		
Address:	E2004h-E2007h		
Name:	Transcoder C Horizontal Blank		
ShortName:	TRANS_HBLANK_C		
Write Protect by Panel Power Se			
DWord Bit	Descrip	otion	
0 31:29 Reserved 28:16 Horizontal Blank E			
		tive to the horizontal active display start.	
	Programmi		
Restriction : The nu		ank needs to be a multiple of two when driving	
the LVDS port in tw	the LVDS port in two channel mode.		
	The minimum horizontal blank size is 32 pixels		
This register must a	This register must always be programmed to the same value as the Horizontal Total.		
15:13 Reserved	15:13Reserved		
12:0 Horizontal Blank S			
This field specifies t		relative to the horizontal active display start.	
	Programming Notes		
Restriction : This re	Restriction : This register must always be programmed to the same value as the Horizontal Active.		



3.1.3 HSYNC—Horizontal Sync

HSYNC			
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	E0008h-E000Bh		
Name:	Transcoder A Horizontal Sync		
ShortName:	TRANS_HSYNC_A		
Address:	E1008h-E100Bh		
Name:	Transcoder B Horizontal Sync		
ShortName:	TRANS_HSYNC_B		
Address:	E2008h-E200Bh		
Name:	Transcoder C Horizontal Sync		
ShortName:	TRANS_HSYNC_C		
	uencer when panel is connected to this transcoder.		
DWord Bit	Description		
0 31:29 Reserved Format:	MBZ		
28:16 Horizontal Sync End This field specifies the Horizontal Sync End position relative to the horizontal active display start. It is programmed with HorizontalActive+FrontPorch+Sync-1. Programming Notes Restriction : The number of pixels within horizontal sync needs to be a multiple of two when driving the LVDS port in two channel mode. This value must be greater than the horizontal sync start and less than Horizontal Total.			
Restriction : HDMI ar HBLANK Start.	Restriction : HDMI and DVI with audio are not supported when HSYNC Start is programmed equal to		
15:13 Reserved			
Format:	MBZ		
	e Horizontal Sync Start position relative to the horizontal active display start. h HorizontalActive+FrontPorch-1.		
driving the LVDS por	Programming Notes Restriction : The number of pixels from active to horizontal sync needs to be a multiple of two when driving the LVDS port in two channel mode. This value must be greater than Horizontal Active.		



3.1.4 VTOTAL—Vertical Total

VTOTAL			
Register Space: MMIO: 0/2/0			
Project:	Project:		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	E000Ch-E000Fh		
Name:	Transcoder A Vertical Total		
ShortName:	TRANS_VTOTAL_A		
Address:	E100Ch-E100Fh		
Name:	Transcoder B Vertical Total		
ShortName:	TRANS_VTOTAL_B		
Address:	E200Ch-E200Fh		
Name:	Transcoder C Vertical Total		
ShortName:	TRANS_VTOTAL_C		
	Sequencer when panel is connected to this transcoder.		
DWord Bit 0 31:29	Description		
This should be e For progressive of For interlaced dis The vertical cour For interlaced dis Both even and or			
15:12 Reserved	15:12 Reserved		
The first vertical This field is prog For interlaced dis Restriction : Whe lines.	This field specifies Vertical Active Display size. The first vertical active display line is considered pixel number 0. This field is programmed to the number of lines desired minus one. For interlaced display, hardware uses this value to calculate the vertical active in each field. Programming Notes Restriction : When using the internal panel fitting logic, the minimum vertical active area must be severed.		



3.1.5 VBLANK—Vertical Blank

VBLANK			
Register Space:	.: MM	11O: 0/2/0	
Project:			
Default Value:	0x0	0000000	
Access:	R/M	V	
Size (in bits):	32		
Address:	E0010h-E0013h		
Name:	Transcoder A Vertical Blank		
ShortName:	TRANS_VBLANK_A		
Address:	E1010h-E1013h		
Name:	Transcoder B Vertical Blank		
ShortName:	TRANS_VBLANK_B		
Address:	E2010h-E2013h		
Name:	Transcoder C Vertical Blank		
ShortName:	TRANS_VBLANK_C		
	Panel Power Sequencer when panel is connected to the		
DWord Bit	eserved Description	1	
· · · · · · · · · · · · · · · · · · ·	ertical Blank End		
Tr	This field specifies Vertical Blank End position relative to the vertical active display start. For interlaced display, hardware uses this value to calculate the vertical blank end in each field.		
	Programming Notes Restriction : This register must always be programmed to the same value as the Vertical Total. The minimum vertical blank size is 5 lines.		
15:13 R e	3 Reserved		
Tr	Vertical Blank Start This field specifies the Vertical Blank Start position relative to the vertical active display start. For interlaced display, hardware uses this value to calculate the vertical blank start in each field. Programming Notes Restriction : This register must always be programmed to the same value as the Vertical Active		



3.1.6 VSYNC—Vertical Sync

VSYNC		
Register Space	ce: MMIO: 0/2/0	
Project:		
Default Value	:: 0x0000000	
Access:	R/W	
Size (in bits):	32	
Address:	E0014h-E0017h	
Name:	Transcoder A Vertical Sync	
ShortName:	TRANS_VSYNC_A	
Address:	E1014h-E1017h	
Name:	Transcoder B Vertical Sync	
ShortName:	TRANS_VSYNC_B	
Address:	E2014h-E2017h	
Name:	Transcoder C Vertical Sync	
ShortName:	TRANS_VSYNC_C	
	by Panel Power Sequencer when panel is connected to this transcoder.	
DWord Bit 0 31:29	Description Reserved	
28:16	28:16 Vertical Sync End This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1. For interlaced display, hardware uses this value to calculate the vertical sync start in each field. Programming Notes Restriction : This value must be greater than the vertical sync start and less than Vertical Total. 15:13 Reserved	
	12:0 Vertical Sync Start This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1. For interlaced display, hardware uses this value to calculate the vertical sync end in each field. Programming Notes Restriction : This value must be greater than Vertical Active.	



3.1.7 VSYNCSHIFT— Vertical Sync Shift

VSYNCSHIFT			
Register Space:		MMIO: 0/2/0	
Project:			
Default Value:		0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:	E0028h-E002Bh		
Name:	Transcoder A Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_A		
Address:	E1028h-E102Bh		
Name:	Transcoder B Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_B		
Address:	E2028h-E202Bh		
Name:	Transcoder C Vertical Sync Shift		
ShortName:	TRANS_VSYNCSHIFT_C		
	equencer when panel is connected		
DWord Bit 0 31:13	Descrip	otion	
0 31:13 Reserved 12:0 Second Field VSy	vnc Shift		
This value specifie terms of the absolu	This value specifies the vertical sync alignment for the start of the interlaced second field, expressed in terms of the absolute pixel number relative to the horizontal active display start. This value will only be used if the transcoder is in an interlaced mode.		
Typically, the interlaced second field vertical sync should start one pixel after the point halfway between successive horizontal syncs, so the value of this register should be programmed to: horizontal sync start - floor[horizontal total / 2] (use the actual horizontal sync start and horizontal total values and not the minus one values programmed into the registers)		this register should be programmed to:	
This vertical sync shift only occurs during the interlaced second field. In all other cases the vertical sync start position is aligned with horizontal sync start.			

3.2 Transcoder M/N Values

These values are used for DisplayPort.

When switching between two refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. For dynamic refresh rate control, M1/N1 values are the primary values and are used for the normal M/N value setting, and M2/N2 values are the secondary values and are used for the lower power M/N value setting. Selection of M1/N1 or M2/N2 is indicated via MSA from the CPU display.



Example calculation of TU, Data M, and Data N: (See DisplayPort specification for exact calculation) For modes that divide into the link frequency evenly,

Active/TU = Payload/Capacity = Data M/N = dot clock * bytes per pixel / ls_clk * number of lanes Default value to program TU size is "111111" for TU size of 64.

Calculation of Link M and Link N:

Link M/N = dot clock / ls_clk

Restriction on clocks and number of lanes:

Number of lanes >= INT(dot clock * bytes per pixel / ls_clk)

Pcdclk * number of lanes >= dot clock * bytes per pixel

Please note that in the DisplayPort specification, dot clock is referred to as strm_clk.

3.2.1 DATAM— Data M Value

	DATAM	
Register Space:		MMIO: 0/2/0
Project:		
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Double Buffer Update Point:		Start of vertical blank
Double Buffer Armed By:		Writing the LINKN
Address:	E0030h-E0033h	
Name:	Transcoder A Data M value 1	
ShortName:	TRANS_DATAM1_A	
Address:	E0038h-E003Bh	
Name:	Transcoder A Data M value 2	
ShortName:	TRANS_DATAM2_A	
Address:	E1030h-E1033h	
Name:	Transcoder B Data M value 1	
ShortName:	TRANS_DATAM1_B	
Address:	E1038h-E103Bh	
Name:	Transcoder B Data M value 2	
ShortName:	TRANS_DATAM2_B	
Address:	E2030h-E2033h	
Name:	Transcoder C Data M value 1	
ShortName:	TRANS_DATAM1_C	
Address:	E2038h-E203Bh	
Name:	Transcoder C Data M value 2	



	DATAM				
ShortName:		TRANS_DATAM2_C			
DWord	Bit	Description			
0	31	Reserved			
		Format:	MBZ		
1	30:25	TU Size			
		This field is the size of the transfer unit, minus one.			
1	24 Reserved				
	Format: MBZ				
	23:0 Data M value				
	L	This field is the m value for internal use of the DDA.			

3.2.2 DATAN— Data N Value

	DATAN	
Register Space:		MMIO: 0/2/0
Project:		
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Double Buffer Update Point:		Start of vertical blank
Double Buffer Armed By:		Writing the LINKN
Address:	E0034h-E0037h	
Name:	Transcoder A Data N value 1	
ShortName:	TRANS_DATAN1_A	
Address:	E003Ch-E003Fh	
Name:	Transcoder A Data N value 2	
ShortName:	TRANS_DATAN2_A	
Address:	E1034h-E1037h	
Name:	Transcoder B Data N value 1	
ShortName:	TRANS_DATAN1_B	
Address:	E103Ch-E103Fh	
Name:	Transcoder B Data N value 2	
ShortName:	TRANS_DATAN2_B	
Address:	E2034h-E2037h	
Name:	Transcoder C Data N value 1	
ShortName:	TRANS_DATAN1_C	
Address:	E203Ch-E203Fh	
Name:	Transcoder C Data N value 2	
ShortName:	TRANS_DATAN2_C	



	DWord	Bit	Description					
0		31:24	Reserved					
			Format:	MBZ				
1		23:0	Data N value					
		-	nis field is the n value for internal use of the DDA.					

3.2.3 LINKM— Link M Value

	LINKM			
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update P	ate Point: Start of vertical blank			
Double Buffer Armed By	/: Writing the LINKN			
Address:	E0040h-E0043h			
Name:	Transcoder A Link M value 1			
ShortName:	TRANS_LINKM1_A			
Address:	E0048h-E004Bh			
Name:	Transcoder A Link M value 2			
ShortName:	TRANS_LINKM2_A			
Address:	E1040h-E1043h			
Name:	Transcoder B Link M value 1			
ShortName:	TRANS_LINKM1_B			
Address:				
Name:	Transcoder B Link M value 2			
ShortName:	TRANS_LINKM2_B			
Address:	E2040h-E2043h			
Name:	Transcoder C Link M value 1			
ShortName:	TRANS_LINKM1_C			
Address:	E2048h-E204Bh			
Name:	Transcoder C Link M value 2			
ShortName:	TRANS_LINKM2_C			
DWord Bit	Description			
0 31:24 Reserv				
23:0 Link M				
20.0	Id is the m value for external transmission in the Main Stream Attributes.			



3.2.4 LINKN— Link N Value

	LINKN
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Double Buffer Upd	ate Point: Start of vertical blank
Address:	E0044h-E0047h
Name:	Transcoder A Link N value 1
ShortName:	TRANS_LINKN1_A
Address:	E004Ch-E004Fh
Name:	Transcoder A Link N value 2
ShortName:	TRANS_LINKN2_A
Address:	E1044h-E1047h
Name:	Transcoder B Link N value 1
ShortName:	TRANS_LINKN1_B
Address:	E104Ch-E104Fh
Name:	Transcoder B Link N value 2
ShortName:	TRANS_LINKN2_B
Address:	E2044h-E2047h
Name:	Transcoder C Link N value 1
ShortName:	TRANS_LINKN1_C
Address:	E204Ch-E204Fh
Name:	Transcoder C Link N value 2
ShortName:	TRANS_LINKN2_C
	er arm M/N registers for this transcoder.
DWord Bit 0 31:24 Res	Description erved
	mat: MBZ
20.0	c N value field is the n value for external transmission in the Main Stream Attributes and VB-ID.



3.3 Transcoder Video DIP

3.3.1 VIDEO_DIP_CTL—Video DIP Control

	VIDEO_DIP_CTL
Register Spa	ace: MMIO: 0/2/0
Project:	
Default Value	e: 0x00200900
Access:	R/W
Size (in bits)	: 32
Address:	E0200h-E0203h
Name:	Transcoder A Video Data Island Packet Control
ShortName:	VIDEO_DIP_CTL_A
Address:	E1200h-E1203h
Name:	Transcoder B Video Data Island Packet Control
ShortName:	VIDEO_DIP_CTL_B
Address:	E2200h-E2203h
Name:	Transcoder C Video Data Island Packet Control
ShortName:	VIDEO_DIP_CTL_C
	that writes to this register take effect immediately. Therefore, it is critical for software to follow the write
DWord Bit	uences as described in the bit 31 text. Description
	Enable Graphics DIP
	Data Island Packet (DIP) is a mechanism that allows up to 36 bytes to be sent over digital port during VBLANK, according to the HDMI and DisplayPort specifications. This includes header, payload, checksum and ECC information. Each type of DIP can be sent once per vsync, once every other vsync, or once. This data can be transmitted on either transcoder, through any digital port (digital port B, C or D), but not two simultaneously on one transcoder. Please note that the audio subsystem is also capable of sending Data Island Packets. These packets are programmed by the audio driver and can be read by in MMIO space via the audio control state and audio HDMI widget data island registers.
	Wait for 1 VSync to ensure completion of any pending DIP transmissions. Disable the Video_DIP_type_enable and set the Video_DIP_buffer_index for the DIP being written.



		VIDE	D_DIP_CTL
	Set the Video_D		b the desired DWORD to be written.
	write, wrapping		he DIP access address auto-increments with each DWORD hen the max buffer address size has been reached. Please DWORD at a time.
	Enable the DIP	type and transmission	frequency.
	Read sequence:		
		DIP_buffer_index for th	e DIP being read. o the desired DWORD to be read.
			he DIP access address auto-increments with each DWORD hen the max buffer address size has been reached.
	Value	Name	Description
	0b	Disable	Video DIP is disabled
	1b	Enable	Video DIP is enabled
	transierred will res	suit in the DIP being co	ompleted before the function is disabled.
	Shutting off the po is no need to swite	ort on which DIP is bei ch off the DIP enable b	ompleted before the function is disabled. Ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled.
	Shutting off the po is no need to swite Enabling a DIP fu enabled) will resul	ort on which DIP is bei ch off the DIP enable b inction at the same tim t in the DIP being sent	ng transmitted will result in partial transfer of DIP data. There
	Shutting off the po- is no need to switch Enabling a DIP fur enabled) will resul Enabling should of If DIP is enabled at the same point	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP	ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been to on the following frame.
	Shutting off the puis no need to switch Enabling a DIP fuid enabled) will result Enabling should of If DIP is enabled at the same point in HDMI mode, oth behavior. Restriction : When disable DIP.	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert	ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been at on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port to DVI mode. HDMI_CTL HDMI or DVI Select overrides this P port and DIP transmission, first disable the port and then
	Shutting off the puis no need to switch Enabling a DIP fuid enabled) will result Enabling should of If DIP is enabled at the same point in HDMI mode, oth behavior. Restriction : When disable DIP. Workaround : Ena must be set or clear	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert n disabling both the DII	ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been t on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port t o DVI mode. HDMI_CTL HDMI or DVI Select overrides this
30:	Shutting off the puis no need to switch Enabling a DIP fuid enabled) will result Enabling should of If DIP is enabled to at the same point in HDMI mode, off behavior. Restriction : When disable DIP. Workaround : Ena	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert n disabling both the DII	ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been to on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port to DVI mode. HDMI_CTL HDMI or DVI Select overrides this P port and DIP transmission, first disable the port and then t 31) and Data_Island_Packet_type_enable for AVI (bit 23)
30:i 25	Shutting off the puis no need to switch Enabling a DIP fui enabled) will resul Enabling should of If DIP is enabled at the same point in HDMI mode, oth behavior. Restriction : When disable DIP. Workaround : Ena must be set or clear 26 Reserved GCP DIP enable This bit enables th GCP is different fu and therefore a DI	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert n disabling both the DII able_Graphics_DIP (bit ared in the same write the output of the General rom other DIPs in that P buffer for GCP is no	Ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been to on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port to DVI mode. HDMI_CTL HDMI or DVI Select overrides this P port and DIP transmission, first disable the port and then t 31) and Data_Island_Packet_type_enable for AVI (bit 23) if the HDMI port is already enabled.
	Shutting off the puis no need to switch Enabling a DIP fui enabled) will resul Enabling should of If DIP is enabled at the same point in HDMI mode, oth behavior. Restriction : When disable DIP. Workaround : Ena must be set or clear 26 Reserved GCP DIP enable This bit enables th GCP is different fu and therefore a DI	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert n disabling both the DII ible_Graphics_DIP (bit ared in the same write re output of the General rom other DIPs in that	Ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been to on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port to DVI mode. HDMI_CTL HDMI or DVI Select overrides this P port and DIP transmission, first disable the port and then t 31) and Data_Island_Packet_type_enable for AVI (bit 23) if the HDMI port is already enabled.
	Shutting off the puis no need to switch Enabling a DIP fui enabled) will resul Enabling should of If DIP is enabled at the same point in HDMI mode, oth behavior. Restriction : When disable DIP. Workaround : Ena must be set or clea 26 Reserved GCP DIP enable This bit enables th GCP is different fr and therefore a DI Writes to this bit to	ort on which DIP is bei ch off the DIP enable b inction at the same tim it in the DIP being sent only be done after the l but DIP types are all d in the stream that DIP herwise it would revert in disabling both the DII able_Graphics_DIP (bit ared in the same write rom other DIPs in that P buffer for GCP is no ake effect immediately	Ing transmitted will result in partial transfer of DIP data. There bit if the port transmitting DIP is disabled. The that the DIP would have been sent out (had it already been to on the following frame. buffer contents have been written. isabled, no DIP is sent. However, a single Null DIP will be sent packets would have been sent. This is done to keep the port to DVI mode. HDMI_CTL HDMI or DVI Select overrides this P port and DIP transmission, first disable the port and then t 31) and Data_Island_Packet_type_enable for AVI (bit 23) if the HDMI port is already enabled.



VIDEO_DIP_CTL	VIDE	O _	DIP	CTL
---------------	------	------------	-----	-----

Programming Notes Workaround : Enable this bit before enabling the port when GCP is required, and disable this bit after disabling the port. 24:21 Video DIP type enable These bits enable the output of a given data island packet type. It can be updated while the port is enabled and is immediately updated (not double-buffered). Within 2 vblank periods, the DIP is guaranteed to have been transmitted. Value Name **Description** Enable AVI DIP [Default] 0001b XXX1b Enable AVI DIP Enable AVI Enable Vendor Enable Vendor-specific DIP XX1Xb X1XXb Enable Gamut Enable Gamut Metadata Packet 1XXXb Enable Source Enable Source Product Description DIP **Programming Notes** Workaround : Software must enable VS DIP type (initialized to zero or programmed with valid VS payload) in addition when it is desired to enable AVI + SPD + GMP. AVI enable (bit 23) and Enable Graphics DIP (bit 31) must be set or cleared in the same write if the HDMI port is already enabled. AVI should be updated dynamically (without clearing the enable bit) by waiting for vertical blank and then updating the AVI buffer. 20:19 Video DIP buffer index This field is used during programming of different DIPs. These bits are used as an index to their respective DIP buffers. The transmission frequency must also be written when programming the buffer. Value Name Description 00b AVI AVI DIP (31 bytes of space available) 01b Vendor-specific Vendor-specific DIP 10b Gamut Metadata Packet Gamut Metadata 11b Source Product Source Product Description DIP 18 Reserved 17:16 Video DIP frequency These bits dictate the frequency of Video DIP transmission for the DIP buffer index designated in bits 20:19. When writing Video DIP data, this value is also latched when the first DW of the Video DIP is written. When read, this value reflects the Video DIP transmission frequency for the Video DIP buffer designated in bits 20:19. This field is ignored for Gamut Metadata Packet transmission. Value Name **Description** 00b Send Once Send Once 01b Send Every VSync (Default for AVI) Every VSync 10b Every Other Vsync Send at least every other VSync 11b Reserved Reserved **Programming Notes** Restriction : Always program AVI to "Send Every Vsync" when enabling AVI.



	VIDE	O_DIP_CTL
15:12	2Reserved	
	Format:	MBZ
11:8	Video DIP buffer size	
	Default Value:	1001b 9 dwords
	Access:	RO
	note that this count includes ECC bytes, valid after write of the DIP index.	, which are not writable by software. These bits are immediately
7.4		
7:4	Format:	MBZ

3.3.2 VIDEO_DIP_DATA-Video Data Island Packet Data

	VIDEO_DIP_DATA
	VIDEO_DIF_DATA
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W (DWORD access only, no byte access)
Size (in bits):	32
Address:	E0208h-E020Bh
Name:	Transcoder A Video Data Island Packet Data
ShortName:	VIDEO_DIP_DATA_A
Address:	E1208h-E120Bh
Name:	Transcoder B Video Data Island Packet Data
ShortName:	VIDEO_DIP_DATA_B
Address:	E2208h-E220Bh
Name:	Transcoder C Video Data Island Packet Data
ShortName:	VIDEO_DIP_DATA_C
	Programming Notes
	be full 32 bit DWORDs only. Byte enables are ignored.
DWord Bit	Description
0 31:0 Video DIP D	
	this returns the current value at the location specified in the Video DIP buffer index select IP access address fields.
	s index is incremented after each read or write of this register.
	n be read at any time.



VIDEO_DIP_DATA

Data should be loaded before enabling the transmission through the DIP type enable bit.

Construction of DIP Data:

Dword	Byte3	Byte2	Byte1	Byte0
0	DP : HB3	HB2	HB1	HB0
	HDMI: ECC (RO)			
1	DB3	DB2	DB1	DB0
2	DB7	DB6	DB5	DB4
3	DB11	DB10	DB9	DB8
4	DB15	DB14	DB13	D12
5	DB19	DB18	DB17	DB16
6	DB23	DB22	DB21	DB20
7	DB27	DB26	DB25	DB24
8	ECC byte3 (RO)	ECC byte2 (RO)	ECC byte1 (RO)	ECC byte0 (RO)
9	DP: ECC byte7 (RO)	DP: ECC byte6 (RO)	DP: ECC byte5 (RO)	DP: ECC byte4 (RO)
	HDMI : Reserved	HDMI : Reserved	HDMI : Reserved	HDMI : Reserved
10	DP: ECC byte11 (RO)	DP: ECC byte10 (RO)	DP: ECC byte9 (RO)	DP: ECC byte8 (RO)
	HDMI : Reserved	HDMI : Reserved	HDMI : Reserved	HDMI : Reserved
11	Reserved	Reserved	Reserved	Reserved
12	Reserved	Reserved	Reserved	Reserved
13	Reserved	Reserved	Reserved	Reserved
14	Reserved	Reserved	Reserved	Reserved
15	Reserved	Reserved	Reserved	Reserved

HB = Header Byte

DB = Data Byte

DP = DisplayPort



3.3.3 VIDEO_DIP_GCP-Video Data Island Payload GCP

					VIDEO_DIP_GCP	
Registe	er Sp	ace:			MMIO: 0/2/0	
Project:	:					
Default	Val	ue:			0x0000000	
Access	:			R/W		
Size (in	bits	s):			32	
Address	s:		E	0210h-E0	213h	
Name: Transco			Т	ranscoder	A Video Data Island Payload	
ShortNa	ame	:	V	IDEO_DIF	P_GCP_A	
Address: E1210h-E1			E	1210h-E1	213h	
Name:			т	ranscoder	B Video Data Island Payload	
ShortNa	ame	:	V	IDEO_DIF	P_GCP_B	
Address	s:		E	2210h-E2	213h	
Name:			Т	ranscoder	C Video Data Island Payload	
ShortNa	ame	:	V	IDEO_DIF	P_GCP_C	
DWord					Description	
0 3	31:3	Reser Forma			MBZ	
	2		olor indica	ation		
	_				deep color mode. It may optionally be set for 24-bit mode.	
				he sink att	ached to the transcoder can receive GCP data.	
		<mark>Value</mark> 0b	Name Don't	Don't ind	Description icate color depth. CD and PP bits in GCP set to zero	
			Indicate			
		1b	Indicate		color depth using CD bits in GCP. It will be set depending on programmed th in port control register	
Ì	1		efault pha			
		Indicat	es the vide	o timings r	neet alignment requirements such that the following conditions are met:	
		Htotal	is an even	number		
		Hact	tive is an ev	ven numbe	er	
		Hsyı	nc is an eve	en number		
		Fror	it and back	porches fo	or Hsync are even numbers	
		Vsyr with		tarts on ar	n even-numbered pixel within a line in interlaced modes (starting counting	
		Valu	e Na	ame	Description	
		0b	Clear		Default phase bit in GCP is cleared	
		1b	Require	Met	Default phase bit in GCP is set.	



VIDEO_DIP_GCP

All requirements must be met before setting this bit

3.4 Transcoder DisplayPort Control

3.4.1 TRANS_DP_CTL—Transcoder DisplayPort Control

			TRANS_DP_C	TL
Register Spa	ace:			MMIO: 0/2/0
Project:				
Default Value	e:			0x60000018
Access:				R/W
Size (in bits)	:			32
Double Buffe	er Update Po	oint:		Depends on bit
Address:		E030	00h-E0303h	
Name:		Tran	scoder A DisplayPort Control	
ShortName:			NS_DP_CTL_A	
Address:			00h-E1303h	
Name:			scoder B DisplayPort Control	
ShortName:			NS_DP_CTL_B	
Address:			00h-E2303h	
Name:			scoder C DisplayPort Control	
ShortName:	configuros t		NS_DP_CTL_C	gister must be used in conjunction with the
DisplayPort C			ased DisplayFort logic. This re	
DWord Bit			Descrip	tion
		er DP Output	: Enable s transcoder will output to a Di	anlov Port
	Value	Name		Description
	0b	Disable	Disable the transcoder output	to DisplayPort
	1b	Enable	Enable the transcoder to outp	ut to DisplayPort
			Programmin	g Notes
	Restriction	: Transcoder		et to 11b (None) when writing a 0b to this bit to
· ·			ut to DisplayPort.	
30:29		er DP Port Se		a driven by the Dienley Part output of this
			on takes place on the Vblank a	e driven by the DisplayPort output of this fter being written.
	Value		Name	Description
	00b	Port B		DisplayPort Port B
	01b	Port C		DisplayPort Port C
	10b	Port D		DisplayPort Port D



				RANS_DP_	CIL	
	11b	None [D	efault]		No port selected	
				Programm	ing Notes	
				· · ·	when writing a 0b to	
			Enable to	disable transcod	er output to DisplayPort.	
28:27	Reserve	d			h	
	Format:				MBZ	
25:19	Reserve	d				
	Format:				MBZ	
17:12	Reserve	d				
	Format:				MBZ	
			ame Description			
	000b 8 bpc		•	8 bits per color		
	001b 010b		10 bpc		10 bits per color 6 bits per color	
	010b 011b		6 bpc 12 bpc		12 bits per color	
	Others				Reserved	
8:5	Reserve	d				
0.0	Format:				MBZ	
4:3	Transcoder DP Sync Polarity Indicates the polarity of Hsync and Vsync to be transmitted in MSA on this transcoder DisplayPor output.					
	Value	Nam	e	Description		
	00b	Low			active low (inverted)	
	01b	VS Low, HS Hi			(inverted), HS is active high	
	10b	VS High, HS L	OW	· · · · · · · · · · · · · · · · · · ·	n, HS is active low (inverted)	
	11b	High [Default]		VS and HS are	active high	
2:0	Reserved					
	Format: MBZ					



3.5 Analog Port CRT DAC

3.5.1 DAC_CTL—Analog Port CRT DAC Control

]			DAC_	CTL			
Register Spa	ce:			MMIO:	0/2/0		
Project:	roject:						
-	Default Value: 0x00040000						
Access:			R/W				
	Size (in bits): 32						
Address: E1100h-E1103h							
Name:			alog Port CRT DAC Co	ontrol			
ShortName:		DA	C_CTL				
DWord Bit		•	D	escription			
• • •	Port Enab		es the analog port CR				
			use can block this from	-	nes ouipuis.		
	Value	Name			ription		
	Ob D	Disable Disa	ble the analog port DA	AC and disable	output of syncs		
	1b E	Enable Enal	ole the analog port DA	C and enable	output of syncs		
	Transcod				() () () () () () () () () () () () () (
			oder will feed this DAC	C port.			
			Name		Description		
	00b 01b		coder A coder B		Transcoder A Transcoder B		
	10b		coder C		Transcoder C		
	11b	Reser					
28.26	Reserved						
		Channel State	19				
I I I	Access:	onamici otati			RO		
		are set when a	a CRT hot plug or unp	lug event has l	been detected and indicate which color		
		were attached.	101	0			
			to clear the status.				
		or falling edge	es of these bits are OR	led together to	go to the SDE_ISR CRT hot plug register		
	bit. Value	Name		scription			
	00b	None	No channels attached				
I I P	01b	Blue	Blue channel only is a				
	10b	Green	Green channel only is	Green channel only is attached			
	11b	Both	Both blue and green	h blue and green channel attached			
23	CRT HPD	Enable					
				an interrupt on	the connection or disconnection of a CRT		
t i		log port CRT D	AC.				
	Value	Name Disable	CPT bot plug dot		Description		
	0b 1b	Enable	CRT hot plug det CRT hot plug det				
. F				eellon is endu			
22	CRIHPD	Activation Pe	riod				



	This bit sets t	he activ	vation pe		CRT hot	olug circuit.		
	Value			Name			Description	
	0b 64 rawo					64 rawclk pe		
	1b 128 rawclk					28 rawclk p	Deriods	
21	CRT HPD Warmup Time This bit sets the warmup time for the CRT hot plug circuit.							
				time for the CRT hot plug		CIRCUIT.	Description	
	Value 0b 4m		4ms	lame	Approvim	ately 4ms	Description	
	05 1b		8ms		1	ately 8ms		
					лррголл			
20	CRT HPD Sa				twoon sar	nnling peric	de when the transc	oder is disabled
	This bit determines the le Value		Nai		lween sai	nping penc	Description	
	Ob	2 sec	conds		Approxim	nately 2 sec		
	1b		conds			nately 4 sec		
10.1	8 CRT HPD Vo	ltage \	/alue					
19.10				etermine who	ether the a	analog port	is connected to a C	RT.
	Value			Name		<u> </u>	Description	
	00b	40			40			
	01b	50 [[Default]		50			
	10b	60			60			
	11b	70	70			70 (bit 17 must be = 1)		
17	CRT HPD Re	CRT HPD Reference Voltage						
	Value					[Description	
	0b	325mv		325mv				
	1b	475m	v	475mv (bit	s 19 18 m		1	
	. ~				0 10.10 11	iust de $= 11$)	
16	Force CRT H							tion enable bit
16	Force CRT H Triggers a CF	RT hotp	olug/unpl	ug detection	n cycle ind	ependent c	f the hot plug detec	tion enable bit.
16	Force CRT H Triggers a CF This bit is au	RT hotp	olug/unpl cally clea	ug detection	n cycle ind e detectior	ependent on is completed	f the hot plug detec	
16	Force CRT H Triggers a CF This bit is au	RT hotp tomatic this trig	olug/unpl cally clea	ug detection red after the eflected in th	n cycle ind e detectior	ependent on is completed	f the hot plug detec	
16	Force CRT H Triggers a CF This bit is au The result of	RT hotp tomatic this trig	olug/unpl cally clea	ug detection red after the eflected in th	n cycle ind e detection ne CRT Ho	ependent on is completed	f the hot plug detec ied. ection Status. Softw	
16	Force CRT H Triggers a CF This bit is au The result of after a force C Value Ob	RT hotp tomatic this trig CRT de	olug/unpl cally clea gger is re tect trigg	ug detection ired after the eflected in th ger. Nai er	n cycle ind e detection ne CRT Ho	ependent on is completed	f the hot plug detec ted. ection Status. Softw Desc No Trigger	are must reset s
16	Force CRT H Triggers a CF This bit is au The result of after a force (Value	RT hotp tomatic this trig CRT de	olug/unpl cally clea gger is re etect trigo	ug detection ired after the eflected in th ger. Nai er	n cycle ind e detection ne CRT Ho	ependent on is completed	f the hot plug detec ted. ection Status. Softw Desc	are must reset s
	Force CRT H Triggers a CF This bit is au The result of after a force C Value Ob	RT hotp tomatic this trig CRT de	olug/unpl cally clea gger is re tect trigg	ug detection ired after the eflected in th ger. Nai er	n cycle ind e detection ne CRT Ho	ependent on is completed	f the hot plug detec ted. ection Status. Softw Desc No Trigger	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b	RT hotp tomatic this trig CRT de	lug/unpl cally clea gger is re tect trigg to Trigge force Trig	ug detection ired after the eflected in th ger. Nai er	n cycle ind e detection ne CRT Ho	ependent on is completed	f the hot plug detec ted. ection Status. Softw Desc No Trigger	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force O Value Ob 1b Reserved VSYNC Pola The output V	RT hotp tomatic this tric CRT de F F rity Co SYNC p	Ally clear gger is re etect trigg No Trigge Force Trig ntrol polarity is	ug detection ired after the eflected in th ger. Nat er gger s controlled	a cycle ind e detection ne CRT He me by this bit	ependent c n is complet ot Plug Dete	f the hot plug detec ted. ection Status. Softw Desc No Trigger Force Trigger	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used	RT hotp tomatic this trig CRT de F rity Co SYNC p to imple	Ally clear gger is re etect trigg to Trigge Force Trig ntrol polarity is ement di	ug detection ired after the eflected in th ger. Nat er gger s controlled	a cycle ind e detection ne CRT He me by this bit	ependent c n is complet ot Plug Dete	f the hot plug detec ted. ection Status. Softw Desc No Trigger	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V	RT hotp tomatic this trig CRT de rity Co SYNC p to imple 'SYNC	Ally clear gger is re etect trigg to Trigge Force Trig ntrol polarity is ement di	ug detection red after the eflected in th ger. Nar er gger s controlled splay mode	by this bit	ependent c n is complet ot Plug Dete	f the hot plug detec ted. ection Status. Softw Desc No Trigger Force Trigger	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val	RT hotp tomatic this trig CRT de rity Co SYNC p to imple 'SYNC	Nug/unpl cally clea gger is re etect trigg To Trigge Force Tri- ontrol polarity is ement di signal.	ug detection red after the eflected in th ger. Nar gger s controlled splay mode	by this bit	ependent c n is complet ot Plug Dete	f the hot plug detec ted. ection Status. Softw Desc No Trigger Force Trigger d polarity syncs and Descripti	are must reset s cription
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val 0b	RT hotp tomatic this trig CRT de rity Co SYNC p to imple 'SYNC	Nug/unpl cally clea gger is re etect trigg to Trigge force Tri- polarity is ement di signal.	ug detection red after the eflected in th ger. Nar gger s controlled splay mode Nam	by this bit	ependent o n is complet ot Plug Dete uire invertee Active Lo	f the hot plug detected. ection Status. Softwork Description Force Trigger d polarity syncs and Description	are must reset s
15:5	Force CRT H Triggers a CF This bit is au The result of after a force O Value Ob 1b Reserved VSYNC Pola The output V This is used state of the V Val Ob 1b	RT hotp tomatic this trig CRT de CRT de F rity Co SYNC p to imple SYNC ue	Ally clea gger is re etect trigg Torce Trigge Force Trigge Introl polarity is ement di signal.	ug detection red after the eflected in th ger. Nar gger s controlled splay mode Nam	by this bit	ependent c n is complet ot Plug Dete	f the hot plug detected. ection Status. Softwork Description Force Trigger d polarity syncs and Description	are must reset s cription
	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val 0b 1b HSYNC Pola	RT hotp tomatic this trig CRT de CRT de N Fity Co SYNC p to imple SYNC p to imple SYNC p to imple	Nug/unpl cally clea gger is re etect trigg No Trigge Force Trig polarity is ement di signal.	ug detection red after the eflected in th ger. Nar er gger s controlled splay mode Nam w	by this bit	ependent on is completed of Plug Determined of Plug	f the hot plug detected. ection Status. Softwork Description Force Trigger d polarity syncs and Description	are must reset s cription
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val 0b 1b HSYNC Pola The output H	RT hotp tomatic this trig CRT de CRT de N F rity Co SYNC p to imple SYNC p to imple SYNC p to imple SYNC p	Nug/unpl cally clea gger is re etect trigg Torce Trigge force Trig polarity is ement di signal.	ug detection red after the eflected in th ger. Nar er gger s controlled splay mode Nam w gh	by this bit	ependent c n is complet ot Plug Dete uire inverted Active Lo Active Hig	f the hot plug detec ted. ection Status. Softw Desc No Trigger Force Trigger d polarity syncs and Descripti w	are must reset s cription
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value Ob 1b Reserved VSYNC Pola The output V This is used state of the V Val Ob 1b HSYNC Pola The output H This is used	RT hotp tomatic this trig CRT de CRT de F rity Co SYNC p to imple 'SYNC ue	A Diagonal Anticipation of the second	ug detection red after the eflected in th ger. Nar er gger s controlled splay mode Nam w gh	by this bit	ependent c n is complet ot Plug Dete uire inverted Active Lo Active Hig	f the hot plug detected. ection Status. Softwork Description Force Trigger d polarity syncs and Description	are must reset s cription
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val 0b 1b HSYNC Pola The output H This is used state of the H	RT hotp tomatic this trig CRT de CRT de N F rity Co SYNC to imple SYNC to imple SYNC to imple ISYNC	A Diagonal Anticipation of the second	ug detection red after the eflected in th ger. Nar er gger s controlled splay mode Nam w gh	by this bit e by this bit s that request by this bit	ependent c n is complet ot Plug Dete uire inverted Active Lo Active Hig	f the hot plug detected. ection Status. Softwork Descion Status. Softwork No Trigger Force Trigger d polarity syncs and Description weigh	are must reset s cription to set the disab to set the disab
15:5	Force CRT H Triggers a CF This bit is au The result of after a force (Value 0b 1b Reserved VSYNC Pola The output V This is used state of the V Val 0b 1b HSYNC Pola The output H This is used	RT hotp tomatic this trig CRT de CRT de N F rity Co SYNC to imple SYNC to imple SYNC to imple ISYNC	A Diagonal Anticipation of the second	ug detection red after the eflected in the ger. Nan er gger s controlled splay mode Nam w gh	by this bit e by this bit s that request by this bit	ependent c n is complet ot Plug Dete uire inverted Active Lo Active Hig	f the hot plug detected. ection Status. Softwork Descript Force Trigger d polarity syncs and Descripti w gh	are must reset s cription to set the disation to set the disati



DAC_CTL

2:0 Reserved

3.6 HDMI Port

3.6.1 HDMI_CTL—HDMI Port Control

	HDMI_	CTL					
Register Space:		MMIO: 0/2/0					
Project:							
Default Value:		0x0000018					
Access:		R/W					
Size (in bits):		32					
Double Buffer Update Point:		Depends on bit					
Address:	E1140h-E1143l)					
Name:	HDMI Port B Co	ontrol					
ShortName:	HDMI_CTL_B						
Address:	E1150h-E1153ł						
Name:	HDMI Port C Co	ontrol					
ShortName:	HDMI_CTL_C						
Address:	E1160h-E1163h						
Name:	HDMI Port D Co						
ShortName:	HDMI_CTL_D						
		herefore HDMI/DVI B and DisplayPort B cannot be					
enabled simultaneously. The sa	me applies for ports C and D.						
DWord Bit	De	escription					
Port enable takes	will put it in its lowest power s place on the Vblank after bei	ng written.					
	Y	ster must be enabled to send audio over this port.					
Ob Disab	lame	Description sable and tristates the port interface					
1b Enab		ables the port interface					
	Programming Notes						
Workaround : Dur		cal sync mode turn on Port_Enable during the vertical					
active region.							
30:29 Transcoder Sele							
	s from which display transcod tion takes place on the Vblanł	er the source data will originate.					
Value	Name	Description					
00b	Transcoder A	Transcoder A					



	01b	Transcoder B		Transcoder B
	10b	Transcoder C		Transcoder C
	11b	Reserved		Reserved
28.26	Color Format			
	Color format t Color format of pixel clock set Software show than the pixel of	akes place on the Vblank after change must be done as a part tings. uld enable dithering in the pipe/ color depth of the frame buffer.	being written. of mode set sind	er device connected to this port. ce different color depths require diffe ecting a pixel color depth higher or le
	Value 000b	8 BPC	8 hite no	Description
	000b 011b	12 BPC	8 bits pe 12 bits p	
	Others	Reserved	Reserve	
		Reserved	11030170	u
			gramming Note	bling HDMI with the 12 BPC mode,
		en restore HDMI clock gating.	Color Format ir	a 8 BPC mode, switch Color Format t
	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er	disable location hable = Enable, hable = Enable, hable setting 0xF ad by setting 0xF	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fie F0060 bit 10 = 1. F1060 bit 10 = 1.
24	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g Reserved	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable	disable location hable = Enable, hable = Enable, hable setting 0xF ad by setting 0xF	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fie F0060 bit 10 = 1. F1060 bit 10 = 1.
24 22:19	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g Reserved Reserved	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable	disable location hable = Enable, hable = Enable, hable setting 0xF ad by setting 0xF	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fie F0060 bit 10 = 1. F1060 bit 10 = 1.
24 22:19	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g Reserved	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable	disable location hable = Enable, hable = Enable, hable setting 0xF ad by setting 0xF	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fie F0060 bit 10 = 1. F1060 bit 10 = 1.
24 22:19 17:16 15	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Rey Locked once	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Ena	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1.
24 22:19 17:16 15	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Rey This bit revers	ied that HDMI must be enabled DMI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable versal es the order of the 4 lanes withi	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Ena	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel =0060 bit 10 = 1. =1060 bit 10 = 1. =2060 bit 10 = 1. ==================================
24 22:19 17:16 15	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Rev This bit revers Locked once Value	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable wersal es the order of the 4 lanes withi port is enabled. Updates when Name	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Ena	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1.
24 22:19 17:16 15	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Re This bit revers Locked once Value 0b 1b	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable versal es the order of the 4 lanes withi port is enabled. Updates when Name Not reversed	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Ena	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1. Ied then re-enabled Description Not reversed
24 22:19 17:16 15 14:12	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Revers Locked once Value 0b 1b Reserved	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable versal es the order of the 4 lanes withi port is enabled. Updates when Name Not reversed	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Ena	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1. Ied then re-enabled Description Not reversed
24 22:19 17:16 15 14:12 11:10	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Rev This bit revers Locked once Value 0b 1b Reserved Encoding	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable wersal es the order of the 4 lanes withi port is enabled. Updates when Name Not reversed Reversed	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = En	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1. Ied then re-enabled Description Not reversed
24 22:19 17:16 15 14:12 11:10	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Rev This bit revers Locked once Value 0b 1b Reserved Encoding	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable wersal es the order of the 4 lanes withi port is enabled. Updates when Not reversed Reversed ect among encoding types.	a disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = En	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1. Ied then re-enabled Description Not reversed Reversed
24 22:19 17:16 15 14:12 11:10	0. Driver notif 1. Disable HE 2. Write to HE set as needed 3. Write to HE set as needed 4. Restore HE HDMI clock g HDMI clock g HDMI clock g Reserved Reserved Reserved Port Lane Revers Locked once Value Ob 1b Reserved Encoding These bits seleved	ied that HDMI must be enabled MI clock gating (see clock gate DMI control register with Port Er DMI control register with Port Er DMI clock gating ating for transcoder A is disable ating for transcoder B is disable ating for transcoder C is disable ating for transcoder C is disable wersal es the order of the 4 lanes within port is enabled. Updates when Not reversed Reversed ect among encoding types. e	disable location hable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable, hable = Enable = Enable = Enable, hable = Enable = Enab	ns below) Color Format = 8 BPC, and other fiel Color Format = 12 BPC, and other fiel F0060 bit 10 = 1. F1060 bit 10 = 1. F2060 bit 10 = 1. Ied then re-enabled Description Not reversed Reversed



					_CTL			
9	HDMI or DVI Select							
	This bit selects between HDMI and DVI modes of operation.							
	HDMI mode enables a null packet (32 bytes of a value of 0) to be sent when Vsync=1 on this port,							
	required for HDMI operation. It also enables preambles and guardbands prior to the null packets, in accordance with the HDMI specification.							
	Value Name Divis Specification. Description							
	0b DV		ort will function in D	VI mode if	no DIP packets are enabled and no audio is present.			
		1	ort will function in H					
8	Reserved							
0	Format:	<u> </u>			MBZ			
6	Audio Ou	itnut F	nahle					
0		-	audio to this port.					
				vailable, t	he audio data will be combined with the video data an			
	sent over	this po	ort.					
	The statu	us of th		icate pres	ence of the HDMI output to the audio driver.			
	Value		Name	Description				
				No audio output on this port				
	1b		Enable	Enable audio on this port				
	Inverted BLANK-S For exam	polarit YNC-E	BLANK. Vsync is not invert	SYNC-BL/ ed and Hs	ANK-SYNC and standard polarity is transmitted as ync is inverted, an Hsync period transmitted during V LANK+VS – BLANK+VS+HS.			
	Value		Name	0.110 0	Description			
	00b V	/S Low	, HS Low	VS and HS are active low (inverted)				
	01b V	/S Low	, HS High	VS is active low (inverted), HS is active high				
	10b V	/S Higl	n, HS Low	VS is active high, HS is active low (inverted)				
	11b V	/S Higl	n, HS High [Defaul	t] VS and HS are active high				
	Port Dete	ected						
2	Access: RO							
2	Access:			Read-only bit indicating whether a digital display was detected during initialization.				
2	Read-only							
2	Read-only It signifie	s the l	evel of the GMBUS	port (port	4 for B, port 3 for C, port 5 for D) data line at boot.			
2	Read-only It signifie This bit is	s the l	evel of the GMBUS regardless of whet	port (port	4 for B, port 3 for C, port 5 for D) data line at boot. rt is enabled.			
2	Read-only It signifie This bit is Value	s the loss t	evel of the GMBUS regardless of whet Name	port (port	4 for B, port 3 for C, port 5 for D) data line at boot. rt is enabled. Description			
2	Read-only It signifie This bit is Value 0b	s the last valid	evel of the GMBUS regardless of whet Name Detected	port (port her the po Port not	4 for B, port 3 for C, port 5 for D) data line at boot. rt is enabled. Description detected during initialization			
2	Read-only It signifie This bit is Value	s the last valid	evel of the GMBUS regardless of whet Name	port (port her the po Port not	4 for B, port 3 for C, port 5 for D) data line at boot. rt is enabled. Description			
2	Read-only It signifie This bit is Value 0b	s the liss valid	evel of the GMBUS regardless of whet Name Detected	port (port her the po Port not	4 for B, port 3 for C, port 5 for D) data line at boot. rt is enabled. Description detected during initialization			



3.6.2 HDMI_BUF_CTL—HDMI Buffer Control

	HDMI_BUF_0	CTL
Register Space:		MMIO: 0/2/0
Project:		
Default Value:		0x01773F30
Access:		R/W
Size (in bits):		32
Address:	FC810h-FC813h	
Name:	HDMI Buffer Control Lane 0	
ShortName:	HDMI_BUF_CTL_0	
Address:	FC81Ch-FC81Fh	
Name:	HDMI Buffer Control Lane 1	
ShortName:	HDMI_BUF_CTL_1	
Address:	FC828h-FC82Bh	
Name:	HDMI Buffer Control Lane 2	
ShortName:	HDMI_BUF_CTL_2	
Address:	FC834h-FC837h	
Name:	HDMI Buffer Control Lane 3	
ShortName:	HDMI_BUF_CTL_3	
Address:	FCC00h-FCC03h	
Name:	HDMI Buffer Control Lane 4	
ShortName:	HDMI_BUF_CTL_4	
Address:	FCC0Ch-FCC0Fh	
Name:	HDMI Buffer Control Lane 5	
ShortName:	HDMI_BUF_CTL_5	
Address:	FCC18h-FCC1Bh	
Name:	HDMI Buffer Control Lane 6	
ShortName:	HDMI_BUF_CTL_6	
Address:	FCC24h-FCC27h	
Name:	HDMI Buffer Control Lane 7	
ShortName:	HDMI_BUF_CTL_7	
Address:	FD000h-FD003h	
Name:	HDMI Buffer Control Lane 8	
ShortName:	HDMI_BUF_CTL_8	
Address:	FD00Ch-FD00Fh	
Name:	HDMI Buffer Control Lane 9	
ShortName:	HDMI_BUF_CTL_9	
Address:	FD018h-FD01Bh	
Name:	HDMI Buffer Control Lane 10	



		HDMI	_BUF_CTL				
ShortNa	me:	HDMI_BUF_CTL_	10				
Address	:	FD024h-FD027h	FD024h-FD027h				
Name:		HDMI Buffer Contr	ol Lane 11				
ShortNa	11						
Lanes 0-	3 are us	HDMI_BUF_CTL_11					
Lanes 4	-7 are u	sed by port C.					
Lanes 8-	-11 are	used by port D.					
			Imming Notes				
		es are not the optimal values.	100.0				
		should be programmed prior to enablin					
DWord		Buffer Control Register Settings table for	Description				
0	31:25	Reserved	Description				
Ŭ	51.25	Format: MBZ					
i i	24:17	Driver Swing Control					
	2	This field modulates the output swing while maintaining the pre-emphasis level.					
		Value	Name				
		01100110b	0.90x				
		01110111b	0.95x				
		10001000b	1.00x				
		10011001b	1.05x				
		10101010b	1.10x				
		10111011b	1.15x [Default]				
		11001100b	1.20x				
		11011101b	1.25x				
		11101110b	1.30x				
ļ		11111111b 1.35x					
	16:3	Driver Enable and Pre-Emphasis Co					
		Default Value:	10011111100110b				
		This field sets the Driver Enable/Pre-e	Programming Notes				
		Refer to the HDMI Buffer Control Reg					
		- · · · · · · · · · · · · · · · · · · ·					
	2:0	Reserved	MBZ				
	Ļ	Format:	IVIBZ				

HDMI Buffer Control Register Settings:

Approximate Swing	Approximate Preemp	Register Value	Notes
800mV	4.0dB	0x01773F30	Register default
800mV	0.0dB	0x01986F00	HDMI Active Level Shifter Optimized Setting
800mV	3.0dB	0x01FFFF28	HDMI Cost Reduced Level Shifter Optimized Setting
1000mV	0.0dB	0x01993F00	Alternate HDMI Setting
900mV	0.0dB	0x01987D00	Alternate HDMI Setting
775mV	0.0dB	0x01987300	Alternate HDMI Setting
750mV	0.0dB	0x01986D00	Alternate HDMI Setting
725mV	0.0dB	0x01986B00	Alternate HDMI Setting
700mV	0.0dB	0x01986700	Alternate HDMI Setting
400mV	0.0dB	0x01982000	Level 0 Preemp 0
400mV	3.5dB	0x01981710	Level 0 Preemp 1



Approximate Swing	Approximate Preemp	Register Value	Notes
400mV	6.0dB	0x0198DF48	Level 0 Preemp 2
400mV	9.5dB	0x01DCBF70	Level 0 Preemp 3
600mV	0.0dB	0x01981700	Level 1 Preemp 0
600mV	3.5dB	0x01996F40	Level 1 Preemp 1
600mV	6.0dB	0x01FF3F68	Level 1 Preemp 2
800mV	0.0dB	0x01983D00	Level 2 Preemp 0
800mV	3.5dB	0x01FF3F30	Level 3 Preemp 1
1200mV	0.0dB	0x01FFFF00	Level 4 Preemp 0

3.7 LVDS Port

3.7.1 LVDS_CTL—LVDS Port Control

LVDS_CTL							
Register	Space:	ace: MMIO: 0/2/0					
Project:							
Default V	alue:	e: 0x0000000					
Access:		R/W Protect					
Size (in b	its):			32			
Address:				E1180h-E1183h			
Name:				LVDS Port Control			
ShortNan				LVDS_CTL			
DWord E	ect by Pane	I Power Se	quencer	Description			
0 31		ort Enable					
° °'		sabled the	I VDS port is ina	active and in it's low power state.			
				he way that the PLL for this transcoder is programmed.			
		-	• •				
				play PLL is enabled and the port is power sequenced on using the			
	panel power sequencing logic.						
	Value	Name		Description			
	0b	Disable	The port is disa	bled and all LVDS pairs are powered down.			
	1b	Enable	The port is ena				
			The LVDS disa				
				· · · · · ·			
				Programming Notes			
	Workaro		S clock gating m	ust be disabled (South Display Unit Clock Gating Disable bits #30			
				bot and remained disabled before enabling dual channel LDVS			
	mode.	111 0X62020					
20	30:29LVDS Port Transcoder Select						
50				LVDS is attached to.			
	Value			Description			
	00b	Transco	der A	The port gets data from Transcoder A			
	01b	Transco	der B	The port gets data from Transcoder B			
	10b	Transco	der C	The port gets data from Transcoder C			
	11b	Reserve	d	Reserved			



				Programming	Notes
	Workarou	nd : The tran	scoder select		erved when disabling the port. The transco
				has been disabled.	
28:25	Reserved	·	· · · · ·		
24	Data Forn	nat Select			
- 7			er control bits	it selects the LVDS	data format. Other control bits in this regi
	determine	if two chann		and 18 or 24 bit colo	
	Value		Name		Description
			0, 1x24.0 or 2	x24.0	1x18.0, 2x18.0, 1x24.0 or 2x24.0
		x24.1 or 2x2	4.1		1x24.1 or 2x24.1
23	LE Contro				аны в <i>с</i> а с с с а с с с
					field indicates that we are using the LE in nannel mode, this bit has no effect.
	Value	Name		mabled. In Single Cl	Description
	0b	Send 0	Send 0 on	second channel H	
	1b	Send 1		second channel H	
22	LF Contro	I Fnable	·		
-2			ne second cha	annel control signal	field indicates that we are using the LF in
				~	nel mode, this bit has no effect.
	Value	Name			Description
	0b	Send 0		second channel V	
	1b	Send 1	Send 1 or	second channel V	<u>S</u>
21	VSYNC Po	-			
	This contro				sent over the LVDS connection. Panels m
				ork with either polai	
	require on				
	require one Value		Name		Description
	require on Value 0b	No Inve	Name	No inversion (1=a	Description ctive)
20	require on Value 0b 1b	No Inve Invert	Name		Description ctive)
20	require on Value 0b 1b HSYNC Po	No Inve Invert	Name rt	No inversion (1=a Invert the sense (Description ctive) D=active)
20	require on Value Ob 1b HSYNC Po (LP_Invert	No Inve Invert Dlarity) This contro	Name rt Is the polarity	No inversion (1=a Invert the sense (of the HSYNC indic	Description ctive) D=active) cator that is sent over the LVDS connection
20	require on Value Ob 1b HSYNC Po (LP_Invert	No Inve Invert Darity) This contro y require on	Name rt Is the polarity	No inversion (1=a Invert the sense (Description ctive) D=active) cator that is sent over the LVDS connection
20	require on Value 0b 1b HSYNC Pe (LP_Invert Panels ma	No Inve Invert Darity) This contro y require on	Name Int Is the polarity e or the other Name	No inversion (1=a Invert the sense (of the HSYNC indic	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description
20	require on Value 0b 1b HSYNC Pa (LP_Invert Panels ma Value	No Inve Invert Dlarity) This contro y require on	Name Int Is the polarity e or the other Name	No inversion (1=a Invert the sense (of the HSYNC indic polarity or work with	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive)
20	require on Value 0b 1b HSYNC Po (LP_Invert Panels ma Value 0b	No Inver Invert Dlarity) This contro y require on No Inve	Name Int Is the polarity e or the other Name	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive)
-	require on Value 0b 1b HSYNC Po (LP_Invert Panels ma Value 0b 1b DE Invert This contro	No Invert Invert Darity) This contro y require on No Invert Invert	Name Is the polarity e or the other Name Int ty of the DE in	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection.
-	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value	No Invertional Inv	Name Is the polarity e or the other Name It Is the polarity e or the other Name It It It It It It It It It It	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i ndicator that is sent	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description
-	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob	No Invert	Name Is the polarity e or the other Name Is the DE in me No	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i ndicator that is sent	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active)
-	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value	No Invertional Inv	Name Is the polarity e or the other Name Is the DE in me No	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i ndicator that is sent	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active)
19	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob 1b 7 Second C	No Invertional Inv	Name It Is the polarity e or the other Name It Is the DE in Me No Investor In the Isonalis	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i adicator that is sent inversion of DE (1= ert the sense of DE	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active) (0=active)
19	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob 1b 7 Second C This bit on	No Invert No Invert Darity) This contro y require on No Invert No Invert No Invert No Invert Invert hannel Con ly applies to	Name It Is the polarity e or the other Name It Is the DE in Me No Investor In the Isonalis	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i adicator that is sent inversion of DE (1= ert the sense of DE	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active) (0=active) ion it has no effect in single channel mode
19	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob 1b 7 Second C This bit on Value	No Invert Invert Darity) This contro y require on No Invert Invert No Invert No Invert Invert Invert Annel Con ly applies to Name	Name It Is the polarity of the other Name It Is the polarity of the DE in Investignals The two channe Investignals	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i ndicator that is sent inversion of DE (1= ert the sense of DE	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active) (0=active) ion it has no effect in single channel mode Description
19	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob 1b 7 Second C This bit on Value OOb Se	No Invertional Inv	Name It Is the polarity of the other Name It Is the polarity of the DE in Investignals The two channe Investignals	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i adicator that is sent inversion of DE (1= ert the sense of DE	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active) (0=active) ion it has no effect in single channel mode Description
19	require on Value Ob 1b HSYNC Po (LP_Invert Panels ma Value Ob 1b DE Invert This contro Value Ob 1b 7 Second C This bit on Value 00b Se 01b Re	No Invert Invert Darity) This contro y require on No Invert Invert No Invert No Invert Invert Invert Annel Con ly applies to Name	Name It Is the polarity or the other Name It Is the polarity of the DE in Mame It Is Invested	No inversion (1=a Invert the sense (i of the HSYNC indic polarity or work with No inversion (1=a Invert the sense (i adicator that is sent inversion of DE (1= ert the sense of DE nel modes of operat S, VS on second ch	Description ctive) D=active) cator that is sent over the LVDS connection n either polarity. Description ctive) D=active) over the LVDS connection. Description active) (0=active) ion it has no effect in single channel mode Description



Value Name Description 0b Send 0 Send 0 for the channel reserved bits 11b Send Duplicate Send duplicate data bit for reserved bits 15:11 Reserved Send duplicate data bit for reserved bits 10 Buffer Power Down State This bit selects the state of the LVDS buffers during a powered down state caused by the power sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 ClkA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control		Chanr	nel R	eserved Bits		
Ib Send Duplicate Send duplicate data bit for reserved bits 15:11 Reserved Buffer Power Down State This bit selects the state of the L/DS buffers during a powered down state caused by the pow sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 CIKA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for L/DS connected panels overrides the control. When the power sequen the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b Reserved 11b Power Up Data 0 Power up – Data lines and clock active 11b Power Up Data 0 Power up – Data lines and clock active 11b Power Up All Active Power up – Data lines over ides the control. When the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active.	16	Valu	le	Name		Description
15:11 Reserved 10 Buffer Power Down State This bit selects the state of the LVDS buffers during a powered down state caused by the pow sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 23:8 CIKA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for L/DS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power Up – A0, A1, A2 Data bits forced to 0, Timing active, Clock / 10b 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on the A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates th pair should be powered up and will only be active if		0b	00	Send 0	Send	0 for the channel reserved bits
Buffer Power Down State This bit selects the state of the LVDS buffers during a powered down state caused by the power sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State (High impedance state) 3:8 CIKAO A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequenching for LVDS connected panels overrides the control. When the power sequench the power down mode all signals are in the power down state. Value Name Description 00b Power Down Power Down all A channel signals including A3 (0V) 01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on the A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indic		1b	S	Send Duplicate	Send	duplicate data bit for reserved bits
This bit selects the state of the LVDS buffers during a powered down state caused by the powers sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 CIKAO A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequencing for LVDS connected panels overrides the control. Value Name Description 00b Power Up Data 0 Power Up - A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved It Power Up Data 0 Power up - A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels ov	15:1	1 Reser	ved			
sequence logic power down. This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b 1b Tri-State Tri-State (High impedance state) ClKA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequen the power down mode all signals are in the power own rate. Value Name Description 00b Power Down Power Down all A channel signals including A3 (OV) 01b Reserved 1 11b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved 1 This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates th pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this fi	10					
This selection will be made based on the connected panel requirements. Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 ClkA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b 10b Reserved 10b Reserved 11b Power Up Data 0 Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power upown down mode all s						rs during a powered down state caused by the powe
Value Name Description 0b Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 CikA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Down Power Down all A channel signals including A3 (0V) 01b Reserved 11b Power Up Data 0 11b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b Reserved 11b Power Up All Active 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if						
Ob Zero Zero Volts (Driven on both lines of the pairs) 1b Tri-State Tri-State (High impedance state) 3:8 ClikA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A tob 11b Power Up Data 0 Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates th pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state.					e based on the o	
Ib Tri-State Tri-S						•
CikA0 A2 Control This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Down Power Down all A channel signals including A3 (0V) 01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock / 10b 10b Reserved Its Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power dup made all signals are in the power dus state. Value Name Description 00b Power up on all signals are in the power dus state. Power sequencing for LVDS connected panels overrides the control. When the power sequencing for LVDS connected panels overrides the control.					· · · · ·	
This field controls the A0-A2 data pairs and CLKA. It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Obb Power Up Data 0 Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b Reserved 11b Power Up All Active Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates the pair should be powered up and will only be active if both indicate that it should be active. Power B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates the pair should be powered up and will only be active if both indicate that it should be active. Power B3 pair will only be powered up and will only be active if both indicate that it should be active. Power B43 pair will only be powered up and will only be active if both indicate that it should be active.		1b		Tri-State	ri-State (High ii	mpedance state)
It sets the highest level of activity that is allowed on these lines when the panel is powered on Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved 11b Power Up Data 0 Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should be powered up and will only be active if both indicate that it should be active. Power up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the second channel should be powered up and will only	9:8					
Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Down Power Down all A channel signals including A3 (0V) 01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved 11b Power Up All Active 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control						
the power down mode all signals are in the power down state. Description 00b Power Down Power Down all A channel signals including A3 (0V) 01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b Reserved 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates the air should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode (LkB Control When in						
Value Name Description 00b Power Down Power Uown all A channel signals including A3 (0V) 01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0, Timing active, Clock A 10b Reserved It Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved It Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode (LkB Control			-		-	
Obb Power Down Power Down all A channel signals including A3 (0V) O1b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved 11 Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel mode, this field controls the CLKB pair. 11b Power Up Data Active Power up – A3, (B3) Data lines active Power up – CLKB				down mode all si	ignals are in the	
01b Power Up Data 0 Power up – A0, A1, A2 Data bits forced to 0,Timing active, Clock A 10b Reserved 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequen the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing		Value		Name		•
10b Reserved 11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data O Power up – A3, (B3) Data (pixel data not control) lines forced to (10 b 11b Power Up Data Active Power up – A3, (B3) Data lines active Two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should be powered up and will only be active if both indicate that it should be active. 5:4 Two channel mode (tkB Control When in two channel mode, this field controls the CLKB		00b	Powe	er Down	Power Down a	II A channel signals including A3 (0V)
11b Power Up All Active Power up – Data lines and clock active 7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name Description 00b		01b	Powe	er Up Data 0	Power up – A0	, A1, A2 Data bits forced to 0, Timing active, Clock A
7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power Up - A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b Power Up Data Active Power up - A3, (B3) Data lines active 5:4 Two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name 00b Power Up Data Active Power up - A3, (B3) Data lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) fie		10b	Rese	erved		
7:6 Eight bit ch A3 B3 Control This field can control both the A3 and B3 data pairs. Enabling those pairs indicates the selection of 8-bit per color channel mode. It sets the highest level of activity that is allowed on these lines when the panel is powered on The A3 pair will only be powered up if both this field and the A0, A1, A2, CLKA field indicates pair should be powered up and will only be active if both indicate that it should be active. The B3 pair will only be powered up if both this field and the B0, B1, B2, (B3) field indicates th pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. When the power sequent the power down mode all signals are in the power down state. Value Name Description 00b Power Up Data 0 Power Up - A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b Power Up Data Active Power up - A3, (B3) Data lines active 5:4 Two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name 00b Power Up Data Active Power up - A3, (B3) Data lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) fie		11b	Powe	er Up All Active	Power up - Da	ta lines and clock active
ValueNameDescription00bPower DownPower Down all signals A3, B3 (common mode)01bPower Up Data 0Power up – A3, (B3) Data (pixel data not control) lines forced to 010bReserved11bPower Up Data ActivePower up – A3, (B3) Data lines active5:4Two channel mode ClkB ControlWhen in two channel mode, this field controls the CLKB pair.It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the second channel should be powered up and will only be active if both indicate that it should be active.Power sequencing for LVDS connected panels overrides the control.ValueValueNameDescription00bPower DownPower Down CLKB (common mode)01bPower Up CLKB 0Power up – CLKB Forced to 010bReservedPower up – CLKB Forced to 0			.3 pai	ir will only be po be powered up	wered up if both and will only be	this field and the A0, A1, A2, CLKA field indicates t active if both indicate that it should be active.
Obb Power Down Power Down all signals A3, B3 (common mode) 01b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 1 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the second channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Value Name 00b Power Down 01b Power Up CLKB 0 10b Reserved		pair sh The B pair sh Powe	83 pai nould r seq	be powered up uencing for LVD	and will only be S connected pa	active if both indicate that it should be active. anels overrides the control. When the power sequen
01b Power Up Data 0 Power up – A3, (B3) Data (pixel data not control) lines forced to 0 10b Reserved 11b 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Value Name 00b Power Down 01b Power Up CLKB 0 10b Reserved		pair sh The B pair sh Powe the po	3 pai nould r seq wer d	be powered up uencing for LVD down mode all si	and will only be S connected pa	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state.
10b Reserved 11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name Description 00b Power Down Power Down CLKB (common mode) 01b Power Up CLKB 0 Power up – CLKB Forced to 0 10b Reserved It sets the second to the panel of the panel is power up – CLKB Forced to 0		pair sh The B pair sh Powe the po Value	83 pai nould r seq wer d	be powered up uencing for LVD down mode all si Name	and will only be S connected pa ignals are in the	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description
11b Power Up Data Active Power up – A3, (B3) Data lines active 5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name 00b Power Down 01b Power Up CLKB 0 10b Reserved		pair sh The B pair sh Powe the po Value 00b	3 pai ould r seq wer d Powe	be powered up uencing for LVD down mode all si Name er Down	and will only be DS connected pa ignals are in the Power Down	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode)
5:4 Two channel mode ClkB Control When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the secon channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Description Value Name Description 00b Power Down Power Down CLKB (common mode) 01b Power Up CLKB 0 Power up – CLKB Forced to 0 10b Reserved It sets the second common second to the second common second to the second common second		pair sh The B pair sh Powe the po Value 00b 01b	3 pai nould r seq wer d Powe Powe	be powered up uencing for LVD down mode all si Name er Down er Up Data 0	and will only be DS connected pa ignals are in the Power Down	active if both indicate that it should be active. anels overrides the control. When the power sequen power down state. Description all signals A3, B3 (common mode)
When in two channel mode, this field controls the CLKB pair. It sets the highest level of activity that is allowed on these lines when the panel is powered on The CLKB pair should only be powered up if the B0, B1, B2, (B3) field indicates that the second channel should be powered up and will only be active if both indicate that it should be active. Power sequencing for LVDS connected panels overrides the control. Value Name 00b Power Down 00b Power Up CLKB 0 Power up – CLKB Forced to 0 10b Reserved		pair sh The B pair sh Powe the po Value 00b 01b 10b	3 pai nould r seq wer d Powe Rese	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved	and will only be S connected pa ignals are in the Power Down Power up – A	active if both indicate that it should be active. anels overrides the control. When the power sequen power down state. Description all signals A3, B3 (common mode) (3, (B3) Data (pixel data not control) lines forced to C
ValueNameDescription00bPower DownPower Down CLKB (common mode)01bPower Up CLKB 0Power up - CLKB Forced to 010bReserved		pair sh The B pair sh Powe the po Value 00b 01b 10b 11b	3 pai nould r seq wer d Powe Powe Rese Powe	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ	and will only be 2S connected pa ignals are in the Power Down Power up – A 7e Power up – A	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) (3, (B3) Data (pixel data not control) lines forced to 0
00b Power Down Power Down CLKB (common mode) 01b Power Up CLKB 0 Power up - CLKB Forced to 0 10b Reserved Power up - CLKB Forced to 0	5:4	pair sh The B pair sh Powe the po Value 00b 01b 10b 11b Two c When It sets The C chann	3 pai nould r seq wer d Powe Powe Rese Powe hann in two s the h CLKB el sho	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ nel mode CIkB (o channel mode highest level of a pair should only ould be powered	and will only be oS connected paignals are in the Power Down Power up – A Power up – A Power up – A Control A this field contractivity that is all be powered up d up and will onl	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) (3, (B3) Data (pixel data not control) lines forced to 0 (3, (B3) Data lines active ols the CLKB pair. lowed on these lines when the panel is powered on. o if the B0, B1, B2, (B3) field indicates that the second y be active if both indicate that it should be active.
01b Power Up CLKB 0 Power up – CLKB Forced to 0 10b Reserved	5:4	pair sh The B pair sh Powe the po Value 00b 01b 10b 11b Two c Vhen It sets The C chann Powe	3 pai nould r seq wer d Powe Powe Rese Powe hann in two s the h CLKB el sho r seq	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ nel mode ClkB (o channel mode highest level of a pair should only ould be powered uencing for LVD	and will only be S connected paignals are in the Power Down Power up – A Power up – A Power up – A Control this field contractivity that is al be powered up d up and will onl S connected paignals	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) (3, (B3) Data (pixel data not control) lines forced to C (3, (B3) Data lines active old the CLKB pair. lowed on these lines when the panel is powered on. (b) if the B0, B1, B2, (B3) field indicates that the second y be active if both indicate that it should be active. anels overrides the control.
10b Reserved	5:4	pair sh The B pair sh Powe the po Value 00b 01b 10b 11b Two c Vhen It sets The C chann Powe Valu	33 pai nould r sequence Powe Powe Rese Powe hann in two s the I CLKB el sho r seq	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ nel mode ClkB (o channel mode highest level of a pair should only ould be powered uencing for LVD	and will only be S connected paignals are in the Power Down Power up – A Power up – A Power up – A Control this field contractivity that is al be powered up d up and will onl S connected paignals	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) 3, (B3) Data (pixel data not control) lines forced to C 3, (B3) Data lines active ols the CLKB pair. lowed on these lines when the panel is powered on. o if the B0, B1, B2, (B3) field indicates that the second y be active if both indicate that it should be active. anels overrides the control. Description
	5:4	pair sh The B pair sh Powe the po Value 00b 01b 10b 11b Tho C Chann Powe Valu 00b	33 pai nould r seq wer d Powe Powe Powe Powe Powe Powe Sthe I SLKB el sho r seq r seq Powe Powe Powe Powe Powe Powe Powe Powe	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ nel mode ClkB (o channel mode highest level of a pair should only ould be powered uencing for LVD Na ower Down	and will only be S connected pa- ignals are in the Power Down Power up – A re Power up – A Control this field contractivity that is all be powered up d up and will onl S connected pa- ame	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) .3, (B3) Data (pixel data not control) lines forced to C .3, (B3) Data lines active ols the CLKB pair. lowed on these lines when the panel is powered on. b if the B0, B1, B2, (B3) field indicates that the second y be active if both indicate that it should be active. anels overrides the control. Description Power Down CLKB (common mode)
	5:4	pair sh The B pair sh Powe the po O0b O1b 10b 11b Two c When It sets The C chann Powe Value 00b 01b	33 pain ould r seq Powe Powe Powe Powe Powe Powe hann in two s the I CLKB el sho r seq Powe Powe Powe Powe Powe Powe Powe Powe	be powered up uencing for LVD down mode all si Name er Down er Up Data 0 erved er Up Data Activ nel mode ClkB (o channel mode highest level of a pair should only ould be powered uencing for LVD Na ower Down ower Up CLKB	and will only be S connected pa- ignals are in the Power Down Power up – A re Power up – A Control this field contractivity that is all be powered up d up and will onl S connected pa- ame	active if both indicate that it should be active. anels overrides the control. When the power sequence power down state. Description all signals A3, B3 (common mode) .3, (B3) Data (pixel data not control) lines forced to 0 .3, (B3) Data lines active ols the CLKB pair. lowed on these lines when the panel is powered on. b if the B0, B1, B2, (B3) field indicates that the second y be active if both indicate that it should be active. anels overrides the control. Description Power Down CLKB (common mode)



				LVDS_CTL			
1		It sets the highest level of activity that is allowed on these lines when the panel is powered on.					
		Power	sequencing for LVDS cor	onnected panels overrides the control.			
		During	single channel operation	n (1x18.0), these bits need to be both zero.			
		Two ch	nannel operation is select	cted by setting them to ones.			
		The se	cond clock can be option	nally enabled or disabled by the two channel mode ClkB control field.			
		Value	Name	Description			
		00b	Power Down	Power Down all signals including B3 and CLKB			
		01b	Power Up Data 0	Power up – B0, B1, B2, Data lines forced to 0, timing is active			
		10b	Reserved				
		11b	Power Up Data Active	Power up – Data lines active (color and timing)			
	1	Port De	etected				
		Access	:	RO			
		Read-o	only bit indicating whether	er LVDS was detected during initialization. It signifies the level of the			
		GMBU	S port 2 (LVDS) data line	e at boot. This bit is valid regardless of whether the port is enabled.			
	Value Name Description						
	0b Not Detected LVDS not detected during initialization						
		1b	Detected	LVDS detected during initialization			
	0	Reserv	red				

3.8 DisplayPort

3.8.1 DP_CTL—DisplayPort Control

	DP_CTL	
Register Space:	Ν	IMIO: 0/2/0
Project:		
Default Value:	0	x0000000
Access:	R	R/W
Size (in bits):	3	2
Double Buffer Update Point:	D	Depends on bit
Address:	E4100h-E4103h	
Name:	DisplayPort B Control	
ShortName:	DP_CTL_B	
Address:	E4200h-E4203h	
Name:	DisplayPort C Control	
ShortName:	DP_CTL_C	
Address:	E4300h-E4303h	
Name:	DisplayPort D Control	
ShortName:	DP_CTL_D	
Port enable is write protected by Panel Por DisplayPort B uses the same physical pine	· ·	•



					DP_CTL		
abled	simu	Iltaneously.	The same ap	plies for ports	C and D.		
Vord	Bit				Description		
3		DisplayPort Enable Disabling this port will put it in its lowest power state. Port enable takes place on the Vblank afte written.					
		Value	Name			Description	
			Disable		ristate the DisplayPo	rt interface	
		1b	Enable	Enable the Di	splayPort interface		
					rogramming Notes		Proje
		disable reg	ister SCLKG	ATE_DIS 0xC2		or DisplayPort D, the clock gating set to 1b prior to enabling ort D.	
2	30:28	Reserved					
		Format:				MBZ	
2		These bits specificatio	n.	setting the volt		n 1, defined as Vdiff_pp in the Displ	ayPort
			alue		Name	Description	
		000b		0.4V		0.4V	
		001b		0.6V		0.6V	
		010b		0.8V		0.8V	
		011b Others		1.2V Reserved		1.2V Reserved	
2			n.	setting link pre	-emphasis for patter	n 2, as defined in the DisplayPort Description	
		000b	0dB	No pre-emphasis		Description	
		000b 001b	3.5dB			is (1 5x)	
		010b	6dB		3.5dB pre-emphasis (1.5x) 6dB pre-emphasis (2x)		
		0105 011b	9.5dB	9.5dB pre-empha			
		Others	Reserve				
4		Port width	ects the numb	be done as a	be enabled on the E part of mode set. Lo	DisplayPort link. ocked once port is enabled. Updates	when
			alue		Name	Description	
		000b		x1		x1 Mode	
		001b		x2		x2 Mode	
		011b		x4		x4 Mode	
		Others		Reserved Re		Reserved	
1		Reserved				MB7	
1	15	Reserved Format: MBZ Port reversal Enables lane reversal within the port: lane 0 mapped to lane 3, lane 1 mapped to lane 2, etc. Port reversal does not affect AUX channel lane mapping. Locked once port is enabled. Updates when the port is disabled then re-enabled					
		Locked on Value		bled. Updates		abled then re-enabled Description	



•			C		
	0b	Not Revers	ed	Port not reversed	
	1b	Reversed		Port reversed	
14:1	1 Reserved	1			
	Format:			MBZ	
		must first be config	ured prior to Pattern 1 Pattern 2 Idle Patt	as defined in the DisplayPort specification. <u>sending training patterns</u> . <u>Description</u> l enabled <u>2 enabled</u> <u>ern enabled</u> in training: Send normal pixels d	
				Programming Notes	
6	port must Audio Ou This bit er	be disabled, then Itput Enable nables audio outpu	t on this por		
6	port must Audio Ou This bit er	be disabled, then itput Enable nables audio outpu e enabled or disable	t on this por	nust be turned on with pattern 1 enabled. When with pattern 1 enabled.	
6	port must Audio Ou This bit er It may be	be disabled, then itput Enable nables audio outpu e enabled or disable	re-enabled t on this por ed only whe	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma	
6	port must Audio Ou This bit er It may be Val	be disabled, then Itput Enable nables audio outpu e enabled or disable ue Na	re-enabled t on this por ed only whe	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description	
6	port must Audio Ou This bit er It may be Val Ob	be disabled, then ttput Enable nables audio outpu e enabled or disable ue Na Disable Enable	re-enabled t on this por ed only whe	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled	
	Port must Audio Ou This bit er It may be Val Ob 1b	be disabled, then ttput Enable nables audio outpu e enabled or disable ue Na Disable Enable	re-enabled t on this por ed only whe	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled	
	port mustAudio OuThis bit erIt may beValiOb1bReserved	be disabled, then itput Enable nables audio outpu e enabled or disable ue Na Disable Enable	re-enabled t on this por ed only whe	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled	
	port must Audio Ou This bit er It may be Val Ob 1b Reserved Format: Port Dete Access: Read-only It signifie 5 for port	be disabled, then itput Enable hables audio outpu e enabled or disable ue Na Disable Enable i ccted y bit indicating whe s the level of the de D) at boot.	t on this por ed only whe ame ther a digita etect pin (Gl	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled MBZ RO I display was detected during initialization. MBUS port 4 for port B, GMBUS port 3 for port 0	al".
	port must Audio Ou This bit er It may be Val Ob 1b Reserved Format: Port Dete Access: Read-only It signifie 5 for port	be disabled, then itput Enable hables audio outpu e enabled or disable ue Na Disable Enable i ected y bit indicating whe s the level of the de	t on this por ed only whe ame ther a digita etect pin (Gl	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled MBZ RO I display was detected during initialization. MBUS port 4 for port B, GMBUS port 3 for port 0	al".
	port mustAudio OuThis bit erIt may beValioOb1bReservedFormat:Port DeteAccess:Read-onlyIt signifie5 for portThis bit isValue	be disabled, then itput Enable hables audio outpu e enabled or disable ue Na Disable Enable i ected y bit indicating whe s the level of the de D) at boot. s valid regardless of	t on this por ed only whe ame ther a digita etect pin (Gl	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled MBZ RO I display was detected during initialization. MBUS port 4 for port B, GMBUS port 3 for port 0 ne port is enabled.	al".
	port must Audio Ou This bit er It may be Vali Ob 1b Reserved Format: Port Dette Access: Read-only It signifie 5 for port This bit is Value Ob	be disabled, then itput Enable hables audio outpu e enabled or disable ue Na Disable Enable f ected y bit indicating whe s the level of the de D) at boot. s valid regardless of Name	t on this por ed only whe ame ther a digita etect pin (Gl	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled MBZ MBZ I display was detected during initialization. MBUS port 4 for port B, GMBUS port 3 for port 0 the port is enabled. Description	al".
	port must Audio Ou This bit er It may be Vali Ob 1b Reserved Format: Port Dette Access: Read-only It signifie 5 for port This bit is Value Ob	be disabled, then itput Enable hables audio outpu e enabled or disable ue Na Disable Enable i ccted v bit indicating whe s the level of the de D) at boot. s valid regardless of Name Not Detected Detected	t on this por ed only whe ame ther a digita etect pin (Gl	nust be turned on with pattern 1 enabled. When with pattern 1 enabled. t. n the link training is complete and set to "Norma Description Audio output disabled Audio output enabled MBZ MBZ I display was detected during initialization. MBUS port 4 for port B, GMBUS port 3 for port 0 the port is enabled. Description splay not detected during initialization	al".



3.8.2 DP_AUX_CTL—DisplayPort AUX Channel Control

	DP_AUX_CTL					
Register Spa	ace: MMIO: 0/2/0					
Project:	roject:					
Default Valu	Je: 0x00050000					
Access:	R/W Special					
Size (in bits)						
Address:	E4110h-E4113h					
Name:	DisplayPort B AUX Channel Control					
ShortName:						
Address:	E4210h-E4213h					
Name:	DisplayPort C AUX Channel Control					
ShortName:						
Address:	E4310h-E4313h					
Name:	DisplayPort D AUX Channel Control					
ShortName:						
DWord Bit	Description					
	completes. The transaction is completed when the response is received or when a timeout occurs. Do not write a 1 again until transaction completes. Writes of 0 will be ignored. Value Name 0b Not Busy 1b Send or Busy					
	Programming Notes					
	Do not change any fields while Send/Busy bit 31 is asserted.					
30	Done					
	Access: R/WC A sticky bit that indicates the transaction has completed. Write a 1 to this bit to clear the event.					
	Value Name					
	0b Not done 1b Done					
29	Interrupt on Done Enable an interrupt in the hotplug status register when the transaction completes or times out.					
	0b Enable					
	1b Disable					
28	Time out error					
	Access: R/WC A sticky bit that indicates the transaction has timed out.					
	Write a 1 to this bit to clear the event.					



	0b	Ν	ot error			
	1b Error					
07.0	6Time out timer val					
21.2	-		iver response before timing out.			
	Value	Name	Description			
	00b	400us	400us			
	01b	600us	600us			
	10b	800us	800us			
	11b	1600us	1600us			
25	Receive error					
23	Access:		R/WC			
		cates that the data recei	ved was corrupted, not in multiples of a full byte, or mo			
	than 20 bytes.					
	Write a 1 to this bit	to clear the event.				
	V	alue	Name			
	0b	N	ot error			
	1b	E	rror			
	the number of bytes received in a transaction (including the header). This field is valid only when the done bit is set, and if timeout or receive error has not occurred. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Send/Busy bit 31 is asserted.					
	Message sizes of 0 or >20 are not allowed.					
10.1	-	or >20 are not allowed.				
19:1	6 Precharge Time	or >20 are not allowed.				
19:1	6 Precharge Time Default Value:		0101b 10us			
19:1	6 Precharge Time Default Value: This field determine	s the precharge time for	0101b 10us			
19:1	6 Precharge Time Default Value: This field determine will drive the SYNC	s the precharge time for pattern.	0101b 10us			
19:1	6 Precharge Time Default Value: This field determine will drive the SYNC Every microsecond The value is the nu	s the precharge time for pattern. gives one additional SY mber of microseconds ti	0101b 10us the Aux Channel drivers. During this time the Aux Cha NC pulse beyond the hard coded 26 SYNC pulses. mes 2.			
19:1	6 Precharge Time Default Value: This field determine will drive the SYNC Every microsecond The value is the nu Default is 5 decima	s the precharge time for pattern. gives one additional SY mber of microseconds ti	0101b 10us the Aux Channel drivers. During this time the Aux Cha NC pulse beyond the hard coded 26 SYNC pulses. mes 2. echarge which is 10 extra SYNC pulses for a total of 3			
	6 Precharge Time Default Value: This field determine will drive the SYNC Every microsecond The value is the nu Default is 5 decima Example: For 10us	s the precharge time for pattern. gives one additional SY mber of microseconds ti I which gives 10us of pr precharge, program 5 (0101b 10us the Aux Channel drivers. During this time the Aux Cha NC pulse beyond the hard coded 26 SYNC pulses. mes 2. echarge which is 10 extra SYNC pulses for a total of 36 10us/2us).			
	6 Precharge Time Default Value: This field determine will drive the SYNC Every microsecond The value is the nu Default is 5 decima Example: For 10us 2X Bit Clock divide Used to determine t	s the precharge time for pattern. gives one additional SY mber of microseconds ti I which gives 10us of pr precharge, program 5 (pr he 2X bit clock the Aux	0101b 10us the Aux Channel drivers. During this time the Aux Cha NC pulse beyond the hard coded 26 SYNC pulses. mes 2. echarge which is 10 extra SYNC pulses for a total of 36 10us/2us).			



3.8.3 DP_AUX_DATA—DisplayPort AUX Channel Data

	DP Aux Channel Data Format						
Project:							
Size (in	bits):	32					
Default V	/alue	: 0x0000000					
DWord	Bit	Description					
0	31:0 AUX CH DATA A DWord of the message. Writes give the data to transmit during the transaction. The MSbyte is transmitted first. Reads will give the response data after transaction complete.						

DP_AUX_DATA							
Register Space:	MM	11O: 0/2/0					
Project:							
Default Value:	0xC	00000000, 0x00000000, 0x00000000, 0x00000000					
Access:	R/V	V					
Size (in bits):	5x3	32					
Address:		E4114h-E4127h					
Name:		DisplayPort B AUX Channel Data					
ShortName:		DP_AUX_DATA_[1-5]_B					
Address:		E4214h-E4227h					
Name:		DisplayPort C AUX Channel Data					
ShortName:		DP_AUX_DATA_[1-5]_C					
Address:		E4314h-E4327h					
Name:		DisplayPort D AUX Channel Data					
ShortName:		DP_AUX_DATA_[1-5]_D					
The read value v	vill not be v	alid while the DisplayPort Aux Channel Control Register Send/Busy bit is asserted.					
DWord	Bit	Description					
0	31:0	AUX CH DATA1					
		Format: DP Aux Channel Data Format					
1	31:0	AUX CH DATA2 Format: DP Aux Channel Data Format					
2	31:0	AUX CH DATA3					
<u>_</u>	01.0	Format: DP Aux Channel Data Format					
3	31:0	AUX CH DATA4					
		Format: DP Aux Channel Data Format					
4	31:0	AUX CH DATA5					
		Format: DP Aux Channel Data Format					



3.8.4	DP_	_BUFTRANS-	-DisplayPort	Buffer	Translation
-------	-----	------------	--------------	---------------	-------------

		DisplayPort Buffer Translati	on Format				
Project:							
Size (in bits):		32					
Default Value:							
DWord	Bit	Descri	ption				
0	31:28	Reserved					
1		Format:	MBZ				
	27:19	OE					
		These bits select the OE vswing level Value	Name				
		[0,511]	Name				
r <mark>i</mark>	18:17	Reserved					
	10.17	Format:	MBZ				
'	16:12	Pre Emphasis These bits select the pre-emphasis level					
		Value [0,31]	Name				
d.	44.40	Reserved					
	11:10	Format:	MBZ				
l.	9:6	P current drive					
	5.0	These bits select the P current drive value					
		Value	Name				
		[0,15]					
	5:4	Reserved					
		Format: MBZ					
	3:0	N current drive These bits select the N current drive value					
		Value	Name				
		[0,15]					

Programming Requirements:

DP	mode	Offset	Value
L1	0dB	0xE4F00	0x0100030C
L1	3.5dB	0xE4F04	0x00B8230C
L1	6dB	0xE4F08	0x06F8930C
L1	9.5dB	0xE4F0C	0x05F8E38E
L2	0dB	0xE4F10	0x00B8030C
L2	3.5dB	0xE4F14	0x0B78830C



Value	Offset	DP mode	
0x09F8D3CF	0xE4F18	6dB	L2
0x01E8030C	0xE4F1C	0dB	L3
0x09F863CF	0xE4F20	3.5dB	L3
0x0FF803CF	0xE4F24	0 dB	L4

Vswing	0dB	3.5dB	6dB	9.5dB
	pre-emphasis	pre-emphasis	pre-emphasis	pre-emphasis
400mV	DWord 0	DWord 1	DWord 2	DWord 3
600mV	DWord 4	DWord 5	Dword 6	Not supported
800mV	Dword 7	Dword 8	Not supported	Not supported
1200mV	Dword 9	Not supported	Not supported	Not supported

		DP_BUFTRANS
Register Space:	MMIO: 0/	2/0
Project:		
Default Value:		000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000
Access:	R/W	
Size (in bits):	10x32	
Address:		E4F00h-E4F27h
Name:		DP Buffer Translation
ShortName:		DP_BUFTRANS_[0-9]
voltage swing	and pre-e	urrent drive, pre-emphasis and voltage swing buffer programming required for the different mphasis settings in the DisplayPort Control. not the optimal values. See the programming notes for the correct values to use.
DWord	Bit	Description
0	31:0	Vswing400mV Pre0.0dB
		Default Value: 0100038Eh
		Format: DisplayPort Buffer Translation Format
		Programming Notes
		Recommended programming is 0100_030Ch
1	31:0	Vswing400mV Pre3.5dB
		Default Value: 00B8338Eh



			DP_BUFTRANS	
-		Format:	DisplayPort Buffer Translation Format	
			Programming Notes	
		Recommended p	rogramming is 00B8_230Ch	
2	31:0	Vswing400mV P		
		Default Value:	0178838Eh	
		Format:	DisplayPort Buffer Translation Format	
			Programming Notes	
-			rogramming is 06F8_930Ch	
3	31:0	Vswing400mV P		
		Default Value:	09F8E38Eh	
		Format:	DisplayPort Buffer Translation Format	
			Programming Notes	
		Recommended p	rogramming is 05F8_E38Eh	
4	31:0	Vswing600mV P		
•	01.0	Default Value:	00B8038Eh	
		Format:	DisplayPort Buffer Translation Format	
		Programming Notes		
		Recommended programming is 00B8_030Ch		
5	31:0	Vswing600mV P	re3.5dB	
		Default Value:	0978838Eh	
		Format:	DisplayPort Buffer Translation Format	
			Programming Notes	
			rogramming is 0B78_830Ch	
6	31:0	Vswing600mV P		
		Default Value:	09F8B38Eh	
		Format:	DisplayPort Buffer Translation Format	
			Programming Notes	
		Recommended p	rogramming is 09F8_D3CFh	
7	31:0	Vswing800mV P		
	51.0	Default Value:	0178038Eh	
		Format:	DisplayPort Buffer Translation Format	
		. official		
			Programming Notes	
		Recommended p	rogramming is 01E8_030Ch	
8	31:0	Vswing800mV P	re3.5dB	
		Default Value:	09F8638Eh	
		Format:	DisplayPort Buffer Translation Format	



			DP_BUFTRANS
		Recommended pro	Programming Notes gramming is 09F8_63CFh
9	31:0	Vswing1200mV Pr Default Value: Format:	
		Recommended pro	Programming Notes gramming is 0FF8_03CFh



4. South Display Engine Audio

4.1 Audio Programming Sequence

The following HDMI and DisplayPort audio programming sequences are for use when enabling or disabling audio or temporarily disabling audio during a display mode set.

The audio codec and audio controller disable sequences must be followed prior to disabling the transcoder or port in a display mode set.

The audio codec and controller enable sequences can be followed after the transcoder is enabled and the port is enabled and completed link training (not sending TP1, TP2, or Idle).

The audio controller and audio codec sequences may be done in parallel or serial. In general, the change in ELDV/PD in the codec sequence will generate an unsolicited response to the audio controller driver to indicate that the controller sequence should start, but other mechanisms may be used.

Audio codec disable sequence:

Disable sample fabrication

- Set AUD_MISC_CTRL Sample_Fabrication_EN (bit 2) to "0".
- Disable timestamps
- Set AUD_CONFIG N_value_index (bit 29) to "0" for HDMI or "1" for DisplayPort.
- Set N_programming_enable (bit 28) to "1"
- Set Upper_N_value and Lower_N_value (bits 28:20, 15:4) to all "0"s.

Disable ELDV and ELD buffer

- Set AUD_CNTRL_ST2 ELD_valid (bit 0, 4, or 8 based on which port is used) to "0"
- Wait for 2 vertical blanks

Optional: Disable audio PD (Presence Detect)

- Software may choose to skip this in order to keep PD enabled during a resolution switch.
- Set the port control register (HDMI_CTL or DP_CTL) Audio_Output_Enable (bit 6) to "0".

Audio controller disable sequence:

Program Stream ID to 0 – Verb ID 706

Disable audio info frames transmission - Verb ID 732

Disable Digen - Verb ID 70D

Program the codec to D3 state if needed.

Audio driver may stop the audio controller DMA engine at this point if needed, but not required.



Audio codec enable sequence:

- Enable audio Presence Detect
- Set the port control register (HDMI_CTL or DP_CTL) Audio_Output_Enable (bit 6) to "1".
- Wait for 1 vertical blank
- Load ELD buffer and Enable ELDV
- Set AUD_CNTRL_ST2 ELD_valid (bit 0, 4, or 8 based on which port is used) to "1".
- Enable timestamps
- Set AUD_CONFIG N_value_index (bit 29) to "0" for HDMI or "1" for DisplayPort.
- Set N_programming_enable (bit 28) to "0".
 - Program Upper_N_value and Lower_N_value (bits 28:20, 15:4) if a non-default N value is needed.
- Enable sample fabrication if this feature is needed
- Set AUD_MISC_CTRL Sample_Fabrication_EN (bit 2) to "1".

Audio controller enable sequence:

Program the codec to D0 state if in D3 state.

Program Stream ID to non zero - Verb ID 706

Enable audio info frames transmission – Verb ID 732

Enable Digen – Verb ID 70D

If audio controller DMA engine is stopped, audio driver can start the DMA engine at this point.



4.2 Audio Configuration

4.2.1 AUD_CONFIG—Audio Configuration

					AUD_CONFIG		
Regist	er Sp	ace:			MMIO: 0/2/0		
Projec	t:						
Defaul	Default Value: 0x0000000						
Access	s:				R/W		
Size (ii	n bits):			32		
Addres	ss:			E5000h-E	55003h		
Name:	:			Audio Co	nfiguration Transcoder A		
ShortN	lame:			AUD_CO	- NFIG_A		
Addres	ss:			E5100h-E	5103h		
Name:	:			Audio Co	nfiguration Transcoder B		
ShortN	lame:			AUD_CO	-		
Addres	ss:			 E5200h-E			
Name:					nfiguration Transcoder C		
ShortN				AUD_CO	-		
			ures the aud				
DWord	Bit				Description		
0		0 Reser					
	29	N valu	ie Index Name		Description		
		-	HDMI	N value re	ad on bits 27:20 and 15:4 reflects HDMI N value. Bits 27:20 and 15:4 are		
					able to any N value – default h7FA6.		
		1b	DisplayPort	before pro	ad on bits 27:20 and 15:4 reflects DisplayPort N value. Set this bit to 1 gramming N value register. When this bit is set to 1, 27:20 and 15:4 will current N value – default h8000.		
ł	28	Npro	gramming (
	20	This b	it enables p	rogrammin	g of N values for non-CEA modes. Please note that the Transcoder to the disabled when changing this field.		
 27:20 Upper N value These are bits [19:12] of programmable N values for non-CEA modes. Bit 29 of this register must al be written in order to enable programming. Please note that the Transcoder to which audio is attach must be disabled when changing this field. This register can also be used to program N value for DisplayPort for a specific Port. Default value N when bit 29 is set to 0 is h7FA6 19:16 Pixel Clock HDMI This is the target frequency of the CEA/HDMI video mode to which the audio stream is added. This value is used for generating N_CTS packets. This refers to only HDMI Pixel clock and does not refer to DisplayPort Link clock. DisplayPort Link clock does not require this programming. 							
		Note:	The Transo		nich audio is attached must be disabled when changing this field.		
		Value		ime	Description		



				AUD_CONFIG
		0000b	25.2 / 1.001 MHz	25.2 / 1.001 MHz
		0001b	25.2 MHz	25.2 MHz (Program this value for pixel clocks not listed in this field)
		0010b	27 MHz	27 MHz
		0011b	27 * 1.001 MHz	27 * 1.001 MHz
		0100b	54 MHz	54 MHz
		0101b	54 * 1.001 MHz	54 * 1.001 MHz
		0110b	74.25 / 1.001 MHz	74.25 / 1.001 MHz
		0111b	74.25 MHz	74.25 MHz
		1000b	148.5 / 1.001 MHz	148.5 / 1.001 MHz
		1001b	148.5 MHz	148.5 MHz
		Others	Reserved	Reserved
	15:4	Lower N value These are bits [11:0] of programmable N values for non-CEA modes. Bit 29 of this register must also be written in order to enable programming. Please note that the Transcoder to which audio is attached must be disabled when changing this field. This register can also be used to program N value for DisplayPort for a specific Port. Default value fo N when bit 29 is set to 0 is h7FA6		
<u> </u>	2:0	Reserv	ed	

4.2.2 AUD_CTS_ENABLE – Audio CTS Programming Enable

AUD_CTS_ENABLE						
Register Space:	MMIO: 0/2/0					
Project:						
Default Value:	0x0000000					
Access:	RO					
Size (in bits):	32					
Address:	E5028h-E502Bh					
Name:	Audio CTS Programming Enable Transcoder A					
ShortName:	AUD_CTS_ENABLE_A					
Address:	E5128h-E512Bh					
Name:	Audio CTS Programming Enable Transcoder B					
ShortName:	AUD_CTS_ENABLE_B					
Address:	E5228h-E522Bh					
Name:	Audio CTS Programming Enable Transcoder C					
ShortName:	AUD_CTS_ENABLE_C					
	ed from the device as the Subordinate Node Count response to a Get Root Node command.					
DWord Bit	Description					
0 31:22 Reserved						
21 CTS M va						
ValueNan						
	CTS value read on bits 23:4 reflects CTS value. Bit 23:4 is programmable to any CTS					



	AUD_CTS_ENABLE						
			value. default is 0				
		1b M	M value read on bits 21:4 reflects DisplayPort M value. Set this bit to 1 before programming M value register. When this is set to 1 23:4 will reflect the current N value				
	20		CTS or M programming t will enable CTS or M programming.				
19:0 CTS programming These are bits [19:0] of programmable CTS values for non-CEA modes. Bit 21 of this reg be written in order to enable programming. Please note that the Transcoder to which aud must be disabled when changing this field.							

4.2.3 AUD_MISC_CTRL—Audio MISC Control

	AUD_MISC_CTRL			
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000040			
Access:	RO			
Size (in bits):	32			
Address:	E5010h-E5013h			
Name:	Audio Misc Control Converter A			
ShortName:	AUD_MISC_CTRL_A			
Address:	E5110h-E5113h			
Name:	Audio Misc Control Converter B			
ShortName:	AUD_MISC_CTRL_B			
Address:	E5210h-E5213h			
Name:	Audio Misc Control Converter C			
ShortName:	AUD_MISC_CTRL_C			
DWord Bit	Description			
0 31:9 Reserved	Decemption			
Format:	MBZ			
7:4 Output D				
Default Va				
at the pin.	er of samples between when the sample is received and when it appears as an analog signal			
3 Reserved				
Format:	MBZ			
2 Sample F	abrication EN bit			
Access:	R/W			
	licates whether internal fabrication of audio samples is enabled during a link underrun.			
Ob	Name Description Disable Audio fabrication disabled			



AUD_MISC_CTRL							
	1b	Enable	Audio fabrication enabled				
0	Reserved						
	Format:			MBZ			

4.2.4 AUD_VID_DID—Audio Vendor ID / Device ID

AUD_VID_DID								
Registe	er Spa	Space: MMIO: 0/2/0						
Project	t:							
Default	t Value	:		0x80862805				
Access	S:			RO				
Size (ir	n bits):			32				
Addres	ss:		E5020h-E5023h					
Name:			Audio Vendor ID / De	evice ID				
ShortN	lame:		AUD_VID_DID					
These \	values	are returned from	the device as the Vendor	ID/ Device ID response to a Get Roo	t Node command.			
DWord				Description				
0	31:16	Vendor ID						
		Default Value:	Default Value: 8086h					
		Used to identify th	e codec within the PnP sy	stem.				
		This field is hardv	This field is hardwired within the device.					
	15:0	Device ID						
		Constant used to identify the codec within the PnP system. This field is set by the device hardware.						
		Value Name Description Project						
		2805h	[Default]	Cougarpoint				
		2806h	[Default]	Pantherpoint				

4.2.5 AUD_RID—Audio Revision ID

	AUD_RID				
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	RO				
Size (in bits):	32				
Address:	E5024h-E5027h				
Name:	Audio Revision ID				
ShortName:	AUD_RID				



	AUD_RID							
These valu	ies are re	eturned from the device as the Revision ID response to a Get R	oot Node command.					
DWord	Bit	Description						
0	31:24	Reserved						
	15:8	Revision ID The vendor's revision number for this given Device ID. This field is hardwired within the device. Value Name 00000000b						
r.	7:0	Stepping ID An optional vendor stepping number within the given Revision This field is hardwired within the device. Value 00000000b	ID. Name					

4.2.6 AUD_PWRST—Audio Power State

Audio Power State Format									
Project:	Project:								
Size (in bits):			2						
Default Value:			0x0000003						
DWord	Bit		Description						
0	1:0	Power State							
		Value	Name	Description					
		00b	D0	D0					
		01b,10b	1b,10b Unsupported Unsupported						
		11b	D3 [Default]	D3					

AUD_PWRST						
Register Space	Register Space: MMIO: 0/2/0					
Project:						
Default Value	e:		0x0FFFFFF			
Access:			RO			
Size (in bits):			32			
Address:			E504Ch-E504Fh			
Name:			Audio Power State			
ShortName:			AUD_PWRST			
These values	are re	eturned from the	e device as the Power State response to a Get Audio Function Group command.			
DWord I	DWord Bit Description					
0 31:	:28	Reserved				
27:	:26	Func Grp Dev PwrSt Curr				
		Format:	Audio Power State Format			



	AUD_PWRST			
	Function Group Device current power state			
25:24	Func Grp Dev PwrSt Set			
	Format: Audio Power State Format			
	Function Group Device power state that was set			
23:22	ConvC Widget PwrSt Curr			
	Format: Audio Power State Format			
	ConverorC Widget current power state			
21:20	ConvC Widget PwrSt Req			
	Format: Audio Power State Format			
	ConverorC Widget power state that was requested by audio software			
9:18	ConvertorB Widget PwrSt Curr			
	Format: Audio Power State Format			
	ConverorB Widget current power state			
17:16	ConvertorB Widget PwrSt Req			
	Format: Audio Power State Format			
	ConverorB Widget power state that was requested by audio software			
5:14	ConvertorA Widget PwrSt Curr			
	Format: Audio Power State Format			
	ConverorA Widget current power state			
3:12	ConvertorA Widget PwrSt Req			
	Format: Audio Power State Format			
	ConverorA Widget power state that was requested by audio software			
11:10	PinD Widget PwrSt Curr			
	Format: Audio Power State Format			
	PinD Widget current power state			
9:8	PinD Widget PwrSt Set			
	Format: Audio Power State Format			
	PinD Widget power state that was set			
7:6	PinC Widget PwrSt Curr			
	Format: Audio Power State Format			
	PinC Widget current power state			
5:4	PinC Widget PwrSt Set			
	Format: Audio Power State Format			
	PinC Widget power state that was set			
3:2	PinB Widget PwrSt Curr			
_				



	AUD_PWRST						
		PinB Widget curren	t power state				
	1:0	PinB Widget PwrS	it Set				
		Format:	Audio Power State Format				
	state that was set						

4.2.7 AUD_PINW_CONNLNG_LIST—Audio Connection List

	AUD_PINW_CONM	ILNG_LIST
Register	Space:	MMIO: 0/2/0
Project:		
Default V	alue:	0x00000302
Access:		RO
Size (in b	its):	32
Address:	E50A8h-E50ABh	
Name:	Audio Connection List	
ShortNan	ne: AUD_PINW_CONNLNG_LIS	т
These val	ues are returned from the device as the Connection Lis	t Length response to a Get Pin Widget command.
DWord E		ription
0 31	:16 Reserved	
15	5:8 Connection List Entry	
	Default Value:	03h 0x03
	Connection to Convertor Widget Node 0x03	
7	Long Form	
	This bit indicates whether the items in the connection	on list are 'long form' or 'short form'.
	This bit is hardwired to 0 (items in connection list a	re short form)
6:0	0 Connection List Length	
	Default Value:	02h 0x02
	This field indicates the number of items in the conn bardwired input possible, which is read from the Co	-
	hardwired input possible, which is read from the Co Control.	



4.2.8 AUD_PINW_CONNLNG_SEL—Audio Connection Select

AUD_PINW_CONNLNG_SEL						
Register	Register Space: MMIO: 0/2/0					
Project:						
Default V	alue:	0x0000000				
Access:		RO				
Size (in b	oits):	32				
Address:		E50ACh-E50AFh				
Name:		Audio Connection Select				
ShortNar	ne:	AUD_PINW_CONNLNG_SEL				
-		returned from the device as the Connection List Length response to a Get Pin Widget command.				
DWord	Bit	Description				
0	31:24	Reserved				
	23:16	Connection select Control D				
		Connection Index Currently Set [Default 0x00], Port D Widget is set to 0x00				
	15:8 Connection select Control C					
		Connection Index Currently Set [Default 0x00], Port C Widget is set to 0x00				
	7:0	Connection select Control B				
	<u> </u>	Connection Index Currently Set [Default 0x00], Port B Widget is set to 0x00				

4.2.9 AUD_CNTL_ST—Audio Control State

AUD_CNTL_ST					
Registe	er Spa	ace: MMIO: 0/2/0			
Project	:				
Default	Valu	e: 0x00005400			
Access	5:	R/W			
Size (in	n bits)	32			
Addres	s:	E50B4h-E50B7h			
Name:		Audio Control State Transcoder A			
ShortN	ame:	AUD_CNTL_ST_A			
Addres	s:	E51B4h-E51B7h			
Name:		Audio Control State Transcoder B			
ShortN	ame:	AUD_CNTL_ST_B			
Addres	s:	E52B4h-E52B7h			
Name:		Audio Control State Transcoder C			
ShortName:		AUD_CNTL_ST_C			
DWord		Description			
0	31	Reserved Format: MBZ			



Access: RO This read-only bit reflects which port is used to transmit the DIP data. This can only change when is disabled. If one or more audio-related DIP packets is enabled and audio is enabled on a digital these bits will reflect the digital port to which audio is directed. Value Name Description 00b Reserved Reserved 01b Digital Port B Digital Port C 10b Digital Port D Digital Port C 11b Digital Port D Digital Port C 11b Digital Port D Digital Port C 24:21 DP type enable status RO Access: RO Name Access: RO Name Value Name Description XXX0b Disable Audio DIP disabled XXX1b Enable Audio DIP enabled XXX1b Enable Generic 1 (ACP) DIP enabled XXX1b Enable Generic 2 DIP disabled XXX1b Enable Generic 2 DIP disabled XX11b Enable Generic 2 DIP disabled XX12b Enable Generic 2	30:29 DIP P	ort S	Select					
is disabled. If one or more audio-related DIP packets is enabled and audio is enabled on a digital these bits will reflect the digital port to which audio is directed. Value Name Description 00b Reserved Reserved 01b Digital Port B Digital Port C 11b Digital Port D Digital Port C 11b Digital Port D Digital Port C 28:25 Reserved MBZ 24:21 DIP type enable status MBZ Access:	Acces	ss:					RO	
these bits will reflect the digital port to which audio is directed. Value Name Description 00b Reserved Reserved 01b Digital Port B Digital Port C 11b Digital Port D Digital Port C 11b Digital Port D Digital Port D 28:28 Reserved Format. MBZ 24:21 DIP type enable status Access: IRO Access: IRO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblz periods, the DIP is guaranteed to have been transmitted. Disabiling a DIP type results in setting th contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX0b Disable Generic 1 (ACP) DIP enabled XX1Xb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 XXX1b Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 XXXb Reserved Eserved 20:18 DIP will return all 0's. Description 000b								
Value Name Description 00b Reserved Reserved 01b Digital Port B Digital Port C 10b Digital Port C Digital Port C 128:25 Reserved Format: MBZ 24:21 DIP type enable status RO Access: RO Roescription These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblz periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP enabled XXX0b Disable Generic 1 (ACP) DIP disabled XXX1X Enable Generic 2 DIP enabled XXXXb XXXXb Disable Generic 2 DIP enabled XXXXb Reserved Reserved This field is used during read of different DIPs, and during read or write of ELD data. These bits art used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 001b Gen								
00b Reserved Reserved 01b Digital Port B Digital Port B 11b Digital Port C Digital Port C 11b Digital Port D Digital Port D 28:25 Reserved MBZ 24:21 DIP type enable status MBZ Access: RO RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbic periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP enabled XXX1b Enable Audio DIP enabled XXX1b Enable Generic 1 (ACP) DIP disabled XX1Xb Enable Generic 2 DIP disabled X1XXb Reserved Reserved X1XXb Enable Generic 2 DIP disabled X1XXb Reserved	these			ect the d				
O1b Digital Port B Digital Port C 10b Digital Port C Digital Port D 11b Digital Port C Digital Port D 28:25 Reserved Format: MBZ 24:21 DIP type enable status RO Access: RO RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblz periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP enabled XXX1b Enable Audio DIP enabled XXX0b Disable Generic 1 (ACP) DIP disabled XXX0b Disable Generic 2 DIP enabled. XX1Xb Enable Generic 2 DIP enabled. XXX0b Disable Generic 2 DIP enabled. XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will ret	00h	vait	ue	Deser			•	
10b Digital Port C Digital Port C 11b Digital Port D Digital Port D 28:25 Reserved Format: MBZ 24:21 DIP type enable status RO Accesss: RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblc periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP enabled XX1b Enable Audio DIP enabled XX0xb Disable Generic 1 (ACP) DIP enabled XX1xb Enable Generic 2 DIP enabled XX1xb Enable Generic 2 DIP enabled XX1xb Enable Generic 2 DIP enabled XX0xb Disable Generic 2 DIP enabled XX1xb Enable Generic 2 DIP enabled X0xb Disable Generic 2 DIP enabled X0xb Disable Generic 2 DIP club Puffer index This field is used during read of different								
11b Digital Port D Digital Port D 28:25 Reserved MBZ Pormat: MBZ 24:21 DIP type enable status MBZ Access: IRO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbla periods, the DIP is guaranteed to have been transmitted. Disabiling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXNb Enable Generic 1 (ACP) DIP disabled XX1xb Enable Generic 2 DIP disabled XXXb Enable Generic 2 DIP disabled XXXb Enable Generic 2 DIP disabled XXXb Enable Generic 2 DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 2 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) <								
28:25 Reserved Format: MBZ 24:21 DIP type enable status RO Access: RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vblz periods, the DIP siguaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX0b Disable Generic 1 (ACP) DIP enabled XX0xb Disable Generic 2 DIP disabled XXXxb Enable Generic 2 DIP disabled XXXb Disable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 XXxb Enable Generic 2 DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>								
Format: MBZ 24:21 DIP type enable status RO Access: RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbiz periods, the DIP siguaranteed to have been transmitted. Disabiling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XX0b Disable Generic 1 (ACP) DIP enabled XX0xb Disable Generic 2 DIP disabled XXXb Disable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 XXXb Reserved Reserved This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 2 Generic 2 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dato) <t< td=""><td></td><td>nvod</td><td></td><td>Digital</td><td></td><td></td><td></td></t<>		nvod		Digital				
24:21 DIP type enable status Access: RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbiz periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX0b Disable Generic 1 (ACP) DIP disabled XXX0b Disable Generic 1 (ACP) DIP enabled XXX0b Disable Generic 2 DIP disabled X1Xb Enable Generic 2 DIP enabled X0Xb Disable Generic 2 DIP disabled X1Xb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 2 001b Generic 3 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dato of thes Re							MB7	
Access: RO These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbiz periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX0b Disable Audio DIP enabled XXX0b Disable Generic 1 (ACP) DIP disabled XX1xb Enable Generic 2 DIP disabled XXXxb Disable Generic 2 DIP enabled XXXb Enable Generic 2 DIP enabled XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP 3 bytes of address space, 31 bytes of address space, 31 bytes of data 001b Gen 1 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dat 001b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dat 011b<				-1-1			MDZ	
These bits reflect the DIP types enabled. It can be updated while the port is enabled. Within 2 vbla periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX0b Disable Audio DIP enabled XX0b Disable Generic 1 (ACP) DIP enabled XX0b Disable Generic 2 DIP disabled XX1b Enable Generic 2 DIP disabled X0Xb Disable Generic 2 DIP disabled X1Xb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXb Enable Generic 2 DIP enabled, can be used or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 2 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address sp			enable	status			PO DO	
periods, the DIP is guaranteed to have been transmitted. Disabling a DIP type results in setting the contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XX1b Enable Audio DIP enabled XX1b Enable Generic 1 (ACP) DIP enabled XX1b Disable Generic 1 (ACP) DIP enabled X1Xb Enable Generic 2 DIP disabled X1Xb Enable Generic 2 DIP enabled X1Xb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b <td></td> <td></td> <td>rofloat</td> <td></td> <td>turnen enchlad. It een he</td> <td>undeted with</td> <td></td>			rofloat		turnen enchlad. It een he	undeted with		
contents of that DIP buffer to zero. A reserved setting reflects a disabled DIP. Value Name Description XXX0b Disable Audio DIP disabled XXX1b Enable Audio DIP enabled XX0b Disable Generic 1 (ACP) DIP disabled XX1xb Enable Generic 2 DIP disabled X1xb Enable Generic 2 DIP disabled X1xb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXxb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of								
Value Name Description XXX0b Disable Audio DIP disabled XXX1b Enable Audio DIP enabled XX0xb Disable Generic 1 (ACP) DIP disabled XX1xb Enable Generic 1 (ACP) DIP enabled X0xb Disable Generic 2 DIP disabled X1xxb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 X1xxb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1xxxb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data 010b Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data 010b Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of 2000 011b Generic 3 (ISRC2) Data								
XXX1b Enable Audio DIP enabled XX0xb Disable Generic 1 (ACP) DIP enabled XX1xb Enable Generic 2 DIP disabled XXxb Disable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1xxb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1xxxb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island								
XX0Xb Disable Generic 1 (ACP) DIP disabled XX1Xb Enable Generic 1 (ACP) DIP enabled X0XXb Disable Generic 2 DIP disabled X1XXb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 X1XXb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 X1XXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 4 (SI bytes of address space, 31 bytes of data) 17:16 DIP transmission frequency Acccess: RO These bits reflect the frequency of DIP transmission for the DIP buffer type	XXXC)b I	Disable	e Ai	udio DIP disabled		•	
XX1Xb Enable Generic 1 (ACP) DIP enabled X0XXb Disable Generic 2 DIP disabled X1XXb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 0111b Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes	XXX1	b I	Enable	A	udio DIP enabled			
X0XXb Disable Generic 2 DIP disabled X1XXb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of dat 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dat 010b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dat 011b Gen 3 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dat 017:16 DIP transmission frequency RO These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When writing DIP data, this value is also latched when the first DW of the DIP is written. When writing DIP data, this value is also latched when the first DW of the DIP buffer designated in bit 20:18. Value Name Description Dob	XX0X	(b l	Disable	e G	eneric 1 (ACP) DIP disab	led		
X1XXb Enable Generic 2 DIP enabled, can be used by ISRC1 or ISRC2 1XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 001b Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of dat 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dat 010b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 011b Gen 4 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 011b Gen 6 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 011b Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of d 017:16 DIP transmission frequency </td <td>XX1X</td> <td>(b l</td> <td>Enable</td> <td>G</td> <td colspan="3"></td>	XX1X	(b l	Enable	G				
1XXXb Reserved Reserved 20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 017:16 DIP transmission frequency RO Access: RO RO These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18.	VOVV	h l	Disable			icu		
20:18 DIP buffer index This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 010b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of data) 04thers Reserved RO 71:16 DIP transmission frequency RO Access: RO RO These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18. Value Name Description<								
This field is used during read of different DIPs, and during read or write of ELD data. These bits ar used as an index to their respective DIP or ELD buffers. When the index is not valid, the contents DIP will return all 0's. Value Name Description 000b Audio Audio DIP (31 bytes of address space, 31 bytes of data) 001b Gen 1 Generic 1 (ACP) Data Island Packet (31 bytes of address space, 31 bytes of data) 001b Gen 2 Generic 2 (ISRC1) Data Island Packet (31 bytes of address space, 31 bytes of dato) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011c Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 011b Gen 3 Generic 3 (ISRC2) Data Island Packet (31 bytes of address space, 31 bytes of dot) 17:16 DIF transmission frequency Maccess: RO <td>X1XX</td> <td>(b l</td> <td>Enable</td> <td>G</td> <td>eneric 2 DIP enabled, ca</td> <td></td> <td>by ISRC1 or ISRC2</td>	X1XX	(b l	Enable	G	eneric 2 DIP enabled, ca		by ISRC1 or ISRC2	
17:16 DIP transmission frequency Access: RO These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18. Value Name Value Description 00b Disable 01b Reserved 10b Send Once 11b Best Effort Best effort (Send at least every other vsync)	X1XX 1XXX 20:18 DIP b	ໃb ໃb ouffer	Enable Reserv • index	ed R	eneric 2 DIP enabled, ca eserved	n be used l		
Access: RO These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18. Value Name Description 00b Disable Disabled 01b Reserved Reserved 10b Send Once Send Once 11b Best Effort Best effort (Send at least every other vsync) 15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Valu 000b 001b 010b 011b	(b (b (b ield is as ar <i>i</i> ill ret e N Auc Ger Ger Ger	Enable Reserv r index s used n index turn all lame dio n 1 n 2 n 3	during re to their r 0's. Audio DI Generic Generic Generic	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac	n be used t during rea ffers. Wher Descrip pace, 31 by ket (31 byte acket (31 byte	d or write of ELD data. These bits an the index is not valid, the contents o ption rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data	
These bits reflect the frequency of DIP transmission for the DIP buffer type designated in bits 20:1 When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18. Value Name Description 00b Disable Disabled 01b Reserved Reserved 10b Send Once Send Once 11b Best Effort Best effort (Send at least every other vsync) 15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Valu 000b 001b 010b 011b	(b (b (b ield is as ar <i>i</i> ill ret e N Auc Ger Ger Ger	Enable Reserv r index s used n index turn all lame dio n 1 n 2 n 3	during re to their r 0's. Audio DI Generic Generic Generic	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac	n be used t during rea ffers. Wher Descrip pace, 31 by ket (31 byte acket (31 byte	d or write of ELD data. These bits an the index is not valid, the contents o ption rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data	
When writing DIP data, this value is also latched when the first DW of the DIP is written. When read, this value reflects the DIP transmission frequency for the DIP buffer designated in bit 20:18. Value Name Description 00b Disable Disabled 01b Reserved Reserved 10b Send Once Send Once 11b Best Effort Best effort (Send at least every other vsync) 15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 001b 010b 011b Other	(b (b (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	Enable Reserv r index s used n index turn all lame dio n 1 n 2 n 3 served	during re to their r 0's. Audio DI Generic Generic Reserve	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sp 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d	n be used t during rea ffers. Wher Descrip pace, 31 by ket (31 byte acket (31 byte	d or write of ELD data. These bits an the index is not valid, the contents o ption rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data	
00b Disable Disabled 01b Reserved Reserved 10b Send Once Send Once 11b Best Effort Best effort (Send at least every other vsync) 15 Reserved	20:18 DIP b This f used DIP w Value 000b 001b 010b 011b 011b 0ther 17:16 DIP tr Acces	(b) (b) ouffer ield is as ar vill ret e Auc Gei Gei Gei SS:	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served missio	during re to their r 0's. Audio DI Generic Generic Generic Reserve n freque	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d ncy	n be used t during rea ffers. Wher Descrip pace, 31 by ket (31 by acket (31 by acket (31 by	d or write of ELD data. These bits and the index is not valid, the contents of ption vtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data ytes of address space, 31 bytes of data	
01b Reserved 10b Send Once 11b Best Effort 15 Reserved	20:18 DIP b This f used DIP w Value 000b 011b 010b 011b 010b 011b 011b 010b 011b 011b 010b 011b 011b 010b 011b	(b) (b) uffer ield is as ar vill ret e N Auco Gei Gio Gei Gio Gei Gei Gei Gei Gio Gio <	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served reflect ng DIP d, this v	during re to their r 0's. Audio DI Generic Generic Generic Reserver n freque the freque value ref	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d ncy uency of DIP transmission s value is also latched wi	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket (31 by ack	d or write of ELD data. These bits are the index is not valid, the contents of tes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data ytes of address space, 31 bytes of data (RO) P buffer type designated in bits 20:1 t DW of the DIP is written. y for the DIP buffer designated in bits	
10b Send Once 11b Best Effort 15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 011b 010b 011b 010b 011b 011b 01her 17:16 DIP tr Acces These When When 20:18 Val	(b) (b) uuffer ield is as ar ivill ret e N Auco Ger Ss: a bits o writi n rea uue	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served n 3 served reflect ng DIP d, this	during re to their r 0's. Audio DI Generic Generic Generic Reserver n freque the freque data, thi value refl	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address s 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d ncy uency of DIP transmission s value is also latched wi ects the DIP transmission	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket (31 by ack	d or write of ELD data. These bits are the index is not valid, the contents of tes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data ytes of address space, 31 bytes of data (RO) P buffer type designated in bits 20:1 t DW of the DIP is written. y for the DIP buffer designated in bits	
11b Best Effort Best effort (Send at least every other vsync) 15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 011b 010b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 001b 000b 000b 001b 000b 001b 0000b 0000	(b) (b) uuffer ield is as ar /ill ret e N Auco Ger Ger Ger Ger Ger Ger SS: a bits a writi n read uu	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served missio reflect ng DIP d, this UISable	during re to their r 0's. Audio DI Generic Generic Generic Reserve the freque data, thi value refl	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d ncy uency of DIP transmission s value is also latched wi ects the DIP transmission Disabled	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket (31 by ack	d or write of ELD data. These bits ar the index is not valid, the contents otion rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of d ytes of address space, 31 bytes of d with the space of address space of the	
15 Reserved	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 011b 010b 011b 011b 011b 011b 011	(b) (b) uuffer ield is as ar vill ret e N Auco Gen Ge	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served missio reflect ng DIP d, this Disable Reserv	during reto their r 0's. Audio DI Generic Generic Generic Reserve the freque data, thi value refl Name e	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d ISRC2) Data Island Pac d ncy uency of DIP transmission s value is also latched wi ects the DIP transmission bisabled Reserved	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket (31 by ack	d or write of ELD data. These bits ar the index is not valid, the contents otion rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of d ytes of address space, 31 bytes of d with the space of address space of the	
	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 011b 010b 010b 011b 010b 011b 011b 01her 17:16 DIP tr Acces These When When 20:18 Val 00b 01b 10b	(b) (b) uffer ield is as ar vill ret e N Auco Gel Gel Gel Gel Gel Gel Gel SS: e bits se bits n rea ue	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served missio reflect ng DIP d, this Disable Reserv Send C	during reto their r 0's. Audio DI Generic Generic Generic Reserver the freque data, thi value refl Name e ved Dnce	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d (ISRC2) Data Island Pac d (ISRC2) Data Island Pac a system bisabled Reserved Send Once	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket firs n for the DI hen the firs n frequency	d or write of ELD data. These bits ar the index is not valid, the contents otion rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data ytes of address space, 31 bytes of data wites of address space, 31 bytes of data (RO) P buffer type designated in bits 20:1 t DW of the DIP is written. y for the DIP buffer designated in bits escription	
	X1XX 1XXX 20:18 DIP b This f used DIP w Value 000b 011b 010b 010b 011b 010b 011b 01her 17:16 DIP tr Acces These When When 20:18 Val 00b 01b 10b 11b 00b 01b	(b) (b) uffer ield is as ar <i>ii ii iii iii iiii iiii iiiii iiiiii iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii</i>	Enable Reserv index s used index turn all ame dio n 1 n 2 n 3 served missio reflect ng DIP d, this Disable Reserv Send C	during reto their r 0's. Audio DI Generic Generic Generic Reserver the freque data, thi value refl Name e ved Dnce	eneric 2 DIP enabled, car eserved and of different DIPs, and espective DIP or ELD bu P (31 bytes of address sj 1 (ACP) Data Island Pac 2 (ISRC1) Data Island Pac 3 (ISRC2) Data Island Pac d (ISRC2) Data Island Pac d I (ISRC2) Data Island Pac d uency of DIP transmission s value is also latched will ects the DIP transmission Disabled Reserved Send Once	n be used to during rea ffers. Wher Descrip pace, 31 by ket (31 by acket firs n for the DI hen the firs n frequency	d or write of ELD data. These bits ar the index is not valid, the contents otion rtes of data) es of address space, 31 bytes of data ytes of address space, 31 bytes of data ytes of address space, 31 bytes of data wites of address space, 31 bytes of data (RO) P buffer type designated in bits 20:1 t DW of the DIP is written. y for the DIP buffer designated in bits escription	



	AUD_CNTL_ST						
	Default Value: 10101b 84 Bytes of ELD						
	Access: RO						
	This field reflects the size of the ELD buffer in DWORDs						
9:5	ELD access address Selects the DWORD address for access to the ELD buffer (84 bytes). The value wraps back to zero when incremented past the max addressing value 0x1F. This field change takes effect immediately after being written. The read value indicates the current access address.						
4	ELD ACK Acknowledgement from the audio driver that ELD read has been completed						
3:0	DIP access address Selects the DWORD address for access to the DIP buffers. The value wraps back to zero when it incremented past the max addressing value of 0xF. This field change takes effect immediately after being written. The read value indicates the current access address.						

4.2.10 AUD_CNTRL_ST2— Audio Control State 2

	AUD CNTRL ST2						
	AUD_CNTRL_ST2						
Register Spa	ace: MMIO: 0/2/0						
Project:							
Default Valu	e: 0x0000000						
Access:	R/W						
Size (in bits)	: 32						
Address:	E50C0h-E50C3h						
Name:	Audio Control State 2						
ShortName:	AUD_CNTRL_ST2						
	Description Reserved						
8	ELD validD This R/W bit reflects the state of the ELD data written to the ELD RAM. After writing the ELD data, the video software must set this bit to 1 to indicate that the ELD data is valid. At audio codec initialization, or on a hotplug event, this bit is set to 0 by the video software. This bit is reflected in the audio pin complex widget as the ELD valid status bit. Value Name Ob Invalid ELD data invalid (default, when writing ELD data, set 0 by software) 1b Valid						
7:6	Reserved						
4	ELD validC See ELD_validD descripion.						
	Value Name Description						



AUD_CNTRL_ST2								
	0b	Invalid	ELD data invalid (default, when writing ELD data, set 0 by software)					
	1b	Valid	ELD data valid (Set by video software only)					
3:2	Reserve	ed						
0	ELD va	lidB						
	See ELI	D_validD	descripion.					
	Value	Name	Description					
	0b Invalid ELD data invalid (default, when writing ELD data, set 0 by software)							
	1b	Valid	ELD data valid (Set by video software only)					

4.2.11 AUD_HDMIW_HDMIEDID—Audio HDMI Data EDID Block

AUD_HDMIW_HDMIEDID							
Register Space:	MMIO: 0/2/0						
Project:							
Default Value:	0x0000000						
Access:	R/W						
Size (in bits):	32						
Address:	E5050h-E5053h						
Name:	Audio HDMI Data EDID Block Transcoder A						
ShortName:	AUD_HDMIW_HDMIEDID_A						
Address:	E5150h-E5153h						
Name:	Audio HDMI Data EDID Block Transcoder B						
ShortName:	AUD_HDMIW_HDMIEDID_B						
Address:	E5250h-E5253h						
Name:	Audio HDMI Data EDID Block Transcoder C						
ShortName:	AUD_HDMIW_HDMIEDID_C						
structure to these register more than 48 bytes to the Specific Data Block is des These values are returne command. Writing sequence: - Video software sets EL DWORD to be written. - Video software writes E write, wrapping around to software must write an er - Please note that the au driver can unilaterally writ Reading sequence: - Video software sets the	The HDMI data block from the EDID. The graphics driver reads the EDID and writes the rs. The vendor specific data block may be longer than 8 bytes, but the driver must not write a buffer. The EDID format is Version 3 within the CEA-861B specification. The HDMI Vendor scribed in version 1.1 of the HDMI specification. ad from the device as the HDMI Vendor Specific Data Block response to a Get HDMI Widget D invalid, and sets the ELD access address to 0, or to the desired ELD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD address 0 when the max buffer address size of 0xF has been reached. Please note that the DWORD at a time. dio driver checks the valid bit with each byte read of the ELD. This means that the video te ELD access address to 0, or to the desired DWORD to be read. LD data 1 DWORD at a time. The ELD access address autoincrements with each DWORD						



	AUD_HDMIW_HDMIEDID							
read, wrap	oping a	around to address 0 when the max buffer address size of 0xF has been reached.						
DWord	Bit	Description						
0		EDID HDMI Data Block Please note that the contents of this buffer are not cleared when ELD is disabled. The contents of this buffer are cleared during gfx reset						

4.2.12 AUD_HDMIW_INFOFR—Audio Widget Data Island Packet

AUD_HDMIW_INFOFR								
Register Space:	MMIO: 0/2/0							
Project:								
Default Value:	0x0000000							
Access:	RO							
Size (in bits):	32							
Address:	E5054h-E5057h							
Name:	Audio Widget Data Island Packet Transcoder A							
ShortName:	AUD_HDMIW_INFOFR_A							
Address:	E5154h-E5157h							
Name:	Audio Widget Data Island Packet Transcoder B							
ShortName:	AUD_HDMIW_INFOFR_B							
Address:	E5254h-E5257h							
Name:	Audio Widget Data Island Packet Transcoder C							
ShortName:	AUD_HDMIW_INFOFR_C							
When the IF type or dword index is not valid, the contents of the DIP will return all 0's. These values are programmed by the audio driver in an HDMI Widget Set command. To fetch a specific byte, the audio driver should send an HDMI Widget HDMI DIP Index Pointer Set command to set the index, then fetch the indexed byte using the HDMI DIP get. Video software reads DIP data 1 DWORD at a time. The DIP access address auto increments with each DWORD write, wrapping around to address 0 when the max buffer address size of 0xF has been reached. DWord Bit								
0 31:0 Data Islan This reflec								



5. South Display Engine Transcoder and FDI Control

5.1 Transcoder Control

5.1.1 TRANS_CONF—Transcoder Configuration

				TRANS_CC	DNF	
Registe	er Spa	ice:		MMIO: 0/2/0		
Project	:					
Default	Valu	e:		0x0000000		
Access	5:			R/W		
Size (in	n bits)	:		32		
Double	Buffe	er Update Point:		Start of vertical bla	nk OR transcoder disabled	
Addres	s:			F0008h-F000Bh		
Name:				Transcoder A Confi	ig	
ShortN	ame:			TRANS_CONF_A		
Addres	s:			F1008h-F100Bh		
Name:				Transcoder B Confi	ig	
ShortN	ame:			TRANS_CONF_B		
Addres	s:			F2008h-F200Bh		
Name:				Transcoder C Confi	ig	
ShortN	ame:			TRANS_CONF_C		
DWord	Bit			Desc	ription	
0	31	Turning the trans	the value of o coder off disa I.		scoder. erator and synchronization pulses to the display wi ues before this bit is enabled.	rill
		Value		Name	Description	
		0b	Disabl	Э	Disabled	
		1b	Enable	e Enabled		
			ning Notes			
		0xF2064) bit 31 =	1 prior to ena	ride (transcoder A 0xF0064, transcoder B 0xF1064, transcoder C nabling the transcoder. Clear timing override (transcoder A 0xF0064, oder C 0xF2064) bit $31 = 0$ after disabling the transcoder.		
	30	Transcoder Stat	-			
		This read only bit Value	indicates the Nam	actual state of the tra	anscoder. Description	
			Disabled	-	er is disabled	
				Inanscou		



	TRANS_CONF							
	1b Enabled Transcoder is enabled							
29:24	Reserved							
23:21	Interlace	d Mode						
	These bit	s are used for	control of the	transcoder interlaced mode.				
	Value	Name		Description				
	000b	Progressive	Progressiv	e				
	011b	Interlaced	Interlaced	(north display must also be set to interlaced)				
	Others	Reserved						
20:11	Reserved	d						
	This bit is used to limit the color range of the port outputs from 1 to 254 for 8-bit components, 4 to 105 for 10-bit components, or 16 to 4079 for 12-bit components. Values outside of the range will be clamped to fit within the range. There is no need to set this bit if the equivalent bit is set in the north display pipe configuration register Value Name Description 0b Full							
9:0	1b Limit Limit range Reserved							

5.2 FDI Receiver

5.2.1 FDI_RX_CTL— FDI Rx Control

	FDI_RX_CTL	
Register Space:		MMIO: 0/2/0
Project:		
Default Value:		0x0000040
Access:		R/W
Size (in bits):		32
Double Buffer Update Point:		Depends on bit
Address:	F000Ch-F000Fh	
Name:	FDI A RX Control	
ShortName:	FDI_RX_CTL_A	
Address:	F100Ch-F100Fh	
Name:	FDI B RX Control	
ShortName:	FDI_RX_CTL_B	
Address:	F200Ch-F200Fh	
Name:	FDI C RX Control	
ShortName:	FDI_RX_CTL_C	
DWord Bit	Description	



31	FDI Rx Enable Disabling this port will put it in its lowest power state.								
		port will put it in it							
	Value Ob	Disable	Description Disable the FDI Rx interface						
	1b Enable Enable the FDI Rx interface								
	Programming Notes Proje								
			eversed, set FDI Polarity Reversal (transcoder A 0xF0064, der C 0xF2064) bit 29 = 1 prior to enabling FDI Rx.						
			enabled if FDIB is never used.						
	Workaround	: 0xC2000 bit #12	must be programmed correctly prior to enabling FDIB or FDIC nabling either FDIB or FDIC.						
	If 0xC2000 b lanes.	oit #12 = 0: Only FI	DIB can be used. FDIC cannot be used. FDIB can use up to 4						
	FDIC can use modes, even	e up to 2 lanes. It is if FDIC will not be	DIB and FDIC can be used. FDIB can use up to 2 lanes and s recommended to select this when using FDIB in 1 or 2 lane used at that time, so that if FDIC is later enabled it will not be change the 0xC2000 setting.						
			change the 0x02000 setting.						
30:28									
30:28 Reserved									
27	This bit enab Once the FS	code is incorrectly	MBZ ror correction over FDI. y received, the receiver will recover the FS code.						
27	FS error cor This bit enab Once the FS The FDI Rx	les the Fill Start en code is incorrectly	ror correction over FDI.						
27	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A	les the Fill Start en code is incorrectly TU size register m active+2)/TU >= 1	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c						
27	FS error con This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value	les the Fill Start en code is incorrectly TU size register m Active+2)/TU >= 1 Name	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction						
	FS error con This bit enab Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error cor	les the Fill Start en code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction						
	FS error con This bit enab Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error con This bit enab	les the Fill Start err code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI.						
	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value	les the Fill Start en code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End erro Name	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Description						
	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob	les the Fill Start en code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End erro Name Disable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Description Disable FE Error Correction						
26	FS error cor This bit enab Once the FS The FDI Rx set this bit: (<i>A</i> Value Ob 1b FE error cor This bit enab Value Ob 1b	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Name Disable Enable Enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Description						
26	FS error corr This bit enabl Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error corr This bit enabl Value Ob 1b FS error rep	les the Fill Start err code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End erro Name Disable Enable orting enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction						
26	FS error cor This bit enab Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable Enable orting enable les the FS error re	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction Enable FE Error Correction Enable FE Error Correction						
26	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab Value	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable Enable orting enable les the FS error re Name	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction Enable FE Error Correction porting over FDI. Description						
26	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab Value Ob	les the Fill Start error code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable orting enable les the FS error re Name Disable Disable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction porting over FDI. Description Disable FE Error Correction Enable FE Error Correction						
26	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab Value	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable Enable orting enable les the FS error re Name	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in o Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction Enable FE Error Correction porting over FDI. Description						
26	FS error corr This bit enabl Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error corr This bit enabl Value Ob 1b FS error rep This bit enabl Value Ob 1b FE error rep	les the Fill Start error code is incorrectly TU size register mi active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable orting enable les the FS error re Name Disable Disable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in consistent of the following condition must be met in construction Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction porting over FDI. Description Disable FS Error Reporting Enable FS Error Reporting Enable FS Error Reporting						
26	FS error corr This bit enabl Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error corr This bit enabl Value Ob 1b FS error rep This bit enabl Value Ob 1b FE error rep	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable Enable Disable Enable Orting enable les the FS error rej Name Disable Enable orting enable Enable orting enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction porting over FDI. Description Disable FS Error Reporting Enable FS Error Reporting Enable FS Error Reporting						
26	FS error cor This bit enable Once the FS The FDI Rx set this bit: (A Value Ob 1b FE error cor This bit enable Value Ob 1b FS error rep This bit enable Value Ob 1b FE error rep This bit enable FE error rep This bit enable This bit enable Ob 1b	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable Enable Disable Enable Orting enable les the FS error re Name Disable Enable Enable Orting enable Enable Enable Orting enable Enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction porting over FDI. Description Disable FS Error Reporting Enable FS Error Reporting Enable FS Error Reporting Enable FS Error Reporting Porting over FDI.						
26	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab Value Ob 1b FE error rep This bit enab Value	les the Fill Start error rection enable Enable Enable Enable Enable Enable Enable Enable Enable Enable Enable Enable Orting enable Enable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in c Description Disable FS Error Correction Enable FS Error Correction or correction over FDI. Disable FE Error Correction Enable FE Error Correction Enable FE Error Correction porting over FDI. Description Disable FS Error Reporting Enable FS Error Reporting Enable FS Error Reporting porting over FDI. Description Disable FS Error Reporting Enable FS Error Reporting porting over FDI. Description Disable FE Error Reporting						
26	FS error cor This bit enab Once the FS The FDI Rx ⁻ set this bit: (A Value Ob 1b FE error cor This bit enab Value Ob 1b FS error rep This bit enab Value Ob 1b FE error rep This bit enab Value Ob 1b	les the Fill Start error code is incorrectly TU size register mi Active+2)/TU >= 1 Name Disable Enable rection enable les the Fill End error Disable Enable Orting enable les the FS error re Name Disable Enable Orting enable les the FE error re Name Disable Enable Disable Disable Disable Disable Disable	ror correction over FDI. y received, the receiver will recover the FS code. ust be set correctly and the following condition must be met in consistent of the provided set of the provid						



	1			DI_RX_C		
			t is enabled. Update		t is disabled then re-enabled	
	-	alue		Name	Description	
	000b				x1 Mode	
	001b	x2 Mode			x2 Mode	
	010b 011b				x3 Mode	
			x4 Mode		x4 Mode	
	Others		Reserved			
				Programm	ing Notes	
			B and FDI C share la port width is 2 lanes			
					disabled, 2 lanes when FDI C is enab	led.
18:1	6Bits Per C	olor				
	This field s	elects	the number of bits p			
			es place on the Vbla			
		lue	Nai	me	Description	
	000b		8 bpc		8 bits per color	
	001b		10 bpc		10 bits per color	
	010b		6 bpc		6 bits per color	
	011b		12 bpc		12 bits per color	
	Others		Reserved		Reserved	
	This bit is ORed with		t be off in order for t	his bit to take e	or DMI. Iffect.	
			t be off in order for the with the link reversa			ers.
	This bit is	ORed	with the link reversa	l strap override	ffect. s from any other FDI Rx Control regist	ers.
	This bit is Value	ORed	with the link reversa Name verwritten	I strap override	ffect. s from any other FDI Rx Control regist Description	ers.
14	This bit is Value 0b 1b	ORed Not O Overw	with the link reversa Name verwritten vritten	I strap override	ffect. s from any other FDI Rx Control regist Description al strap not overwritten	ers.
14	This bit is Value 0b 1b DMI Link r	ORed Not O Overw	with the link reversa Name verwritten vritten	I strap override	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten.	ers.
14	This bit is Value Ob 1b DMI Link r Access:	ORed Not O Overv	with the link reversa Name verwritten vritten al status	l strap override Link revers Link revers	ffect. s from any other FDI Rx Control regist Description al strap not overwritten	ers.
14	This bit is Value Ob 1b DMI Link r Access:	ORed Not O Overw reversa	with the link reversa Name verwritten vritten	I strap override Link revers Link revers	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten.	ers.
14	This bit is Value Ob 1b DMI Link r Access: This bit refi Value	ORed V Not O Overv eversa	with the link reversa Name verwritten vritten al status ne DMI link reversal s Nam	I strap override Link revers Link revers	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO Description	ers.
14	This bit is Value Ob 1b DMI Link r Access: This bit ref	ORed V Not O Overw eversa	with the link reversa Name verwritten vritten al status ne DMI link reversal s	I strap override Link revers Link revers	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO	ers.
	This bit is Value Ob 1b DMI Link r Access: This bit refi Value Ob 1b	ORed V Not O Overw reversa	with the link reversa Name verwritten al status ne DMI link reversal s Nam Not Reversed	I strap override Link revers Link revers	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed	ers.
	This bit is Value Ob 1b DMI Link r Access: This bit refi Value Ob 1b FDI PLL e	ORed V Not O Overw reversa	with the link reversa Name verwritten al status ne DMI link reversal s Nam Not Reversed	I strap override Link revers Link revers	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO Link not reversed Link reversed.	ers.
	This bit is Value Ob 1b DMI Link r Access: This bit refi Value Ob 1b FDI PLL en Format:	ORed Not O Overv reversa lects th e nable	with the link reversa Name verwritten al status ne DMI link reversal s Not Reversed Reversed	I strap override Link revers Link revers	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed	ers.
14	This bit is Value Ob 1b DMI Link r Access: This bit refive Value Ob 1b FDI PLL en Format: This bit ena	ORed Not O Overw eversa lects th e nable ables th	with the link reversa Name verwritten al status ne DMI link reversal s Not Reversed Reversed he FDI PLL.	I strap override Link revers Link revers strap.	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable	ers.
	This bit is Value Ob 1b DMI Link r Access: This bit refive Value Ob 1b FDI PLL en Format: This bit ena	ORed Not O Overw eversa lects th e nable ables th	with the link reversa Name verwritten al status ne DMI link reversal s Not Reversed Reversed he FDI PLL.	I strap override Link revers Link revers strap. ne ables from any	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers.	ers.
	This bit is Value Ob 1b DMI Link r Access: This bit refive Value Ob 1b FDI PLL et Format: This bit ena This bit is	ORed Not O Overv eversa lects th e nable ables th ORed	with the link reversa Name verwritten al status he DMI link reversal s Not Reversed Reversed he FDI PLL. with the FDI PLL en:	I strap override Link revers Link revers strap. ne ables from any Programm	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers.	
13	This bit is Value Ob 1b DMI Link r Access: This bit ref Value Ob 1b FDI PLL et Format: This bit ena This bit ena This bit is Restriction	ORed Not O Overv eversa lects th e nable ables th ORed	with the link reversa Name verwritten al status he DMI link reversal s Not Reversed Reversed he FDI PLL. with the FDI PLL en:	I strap override Link revers Link revers strap. ne ables from any Programm	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers. ing Notes	
13	This bit is Value Ob 1b DMI Link r Access: This bit refive Value Ob 1b FDI PLL en Format: This bit ena This bit is Restriction link.	ORed 1 Not O Overv reversa lects th e nables th ORed 1 i : After	with the link reversa Name verwritten al status ne DMI link reversal s Nam Not Reversed Reversed he FDI PLL. with the FDI PLL en:	I strap override Link revers Link revers strap. ne ables from any Programm	effect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers. ing Notes	
	This bit is Value Ob 1b DMI Link r Access: This bit ref Value Ob 1b FDI PLL et Format: This bit ena This bit ena This bit ena this bit is Restriction link. Reserved Composite This bit sel	ORed V Not O Overv eversa lects the ables the ORed V i : After e Sync lects be	with the link reversa Name verwritten al status e DMI link reversal s Not Reversed Reversed he FDI PLL. with the FDI PLL ena enabling the FDI PL select etween composite St	I strap override Link revers Link revers strap. ne ables from any Programm L, software many ync and separa	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers. ing Notes Just wait for a warmup period before en ate Fsync/Lsync on this port.	
13	This bit is Value Ob 1b DMI Link r Access: This bit ref Value Ob 1b FDI PLL et Format: This bit ena This bit ena This bit ena this bit is Restriction link. Reserved Composite This bit sel This bit sel	ORed V Not O Overv eversa lects the ables the ORed V i : After e Sync lects be ORed V	with the link reversa Name verwritten al status e DMI link reversal s Not Reversed Reversed he FDI PLL. with the FDI PLL ena enabling the FDI PL enabling the SI PL stween composite Si with the composite si	I strap override Link revers Link revers strap. ne ables from any Programm L, software many ync and separa	Intersect of the second secon	
13	This bit is Value Ob 1b DMI Link r Access: This bit ref Value Ob 1b FDI PLL et Format: This bit ena This bit ena This bit ena this bit is Restriction link. Reserved Composite This bit sel	ORed V Not O Overw eversa lects th e nables th ORed V i : After e Sync lects be ORed V	with the link reversa Name verwritten al status e DMI link reversal s Not Reversed Reversed he FDI PLL. with the FDI PLL ena enabling the FDI PL select etween composite St	ables from any Programm LL, software m ync and separa	ffect. s from any other FDI Rx Control regist Description al strap not overwritten al strap overwritten. RO RO Link not reversed Link reversed. Enable other FDI Rx Control registers. ing Notes Just wait for a warmup period before en ate Fsync/Lsync on this port.	



			FDI_RX_	CTL				
	1b	Composite	Co	mposite Sync				
	Programming Notes							
	Restriction : Composite sync can only be used if the CPU display supports it.							
	FDI A can enabled.	use either separ	ate sync or composi	te sync. FDI A must use composite sync when FDI				
	enabled.	use either separation only use composition		te sync. FDI B must use composite sync when FDI				
	using FDI A	A or FDI B, so that		nc when the CPU display supports it, even when ju bled later without needing to temporarily disable FE				
10	FDI Auto T	rain						
			aining on this port.					
	Locked on Value		d. Updates when po	rt is disabled. Description				
	0b	Disable		I auto-training				
	1b	Enable		l auto-training				
9:8		ng pattern enab						
9.0		are used for link						
	Value	Name		Description				
	00b	Pattern 1	Pattern 1 enabled	attern 1 enabled				
	01b	Pattern 2	Pattern 2 enabled					
	10b	Idle	Idle Pattern enable	ed				
	11b	Normal	Link not in training	: Send normal pixels				
	Destriction	·) //h e e e e e e b lie e		mming Notes				
			re-enabled with patt	turned on with pattern 1 enabled. When retraining, ern 1 enabled.				
6	Enhanced	Framing Enable)					
		ects enhanced fra						
		1	· · ·	port is disabled then re-enabled				
	Value		lame	Description				
	0b 1 b	Disable		Enhanced framing disabled				
	1b	Enable [Defaul	-	Enhanced framing enabled				
4		PCDCLK selecti		the row appillator alook and PCDCLK				
			bart of enabling and	the raw oscillator clock and PCDCLK.				
				other FDI Rx Control registers.				
1	Val		Name	Description				
				Rawclk used				
		Rawcl						
	0b 1b	Rawcli PCDC		PCDCLK used				
	0b			PCDCLK used				
	0b		LK	PCDCLK used				



FDI_RX_CTL Reserved 3:0 MBZ Format:

5.2.2 FDI_RX_MISC— FDI Rx Miscellaneous

				FDI_RX_I	WISC			
Registe	er Spa	ace:			MMIO: 0/2/0			
Project	t:							
Defaul	0x0000080							
Access	s:				R/W			
Size (ir	n bits)	:			32			
Addres		-		F0010h-F0013h				
Name:				FDI A RX Miscellaned	au c			
ShortN				FDI_RX_MISC_A	503			
Addres				F1010h-F1013h				
Name:				FDI B RX Miscellaned	DUS			
ShortN	lame:			FDI_RX_MISC_B				
Addres	ss:			F2010h-F2013h				
Name:				FDI C RX Miscellaned	ous			
ShortN	lame:			FDI_RX_MISC_C				
DWord				De	scription			
0	31:22	Reserved						
		Format:	-		MBZ			
	_	TP1 to TP2 These bits s training.		ber of link clocks to cou	unt before transitioning from TP1 to TP2 during auto			
		Value	Name	Description				
		10b	48	48 clocks - required programming				
		11b	64	64 clocks				
					mming Notes			
		Restriction :	Program to 4	8 clocks before enablin	g FDI with auto-training.			
	19	Reserved						
		Format:			MBZ			
		Bit Lock Tir						
		These bits select the number of link clocks to count before timing out on bit lock during auto						
		000b	lue	Name 128	Description 128 clocks			
		000b 001b		256	256 clocks			
		010b		384	384 clocks			
		011b		512	512 clocks			
		100b		640	640 clocks			



FDI_RX_MISC						
	101b		768		768 clocks	
	110b		896		896 clocks	
	111b		1024		1024 clocks	
15:13 Reserved						
	Format:					MBZ
	FDI Delay This field specifies latency as relative delay with respect to the dot clock required for active data over the FDI interface to reach the timing generator FIFO in the transcoder.					
Value Name				Description		
80h 80h [Default]				Default		
90h 90h Required for al			all FDI config	gurations		
	Programming Notes					
	Workaround : Program 90h when FDI is used.					

5.2.3 FDI_RX_IMR — FDI Rx Interrupt Mask

FDI Receiver Interrupt Bit Definition					
Register Spa	ce: MMIO: 0/2/0				
Project:					
Default Value	: 0x0000000				
Size (in bits):	32				
The FDI_RX_ Display Engin	(FDI Rx) interrupt bits come from FDI Receiver events. IIR bits are ORed together to generate the FDI_RX Combined Interrupt which will appear in the South e Interrupt Control Registers. eiver Interrupt Control Registers all share the same bit definitions from this table.				
DWord B					
0 31:1	2 Reserved				
11	FDI RX Bit Lock Timeout This indicates that bit lock timeout occured.				
10	FDI RX Interlane Alignment This indicates all the lanes are properly inter-lane aligned.				
9	FDI RX Symbol Lock This indicates training pattern 2 was consecutively received successfully on all the enabled lanes.				
8	FDI RX Bit Lock This indicates training pattern 1 was consecutively received successfully on all the enabled lanes.				
7	FDI RX Training Pattern 2 Fail This indicates that the training pattern 2 has failed.				
6	FS Code Error This reports the Fill Start code missing condition.				
5	FE Code Error This reports the Fill End code missing condition.				
4	FDI RX High Symbol Error Rate				



FDI Receiver Interrupt Bit Definition					
		This indicates the received symbol error rate is more than 10^-10.			
	2	FDI RX Pixel FIFO Overflow This indicates the Pixel FIFO overflowed.			
	1	FDI RX Cross Clock FIFO Overflow This indicates the cross clock symbol clock to display clock FIFO overflowed.			
	0	FDI RX Symbol Queue overflow This indicates the symbol queue overflowed.			

FDI_RX_IMR					
Register Space:		MMIO: 0/2/0			
Project:					
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Address:	F	F0018h-F001Bh			
Name:	F	FDI A RX Interrupt Mask			
ShortName: FDI_RX_IMR_A					
Address: F1018h-F101Bh					
Name:	F	DI B RX Interrupt Mask			
ShortName:	F	FDI_RX_IMR_B			
Address:	F	F2018h-F201Bh			
Name:	F	FDI C RX Interrupt Mask			
ShortName: FDI_RX_IMR_C					
See the interrupt bit definition table to find the source event for each interrupt bit.					
DWord Bit Description					
	0 31:0 Interrupt Mask Bits				
	This field contains a bit mask which selects which FDI_RX events are reported int the FDI_RX_IIR.				
Value Name Description					
0b	1	Not Masked – will be reported in the FDI_RX_IIR			
<u>1b</u>	Masked	Masked – will not be reported in the FDI_RX_IIR			



5.2.4 FDI_RX_IIR — FDI Rx Interrupt Identity

FDI_RX_IIR					
Register Sp	ace:		MMIO: 0/2/0		
Project:					
Default Valu	le:		0x0000000		
Access:			R/WC		
Size (in bits):		32		
Address:		F0014h-F0017h			
Name:		FDI A RX Interrupt Ide	entity		
ShortName	:	FDI_RX_IIR_A			
Address:		F1014h-F1017h			
Name:		FDI B RX Interrupt Ide	entity		
ShortName	:	FDI_RX_IIR_B			
Address:		F2014h-F2017h			
Name:		FDI C RX Interrupt Ide	entity		
ShortName	:	FDI_RX_IIR_C			
See the inte	rrupt bit de	efinition table to find the source event f	or each interrupt bit.		
DWord Bit					
	 31:0 Interrupt Identity Bits This field holds the persistent values of the FDI_RX interrupt bits which are unmasked by the FDI_RX_IMR. Bits set in this register will propagate to the combined FDI_RX interrupt in the SDE_ISR. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits. 				
	Value	Name	Description		
	0b	Condition Not Detected	Interrupt Condition Not Detected		
	1b	Condition Detected	Interrupt Condition Detected		



5.2.5 FDI_RX_TUSIZE— FDI Rx Transfer Unit Size

FDI_RX_TUSIZE				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x7E000000			
Access:	R/W			
Size (in bits):	32			
Address:	F0030h-F0033h			
Name:	FDI A RX TU Size 1			
ShortName:	FDI_RX_TUSIZE_1_A			
Address:	F0038h-F003Bh			
Name:	FDI A RX TU Size 2			
ShortName:	FDI_RX_TUSIZE_2_A			
Address:				
Name:	FDI B RX TU Size 1			
ShortName:	FDI_RX_TUSIZE_1_B			
Address:				
Name:	FDI B RX TU Size 2			
ShortName:	FDI_RX_TUSIZE_2_B			
Address:	F2030h-F2033h			
Name:	FDI C RX TU Size 1			
ShortName:	FDI_RX_TUSIZE_1_C			
Address:	F2038h-F203Bh			
Name:	FDI C RX TU Size 2			
ShortName:	FDI_RX_TUSIZE_2_C			
	Programming Notes			
Transmitter. When switching betwee For dynamic refresh ra	eceiver TU1 and TU2 sizes must be programmed to match the TU sizes used by the FDI en two refresh rates, both the TU1 and TU2 values must be programmed. te control, TU1 values are the primary values and are used for the normal setting, and TU2			
values are the secondary values and are used for the lower power setting. DWord Bit Description				
0 31	Reserved			
	Format: MBZ			
30:25	TU Size			
	This field is the size of the transfer unit for FDI, minus one. Value Name			
	111111b 63 [Default]			
	[1,63]			
24:0	Reserved			
	Format: MBZ			



Revision History

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

