

Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 3 Part 3: North Display Engine Registers (Ivy Bridge)

For the 2012 Intel[®] Core[™] Processor Family

May 2012

Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL[®] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



Contents

1.	Introduction	6
1.1	1 Terminology	6
1.2	2 Display Pixel Rate Limitations	6
2.	Display Mode Set Sequence	9
3.	North Display Engine Shared Functions	
3.1	1 VGA	12
3	3.1.1 VGA CONTROL-VGA Control	
3.2	2 Frame Buffer Compression	
3	3.2.1 FBC_CFB_BASE-FBC Compressed Buffer Address	14
3	3.2.2 FBC_CTL-FBC Control	14
3.3	3 Interrupts	16
3	3.3.1 Display Engine Interrupt Bit Definition	17
3	3.3.2 GT Interrupt Bit Definition	19
3	3.3.3 Power Management Interrupt Bit Definition	20
3	3.3.4 ISR-Interrupt Status	20
3.4	4 IMR-Interrupt Mask	21
3	3.4.1 IIR-Interrupt Identity	
3	3.4.2 IER-Interrupt Enable	
3	3.4.3 HOTPLUG_CTL-HOLPIUG CONTON	
3 5	5.4.4 ERK_INT-EITOI IIIteriupis	
0.0	3.5.1 Display Engine Render Response Message Bit Definition	27
2	3.5.2 DE RRMR - Display Engine Render Response Mask	
36	6 Display Timestamp	29
3	3.6.1 TIMESTAMP CTR-Time Stamp Counter Value	
3.7	7 Display Arbitration Control	
3	3.7.1 ARB CTL-Display Arbitration Control 1	30
Э	3.7.2 ARB_CTL2-Display Arbitration Control 2	
3	3.7.3 MSG_CTL-Display Message Control	32
3.8	8 Display Watermarks	33
3	3.8.1 WM_PIPE-Pipe Main Watermarks	33
3	3.8.2 WM_LP-Low Power Watermarks	34
3	3.8.3 WM_LP_SPR-Low Power Sprite Watermark	35
3.9	9 Backlight Control	
3	3.9.1 BLC_PWM_CTL-Backlight PWM Control	
3	3.9.2 BLC_PWM_DATA-Backlight PWM Data	
3	3.9.3 BLM_HIST_CTL-Image Enhancement Control	
3	3.9.4 BLM_HIST_BIN-IMAGE ENNANCEMENT BIN Data	
21	3.9.5 DLM_HIST_GUARD-HISTOGIAITI THESHOR GUARDBARD	
3.1	3 10 1 CSC COEFE-CSC Coefficients	
	3.10.2 CSC MODE-CSC Mode	45
2	3 10 3 CSC PREOFE-CSC Pre-Offsets	
	3.10.4 CSC POSTOFF-CSC Post-Offsets	48
3.1	11 Pipe Palette and Gamma	49
3	3.11.1 PAL LGC-Legacy Palette	
3	3.11.2 PAL PREC INDEX-Precision Palette Index	
3	3.11.3 PAL_PREC_DATA-Precision Palette Data	55
3	3.11.4 PAL_GC_MAX-Gamma Correction Max	57
Э	3.11.5 PAL_EXT_GC_MAX-Extended Gamma Correction Max	58



3.12 P	ipe Color Gamut Enhancement	59
3.12.1	CGE_CTRL-Color Gamut Enhancement Control	61
3.12.2	CGE_WEIGHT-Color Gamut Enhancement Weight	62
3.13 S	oftware Flags	64
3.14 G	TSCRATCH-GT Scratchpad	64
4. Nor	th Display Engine Pipe and Port Controls	66
4.1 Pi	pe Timing	66
4.1.1	HTOTAL-Horizontal Total	66
4.1.2	HBLANK-Horizontal Blank	67
4.1.3	HSYNC-Horizontal Sync	68
4.1.4	VTOTAL-Vertical Total	69
4.1.5	VBLANK-Vertical Blank	70
4.1.6	VSYNC-Vertical Sync	71
4.1.7	SRCSZ-Source Image Size	72
4.1.8	VSYNCSHIFT-Vertical Sync Shift	73
4.2 Pi	pe M/N Values	73
4.2.1		74
4.2.2		75
4.2.3		/6
4.2.4	LINKN-LINK N Value	/ / 70
4.3 FL		/ 0
	rDI_TA_CTE-FDI TX CONTION enlavPort	
	DP CTI-DisplayPort Control	02
442	DP_ALIX_CTL-DisplayPort ALIX Channel Control	02
443	DP_ALIX_DATA-DisplayPort ALIX Channel Data	
4.5 Pa	anel Fifter	90
4.5.1	PF PWR GATE-Panel Fitter Power Gate Control	90
4.5.2	PF WIN POS-Panel Fitter Window Position	91
4.5.3	PF WIN SZ-Panel Fitter Window Size	92
4.5.4	PF CTRL-Panel Fitter Control	93
4.5.5	PF_COEF_INDEX-Panel Fitter Coefficients Index	94
4.5.6	PF_COEF_DATA-Panel Fitter Coefficients Data	96
5. Nor	th Display Engine Pipe and Plane Controls	98
5.1 Pi	pe Control	98
5.1.1	PIPE SCANLINE-Pipe Scan Line	98
5.1.2	PIPE_SCANLINECOMP-Pipe Scan Line Compare	99
5.1.3	PIPE_CONF-Pipe Configuration	100
5.1.4	PIPE_FRMCNT-Pipe Frame Count	103
5.1.5	PIPE_FLIPCNT-Pipe Flip Count	104
5.1.6	PIPE_FRMTMSTMP-Pipe Frame Time Stamp	105
5.1.7	PIPE_FLIPTMSTMP-Pipe Flip Time Stamp	106
5.2 Ci	ursor Plane	106
5.2.1	CUR_CTL-Cursor Control	107
5.2.2	CUR_BASE-Cursor Base Address	109
5.2.3	CUR_POS-Cursor Position	110
5.2.4	CUK_PAL-Cursor Palette	111
5.2.5	UUK_FBU_U I L-CUISOF FBU CONTROL	113
5.2.6	PLAINE_JUKFLIVE-PIANE LIVE BASE ADDIESS	114
5.3 Pĭ	III al y Flane	115
0.3.1 E 2 0	PRI_UIL-FIIIIdly COllion	C11 110
0.3.Z	DDI STRIDE-Drimary Stride	110
5.3.3	PRI SLIRE-Primary Surface Base Address	120
0.0.4		120



5.3	3.5 PRI_TILEOFF-Primary Tiled Offset	
5.4	Sprite Plane	
5.4	4.1 SPR_CTL-Sprite Control	
5.4	4.2 SPR_LINOFF-Sprite Linear Offset	
5.4	4.3 SPR_STRIDE-Sprite Stride	
5.4	4.4 SPR_POS-Sprite Position	
5.4	4.5 SPR_SIZE-Sprite Size	
5.4	4.6 SPR_SURF-Sprite Surface Base Address	
5.4	4.7 SPR_TILEOFF-Sprite Tiled Offset	
5.4	4.8 SPR_KEYVAL-Sprite Key Color Value	
5.4	4.9 SPR_KEYMSK-Sprite Key Mask	
5.4	4.10 SPR_KEYMAX-Sprite Key Color Max	
5.4	4.11 SPR_SCALE-Sprite Scaler Control	
5.4	4.12 SPR GAMC-Sprite Gamma Correction	
5.4	4.13 SPR_GAMC16-Sprite Gamma Correction Point 16	
5.4	4.14 SPR_GAMC17-Sprite Gamma Correction Point 17	



1. Introduction

This chapter contains the register descriptions for the display portion of a family of graphics devices.

These registers vary by devices within the family of devices, so special attention needs to be paid to which devices use which registers and register fields.

Different devices within the family may add, modify, or delete registers or register fields relative to another device in the same family based on the supported functions of that device.

Unless specifically indicated, all references to Cougarpoint (CPT) will apply to both Cougarpoint (CPT) and Pantherpoint (PPT).

1.1 Terminology

Description	Software Use	Should be implemented as
Read/Write, R/W	This bit can be read or written.	
Reserved	Don't assume a value for these bits. Writes have no effect.	Writes are ignored. Reads return zero.
Reserved: must	Software must always write a zero to	Writes are ignored. Reads return zero. Maybe be
be zero, MBZ	these bits. This allows new features to be added using these bits that will be disabled when using old software and as the default case.	connected as Read/Write in future projects.
Reserved: PBC, software must preserve contents	Software must write the original value back to this bit. This allows new features to be added using these bits.	Read only.
Read Only	This bit is read only. The read value is determined by hardware. Writes to this bit have no effect.	According to each specific bit. The bit value is determined by hardware and not affected by register writes to the actual bit.
Read/Clear, Read/Write Clear	This bit can be read. Writes to it with a one cause the bit to clear.	Hardware events cause the bit to be set and the bit will be cleared on a write operation where the corresponding bit has a one for a value.
Double Buffered	Write when desired. Read gives the unbuffered value (written value) unless specified otherwise. Written values will update to take effect after a certain point.	Two stages of registers used. First stage is written into and used for readback (unless specified otherwise). First stage value is transferred into second stage at the update point. Second stage value is used to control hardware. Arm/disarm flag for specific arming sequences.
	Some have a specific arming sequence where a write to another register is required before the update can take place. This is used to ensure atomic updates of several registers.	

1.2 Display Pixel Rate Limitations

The maximum display pixel rate is limited by factors including the memory bandwidth and latency available to display, maximum watermark values, maximum display PLL frequencies, maximum bandwidth supported by the port technology, and restrictions within the display pipes.



DisplayPort Restrictions (maximum may be limited by other factors):

Port	Configuration	Maximum Pixel Rate
DisplayPort A (eDP)	6 bits per color	388 MHz
DisplayPort A (eDP)	8 bits per color	348 MHz
DisplayPort B, C, D	6 bits per color with FDI using 4 lanes	357 MHz
DisplayPort B, C, D	6 bits per color with FDI using 3 lanes	315 MHz
DisplayPort B, C, D	8 bits per color	348 MHz

Display Pipe Restrictions (maximum may be limited by other factors):

Within a display pipe the restrictions on the maximum pixel rate are based on the planes enabled, the pixel format of those planes, panel fitting, and sprite scaling.

The restriction is found with the following formula:

// Find the ratio for each plane

For each enabled plane (primary and sprite) {

If sprite scaling is enabled {

If pixel format is 16bpp {Plane Ratio = 32/33} Else If pixel format is 32bpp {Plane Ratio = 16/19} Else If pixel format is 64bpp {Plane Ratio = 8/12} Else {Plane Ratio = 1/1}

```
}
```

Else If both sprite and primary planes are enabled {

If pixel format is 32bpp {Plane Ratio = 16/17}

Else If pixel format is 64bpp {Plane Ratio = 8/10}

Else {Plane Ratio = 1/1}

}

Else If only a single plane is enabled {

If pixel format is 64bpp {Plane Ratio = 8/9}

```
Else {Plane Ratio = 1/1}
```

```
}
```

Else {Plane Ratio = 1/1}

```
}
```

// Adjust for sprite down-scaling

If sprite scaling is enabled and sprite destination width < sprite source width {



```
Sprite Plane Ratio = Sprite Plane Ratio * (sprite destination width / sprite source width)
// Select the worst ratio, Cursor does not contribute to any restrictions on pipe ratio
Pipe Ratio = Minimum(Sprite Plane Ratio, Primary Plane Ratio)
```

// Adjust for panel fitter horizontal down-scaling

```
If panel fitting is enabled and panel fitter window horizontal size < pipe horizontal source size {
```

Pipe Ratio = Pipe Ratio * (panel fitter window horizontal size / pipe horizontal source size)

}

}

// Adjust for 90% rule Pipe Ratio = Minimum(Pipe Ratio, 9/10)

The resulting Pipe Ratio gives the ratio of the maximum allowed pixel rate for this display pipe divided by the core display clock frequency (CDCLK).

On lvybridge the core display clock frequency is 400 MHz.

Example Primary plane 32bpp, sprite plane 16bpp, sprite up-scaling, panel fitting down-scaling 1/1.12:

Primary ratio = 16/19 Sprite ratio = 32/33 Pipe ratio = 16/19 * 1/1.12Maximum pipe pixel rate = 16/19 * 1/1.12 * 400 MHz = 300 MHz

Example Primary plane 64bpp, sprite plane 32bpp, sprite up-scaling, no panel fitting:

Primary ratio = 8/12Sprite ratio = 16/19Pipe ratio = 8/12Maximum pipe pixel rate = 8/12 * 400 MHz = 266 MHz



2. Display Mode Set Sequence

Wait Values
PCH clock reference source and PCH SSC modulator warmup = 1uS
PCH FDI receiver PLL warmup = 25us
PCH DPLL warmup = 50uS
CPU DisplayPort PLL warmup = 20uS
CPU FDI transmitter PLL warmup = 10us
DMI latency = 20uS
FDI training pattern 1 time = 0.5uS
FDI training pattern 2 time = 1.5uS
FDI idle pattern time = 31uS
EDL auto training time = 5 uS
Enable Sequence
Enable Sequence
a. Enable panel power as needed to relieve panel conliguration
h Wait for delay given in panel requirements
c Leave panel power override enabled until later step
2. Enable PCH clock reference source and PCH SSC modulator, wait for warmup (Can be done anytime before
enabling port)
3. If enabling CPU embedded DisplayPort A: (Can be done anytime before enabling CPU pipe or port)
a. Enable PCH 120MHz clock source output to CPU, wait for DMI latency
b. Configure and enable CPU DisplayPort PLL in the DisplayPort A control register, wait for warmup
4. If enabling port on PCH: (Must be done before enabling CPU pipe or FDI)
a. Enable PCH FDI Receiver PLL, wait for warmup plus DMI latency
b. Switch from Rawclk to PCDclk in FDI Receiver
c. Enable CPU FDI Transmitter PLL, wait for warmup
5. Enable CPU panel fitter if needed (Can be done anytime before enabling CPU pipe)
6. Configure CPU pipe timings, M/N/TU, and other pipe settings (Can be done anytime before enabling CPU pipe)
7. Enable CPU pipe
8. Configure and enable CPU planes (VGA or hires)
9. If enabling port on PCH:
a. Program PCH FDI Receiver TO size same as Transmitter TO size for TO error checking
D. II AUto Train FDI
i. Enable CPLLEDI Transmitter and PCH EDI Passiver with auto training enabled
Do not change auto-traing setting while FDI is enabled
iii. Wait for FDI auto training time
iv. Read CPU FDI Transmitter register for auto train done
 If not done, see note on FDI training failure handling
v. Enable PCH FDI Receiver Fill Start and Fill End Error Correction



	Wait Values
	c. Configure and enable PCH DPLL, wait for PCH DPLL warmup (Can be done anytime before enabling PCH transcoder)
	d. Configure DPLL_SEL to set the DPLL to transcoder mapping and enable DPLL to the transcoder
	e. Configure DPLL_CTL DPLL HDMI multiplier
	f. Configure PCH transcoder timings, M/N/TU, and other transcoder settings (should match CPU settings)
	g. Configure and enable Transcoder DisplayPort Control if DisplayPort will be used Workaround: Set timing override (transcoder A 0xF0064, transcoder B 0xF1064, transcoder C 0xF2064) bit 31 = 1
	h. Enable PCH transcoder
10.	Enable ports DisplayPort must enable in training pattern 1
11.	Enable panel power through panel power sequencing
12.	Wait for panel power sequencing to reach enabled steady state
13.	Disable panel power override
14.	If DisplayPort, complete link training
15.	Enable panel backlight
16.	If Audio will be used, follow audio enable sequence documented in the audio registers section
	Disable Sequence
1.	If Audio is used, follow audio disable sequence documented in the audio registers section.
2.	Disable panel backlight
3.	Disable panel power through panel power sequencing
4.	Disable CPU planes (VGA or hires)
5.	Disable CPU pipe
6.	Wait for CPU pipe off status (CPU pipe config register pipe state)
7.	Disable CPU panel fitter (Can be done anytime after CPU pipe is off)
8.	If disabling DisplayPort on PCH, write the DisplayPort control register bit 31 to 0b.
9.	If disabling CPU embedded DisplayPort A
	a. Disable port
	b. Disable CPU DisplayPort PLL in the DisplayPort A control register
	c. Disable PCH 120MHz clock source output to CPU
10.	If disabling any port on PCH:
	a. Disable CPU FDI Transmitter and PCH FDI Receiver Workaround: If Auto Train FDI, clear the transmitter auto training enable bit in the same write as the transmitter is disabled and clear the receiver auto training enable bit in the same write as the receiver is disabled.
	b. Disable port
	c. Disable PCH transcoder
	 d. Wait for PCH transcoder off status (PCH transcoder config register transcoder state) Workaround: Clear timing override (transcoder A 0xF0064, transcoder B 0xF1064, transcoder C 0xF2064) bit 31 = 0.
	e. Disable Transcoder DisplayPort Control if DisplayPort was used
	f. Disable Transcoder DPLL Enable bit in DPLL_SEL
	g. Disable PCH DPLL (Can be done anytime after PCH ports and transcoder are off)
	h. If no other PCH transcoder is enabled
	i. Switch from PCDclk to Rawclk in PCH FDI Receiver
	ii. Disable CPU FDI Transmitter PLL



Wait Values

- iii. Disable PCH FDI Receiver PLL
- 11. If SSC is no longer needed, disable PCH SSC modulator
- 12. If clock reference no longer needed, disable PCH clock reference source

Pipe timings change

Use complete disable sequence followed by complete enable sequence with new mode programming.

Pipe source size can be changed on the fly when panel fitting is enabled.

Notes

CPU FDI Transmitter should not be set to idle while PCH transcoder is enabled.

FDI training failure handling:

When a failure is detected, reread the failing register bit at least once to confirm failure, then disable CPU FDI Transmitter and PCH FDI Receiver and return to the start of FDI training sequence to retry training.

Retraining should iterate through the available pre-emphasis and voltage settings. Each setting should be tried at least twice before failing mode set.



3. North Display Engine Shared Functions

3.1 VGA

The VGA Control register is located here. The VGA I/O registers are located in the VGA Registers document.

3.1.1 VGA_CONTROL-VGA Control

			VGA_CONT	ROL				
Regist	er Spa	ace:		MMIO: 0/2/0				
Defaul	t Valu	e:		0x0000000				
Access	3:			R/W				
Size (ii	n bits)	:		32				
Addres	SS:		41000h-41003	h				
Name:			VGA Control					
ShortN	lame:		VGA_CONTRO	DL				
Note: V	/GA re	equires panel fi	tting to be enabled.					
Note: \	VGA is	s always conne	ected to pipe A.	intion				
	31	VGA Display	Disable	iption				
0	51	This bit will dis	sable the VGA compatible display mod	le. It has no effect on VGA register or A0000-				
		BFFFF memo	ry aperture accesses which are contro	lled by the PCI configuration and VGA register				
		settings.						
		VGA display	should only be enabled if all display pla	anes other than VGA are disabled.				
		Value	Name	Description				
		00 1 b	Enable [Default]	VGA Display Enabled				
		TD	Disable	VGA Display Disabled				
			Programm	ing Notes				
		The VGA SR(Registers doc)1 screen off bit must be programmed ument.	when enabling and disabling VGA. See the VGA				
		KVMR sprite	can temporarily override VGA display t	o be disabled, causing this bit to become 1b				
		(Disable). In c as 1b.	rder to properly disable VGA this bit sl	hould be programmed to 1b even if it already reads				
		Workaround :	Program registers 42000h bits 31:29 :	= 101b and 42004h bit 25 = 0b before enabling				
		VGA display a	and keep them at those values while V	GA display is enabled. It is safe to have those				
	values even when VGA display is disabled.							
	50.27	Format:		PBC				
1	26	VGA Border	Enable					



			VG	A_CONTROL	
	This bit de scaled alo	etermin ng with	es if the VGA border n the pixel data.	areas are included in the ac	tive display area. The border will be
	Value		Name		Description
	0b	Disab	le [Default]	VGA border areas are no	ot displayed
	1b	Enabl	е	VGA border areas are di	splayed
25	Reserved				
	Format:			P	BC
24	Pipe CSC This bit en registers r	Enab ables nust be	le pipe color space con e set to match the for	version for the VGA pixel dat mat of the VGA pixel data.	a. CSC mode in the pipe CSC
	Value	Na	me	Descri	ption
	0b By	pass [I	Default] VGA pixel	data bypasses the pipe color	r space conversion logic
	1b Pa	ss	VGA pixel	data passes through the pipe	e color space conversion logic
23:2	Reserved				
	Format:			P	BC
	MMIO pat	E supp h.	ort for 8-bit palette. If	t does not affect palette acce	sses through the palette register
	Oh	<u> </u>	6 bit DAC [Default]	Name	
	00 1b		8 bit DAC		
474	Beconvod				0 81 870
17:10	Eormot:			ln	
	Format.			Γ	BC
7:6	Controls th	he VG/	e A text mode blink dut	y cycle relative to the VGA c	ursor blink duty cycle.
	Value		Name		Description
	00b	100%	[Default]	100% Duty Cycle,% Full Cu	ursor Rate
	01b	25%		25% Duty Cycle, 1/2 Curso	r Rate
	10b	50%		50% Duty Cycle, 1/2 Curso	r Rate
	11b	75%		75% Duty Cycle, 1/2 Curso	r Rate
5:0	VSYNC B	link Ra	ate		



3.2 Frame Buffer Compression

3.2.1 FBC_CFB_BASE-FBC Compressed Buffer Address

	FBC_CFB_BA	SE
Register Spa	ace:	MMIO: 0/2/0
Default Valu	e:	0x0000000
Access:		R/W
Size (in bits)	:	32
Address:	43200h-43203h	
Name:	FBC Compressed Buffer Address	
ShortName:	FBC_CFB_BASE	
The contents	of this register can not be changed while compression	n is enabled.
DWord Bit	Descrip	otion
0 31:28	Reserved	
	Format:	MBZ
27:12	CFB Offset Address This register specifies offset of the Compressed Fram buffer must be 4K byte aligned.	e Buffer from the base of stolen memory. The
11:0	Reserved	
	Format:	MBZ

3.2.2 FBC_CTL-FBC Control

	FBC_CTL
Register Space:	MMIO: 0/2/0
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	43208h-4320Bh
Name:	FBC Control
ShortName:	FBC_CTL
The contents of t Frame Buffer Co	this register can not be changed, except bit 31, while compression is enabled. ompression is only supported with 16bpp and 32bpp 8:8:8 primary plane source pixel formats. It is
not supported wi	th any 10:10 or 64bpp format.
4096 pixels by 2	ompression is only supported with memory surfaces of 4096 lines or less and pipe source sizes of 048 lines or less
DWord Bit	Description
0 31 En a	able FBC
Thi	s bit is used to globally enable FBC function at the next Vertical Blank start.
Fra	ame buffer compression can only be enabled after the selected primary plane has been enabled for



				FB	C_CTL	
	one or n	nore vertic	al blanks an	nd must be d	isabled before disabling	the primary plane.
	Value		Name	ł	Description	
	0b	Disable	e [Default]		Disable frame buffer compression	
	1b Enable			Enable frame buffer co	npression	
				Prog	ramming Notes	Project
	Workard to 1b for	ound (WaF	bcAsynchF time that F	lipDisableFb rame Buffer	cQueue) : Display regis Compression is enabled	ter 42000h bit 22 must be set
	Workard for the e	ound (Wa⊦ entire time	bcDisableD	pfcClockGa Buffer Comp	ting) : Display register 42 pression is enabled.	2020h bit 9 must be set to 1b
30:29	Plane S	elect				
	Valu	e		Nam	10	Description
	00b	Prima	ary Plane A	[Default]		Primary Plane A
	01b	Prima	ary Plane B			Primary Plane B
	10b	Prima	ary Plane C			Primary Plane C
	11b	Rese	erved			Reserved
28	CPU Fe	nce Enab	le			
	Value	Nan	ne		Descr	iption
	0b N	o CPU Dis	sp Buf D	Display Buffe	r is not in a CPU fence.	No modifications are allowed from
]]	Default]	C	CPU to the D	isplay Buffer	
	1b C	PU Disp B	But L	Display Buffe	r exists in a CPU fence	
27:25	Reserve	ed				
	Format:					
					Μ	BZ
14:11	Reserve	ed			M	BZ
14:11	Reserve Format:	ed			M	BZ
14:11 7:6	Reserve Format: Compre	ed ession Lin	nit		M	BZ
14:11 7:6	Reserve Format: Compre This re compre so the l	ed ession Lin gister sets essed fram poest comp	nit a minimum ne buffer. Dis ression will	limit on com splay lines th be achieved	M pression. This determin nat do not meet the com with a 1:1 ratio.	BZ BZ es the maximum size of the pression limit will not be compressed,
4:11	Reserve Format: Compre This re compre so the l	ed ession Lin gister sets essed fram poest comp Compress	nit a minimum ne buffer. Dis ression will sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma	M pression. This determin hat do not meet the com with a 1:1 ratio. at 16 bpp - Not Supporte	BZ BZ es the maximum size of the pression limit will not be compressed, ed
4:11	Reserve Format: Compre This re compre so the	ed ession Lin gister sets essed fram poest comp Compress Compress	nit a minimum te buffer. Dis ression will sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma , Pixel Forma	M pression. This determin nat do not meet the com with a 1:1 ratio. at 16 bpp - Not Supporte at 32 bpp - Supported (C	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB)
4:11	Reserve Format: Compre This re compre so the	ed ession Lin gister sets essed fram poest comp Compress Compress Compress	nit a minimum ie buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma , Pixel Forma /2, Pixel Form	M pression. This determin nat do not meet the com with a 1:1 ratio. at 16 bpp - Not Supporte at 32 bpp - Supported (C mat 16 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB)
4:11	Reserve Format: Compre This re compre so the l	ed ession Lin gister sets essed fram pest comp Compress Compress Compress	nit a minimum ie buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma , Pixel Forma /2, Pixel Form /2, Pixel Form	M pression. This determin nat do not meet the com with a 1:1 ratio. at 16 bpp - Not Supporte at 32 bpp - Supported (C mat 16 bpp - Supported mat 32 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB) (CFB=1/2 FB)
/4:11	Reserve Format: Compre This re compre so the	ed ession Lin gister sets essed fram poest comp Compress Compress Compress Compress	nit a minimum he buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma , Pixel Forma /2, Pixel Form /2, Pixel Form /4, Pixel Form	M pression. This determin nat do not meet the com with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported (C mat 16 bpp - Supported mat 32 bpp - Supported mat 16 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB) (CFB=1/2 FB) (CFB=1/2FB)
7:6	Reserve Format: Compre Compre so the	ed ession Lin gister sets essed fram poest comp Compress Compress Compress Compress Compress	nit a minimum he buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma /2, Pixel Form /2, Pixel Form /2, Pixel Form /4, Pixel Form /4, Pixel Form	M pression. This determine hat do not meet the composition with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported (Composition mat 16 bpp - Supported mat 32 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB)
14:11	Reserve Format: Compre This re compre so the l	ed ession Lin gister sets assed fram best comp Compress Compress Compress Compress Compress Compress ame Buffe	nit a minimum he buffer. Dis ression will sion Ratio 1, sion Ratio 1,	limit on com splay lines th be achieved , Pixel Forma , Pixel Forma /2, Pixel Form /2, Pixel Form /4, Pixel Form /4, Pixel Form	M pression. This determine hat do not meet the composition with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported (Composition mat 16 bpp - Supported mat 32 bpp - Supported mat 16 bpp - Supported mat 32 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB)
14:11	Reserve Format: Compre compre so the l FB = F CFB =	ed ession Lin gister sets essed fram best comp Compress Compress Compress Compress Compress rame Buffe	nit a minimum ne buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, er Size sed Frame B	limit on com splay lines th be achieved , Pixel Forma /2, Pixel Forma /2, Pixel Form /2, Pixel Form /4, Pixel Form /4, Pixel Form /4, Pixel Form	M pression. This determine hat do not meet the composition with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported mat 16 bpp - Supported mat 32 bpp - Supported mat 16 bpp - Supported mat 32 bpp - Supported mat 32 bpp - Supported mat 32 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB)
14:11	Reserve Format: Compre compre so the l FB = F CFB = Value	ed ession Lin gister sets essed fram poest comp Compress Compress Compress Compress Compress rame Buffe <u>Compress</u> Name	nit a minimum ne buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, er Size	limit on com splay lines th be achieved , Pixel Forma /2, Pixel Forma /2, Pixel Form /2, Pixel Form /4, Pixel Form /4, Pixel Form /4, Pixel Form	M pression. This determine hat do not meet the composition with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported mat 16 bpp - Supported mat 16 bpp - Supported mat 32 bpp - Supported	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/4 FB)
/4:11	Reserve Format: Compression This recompression so the l So the l FB = F CFB = Value 00b 1:	ed ession Lin gister sets essed fram poest comp Compress Compress Compress Compress Compress Compress rame Buffe <u>Compress</u> Name 1 Default]	nit a minimum ne buffer. Dis ression will sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, sion Ratio 1, er Size sed Frame B	limit on com splay lines th be achieved , Pixel Forma /2, Pixel Forma /2, Pixel Form /2, Pixel Form /4, Pixel Form /4, Pixel Form 8uffer Size ession, comp	M pression. This determine hat do not meet the composition with a 1:1 ratio. at 16 bpp - Not Supported at 32 bpp - Supported (C mat 16 bpp - Supported mat 32 bpp - Supp - Supported mat 32 bp	BZ BZ es the maximum size of the pression limit will not be compressed, ed CFB=FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/2 FB) (CFB=1/4 FB)



		FBC_CTL		
	10b 4:1 4:1 compression, compressed buffer is one quarter the size of the uncompressed buffer.			
	11b Reserved R	eserved		
5:4	Write Back Watermark The compressed data write back engine waits for this number of entries to be ready before writing the data out to memory			
	Value	Name	Description	
	00b	4 [Default]	4 entries	
	01b	8	8 entries	
	10b	16	16 entries	
	11b	32	32 entries	
3:0 CPU Fence Number				
	Default Value:	0000b Fe	Fence 0	
		Programming Not	es	
Restriction : This field must be programmed to 0000b.				

3.3 Interrupts



For every first level interrupt bit:

The interrupt event comes in.

There may be more levels of interrupt handling behind each event. For example the PCH Display interrupt event is the result of the SDE interrupt registers.

The interrupt event goes to the Interrupt Status Register (ISR) where live status can be read back.

The live status is not useful for pulse interrupt events due to the short period that the status will be present.



The interrupt event is ANDed with the inverted Interrupt Mask Register (IMR) to create the unmasked interrupt.

Only unmasked interrupts will proceed.

The unmasked interrupt rising edge sets the sticky bit in the Interrupt Indentity Register (IIR).

The IIR can be cleared by writing a 1 to it.

The IIR can queue up to two interrupt events. When the IIR is cleared, it will set itself again if a second event was stored.

The sticky interrupt is ANDed with the Interrupt Enable Register (IER) to create the enabled interrupt.

Only enabled interrupts will proceed.

All enabled interrupts are then ORed to create the combined interrupt.

The combined interrupt is ANDed with the Master Interrupt Enable (DEIER Bit 31) to create the master enabled interrupt.

Only a master enabled interrupt will proceed.

The master enabled interrupt then goes to PCI device 2 configuration registers PCISTS2, PCICMD2, and MC which control the MSI and line interrupt.

A Function Level Reset (FLR) or Reset Warn will reset all graphics interrupt logic, causing the master enabled interrupt to de-assert which can cause the MSI or line interrupt to de-assert.

3.3.1 Display Engine Interrupt Bit Definition

		Display Engine Interrupt Bit Definition			
Registe	Register Space: MMIO: 0/2/0				
Project	:				
Default	t Valu	e: 0x0000000			
Size (ir	n bits)	: 32			
The DE	_IIR a	and GT_IIR and PM_IIR are ORed together to generate the CPU interrupt.			
The Di	splay	Engine Interrupt Control Registers all share the same bit definitions from this table.			
DWord	Bit	Description			
0	31	Master Interrupt Control			
		This bit exists only in the DEIER Display Engine Interrupt Enable Register.			
		This is the master control for the Display to CPU interrupt. This bit must be set to 1 for any interrupts to			
		propagate to the system.			
1	30	Error Interrupts Combined			
		This is an active high level while any of the Error Interrupt bits are set.			
	29	GSE			
This is an active high pulse on the GSE system level event.					
	28	PCH Display interrupt event			
		This is an active high level while there is an interrupt being generated by the PCH Display. It will stay			
		asserted until the interrupts in the PCH Display are all cleared.			
	27	DisplayPort A Hotplug			



	Display Engine Interrupt Bit Definition
	This is an active high level while either of the Digital Port A Hot Plug Interrupt Detect Status register bits are set.
26	AUX Channel A This is an active high pulse on the AUX A done event.
25	DPST histogram event This is an active high pulse on the DPST histogram event.
24	DPST phase in event This is an active high pulse on the DPST phase in event.
23:1	5 Reserved
14	Sprite Plane Flip Done C This is an active high pulse when a sprite plane flip is done.
13	Primary Plane Flip Done C This is an active high pulse when a primary plane flip is done.
12	Line Compare Pipe C This is an active high level for the duration of the selected pipe scan line.
11	Vsync Pipe C This is an active high level for the duration of the pipe vertical sync.
10	Vblank Pipe C This is an active high level for the duration of the pipe vertical blank.
9	Sprite Plane Flip Done B This is an active high pulse when a sprite plane flip is done.
8	Primary Plane Flip Done B This is an active high pulse when a primary plane flip is done.
7	Line Compare Pipe B This is an active high level for the duration of the selected pipe scan line.
6	Vsync Pipe B This is an active high level for the duration of the pipe vertical sync.
5	Vblank Pipe B This is an active high level for the duration of the pipe vertical blank.
4	Sprite Plane Flip Done A This is an active high pulse when a sprite plane flip is done.
3	Primary Plane Flip Done A This is an active high pulse when a primary plane flip is done.
2	Line Compare Pipe A This is an active high level for the duration of the selected pipe scan line.
1	Vsync Pipe A This is an active high level for the duration of the pipe vertical sync.
0	Vblank Pipe A This is an active high level for the duration of the pipe vertical blank.



3.3.2 GT Interrupt Bit Definition

		GT Interrupt Bit Definition				
Register S	Space:	MMIO: 0/2/0				
Project:						
Default Va	Default Value: 0x0000000					
Size (in bi	ts):	32				
The DE_III	R and GT	_IIR and PM_IIR are ORed together to generate the CPU interrupt.				
The GT In	terrupt C	ontrol Registers all share the same bit definitions from this table.				
	31	Reserved				
	30	Blitter AS Context Switch Interrupt				
n de la companya de la compa	29	Blitter page directory faults				
	28:27	Reserved				
ή Ι	26	Blitter MI FLUSH DW notify				
Í	25	Blitter Command Streamer error interrupt				
Í	24	Billter MMIO sync flush status				
ή Ι	23	Reserved				
	22	Blitter Command Streamer MI USER INTERRUPT				
ή l	21	Reserved				
ή Ι	20	Video AS Context Switch Interrupt				
Í	19	Video page directory faults				
ή Ι	18	Video Command Streamer Watchdog counter exceeded				
ľ	17	Reserved				
ľ	16	Video MI FLUSH DW notify				
r I	15	Video Command Streamer error interrupt				
r:	14	Video MMIO sync flush status				
1	13	Reserved				
	12	Video Command Streamer MI USER INTERRUPT				
u:	11:10	Reserved				
n 	9	Render Monitor Buffer Half Full				
	8	Render AS Context Switch Interrupt				
0	7	Render page directory faults				
n 	6	Render Command Streamer Watchdog counter exceeded				
	5	L3 Parity Error				
'	4	Render PIPE CONTROL notify				
	3	Render Command Streamer error interrupt				
	Render MMIO sync flush status					
1	Render Command Streamer MI USER INTERRUPT					



		Power Management Interrupt Bit Definition			
Register Space: MMIO: 0/2/0					
Project:					
Default Va	alue:	0x0000000			
Size (in bi	ts):	32			
The DE_III The Powe	R and GT r Manage	[_IIR and PM_IIR are ORed together to generate the CPU interrupt. ement Interrupt Control Registers all share the same bit definitions from this table.			
DWord	Bit	Description			
0	31:26	Reserved Format: MBZ			
·	25	PCU pcode2driver mailbox event			
	24	PCU Thermal Event			
	23:7	Reserved			
		Format: MBZ			
	6	Render Frequency Downward Timeout During RC6 interrupt			
	5	RP UP threshold interrupt			
	4	RP DOWN threshold interrupt			
	3	Reserved			
		Format: MBZ			
	2	Render geyserville UP evaluation interval interrupt			
	1	Render geyserville Down evaluation interval interrupt			
	0	Reserved			
		Format: MBZ			

3.3.3 Power Management Interrupt Bit Definition

3.3.4 ISR-Interrupt Status

ISR				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	RO			
Size (in bits):	32			
Address:	44000h-44003h			
Name:	DE Interrupt Status			
ShortName:	DE_ISR			
Address:	44010h-44013h			
Name:	GT Interrupt Status			
ShortName: GT_ISR				
Address: 44020h-44023h				
Name:	PM Interrupt Status			



ISR						
ShortNa	ShortName: PM_ISR					
See the	inte	rrupt bit o	definition tables to find the sourc	e event for each interrupt bit.		
DWord	Bit			Description		
0	31:0	Interrup	t Status Bits			
		This field	contains the non-persistent val	ues of all interrupt status bits. The IMR register selects which of		
		these int	errupt conditions are reported in	the persistent IIR.		
		Value	Name	Description		
		0b	Condition Doesn't exist	Interrupt Condition currently does not exist		
		1b	Condition Exists	Interrupt Condition currently exists		
Programming Notes						
	Destriction - Come insults to this periods are short pulses there for a offense should not available up of the					
		Restrictio	on . Some inputs to this register	are short pulses, therefore software should not expect to use		
	_	inis regis	ster to sample these conditions.			

3.4 IMR-Interrupt Mask

IMR					
Register Space:		MMIO: 0/2/0			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Address:		44004h-44007h			
Name:		DE Interrupt Mask			
ShortName:		DE_IMR			
Address:		44014h-44017h			
Name:		GT Interrupt Mask			
ShortName:		GT_IMR			
Address:		44024h-44027h			
Name:		PM Interrupt Mask			
ShortName:		PM_IMR			
For GT command streamer in	terrupts DO NOT ι ζ bito	use this register to mask interrupt events. Instead use the individual			
For PM interrupts DO NOT us	se this register to r	mask interrupt events. Instead use the individual PM MASK bits in the			
corresponding PMunit register	r space.	·			
See the interrupt bit definition	n tables to find the	source event for each interrupt bit.			
DWord Bit	1.0%	Description			
0 31:0 Interrupt Mas	Interrupt Mask Bits This field contains a bit mask which selects which interrupt bits from the ISR are reported in the IIR				
Value	Name	Description			
Ob Not	t Masked	Not Masked - will be reported in the IIR			
1b Ma	isked	Masked - will not be reported in the IIR			



3.4.1 IIR-Interrupt Identity

			lir			
Register Space:				MMIO: 0/2/0		
Default V	alue:			0x0000000		
Access:				R/WC		
Size (in b	oits):			32		
Address:			44008h-4400Bh			
Name:			DE Interrupt Identity			
ShortNan	ne:		DE_IIR			
Address:			44018h-4401Bh			
Name:			GT Interrupt Identity			
ShortNan	ne:		GT_IIR			
Address:			44028h-4402Bh	44028h-4402Bh		
Name:			PM Interrupt Identity			
ShortNan	ne:		PM_IIR			
See the in	nterrupt b	oit definition tables to fir	d the source event for ea	ch interrupt bit.		
DWord B	lit		Descrip	tion		
 31:0Interrupt Identity Bits This field holds the persistent values of the interrupt bits from the ISR w If enabled by the IER, bits set in this register will generate a CPU interr Bits set in this register will remain set (persist) until the interrupt conditi the appropriate bits. For each bit, the IIR can store a second pending interrupt if two or more occur before the first condition is cleared, and upon clearing the interrupt 			s from the ISR which are unmasked by the IMR. rate a CPU interrupt. a interrupt condition is cleared by writing a '1' to			
			n is cleared, and upon cle	second pending interrupt if two or more of the same interrupt conditions		
	low, th	nen return high to indica	ate there is another interru	ipt pending		
	Value	Name		Description		
	0b	Condition Not Detected	Interrupt Condition Not De	etected		
	1b	Condition Detected	Interrupt Condition Detec interrupt)	ted (may or may not have generated a CPU		



3.4.2 IER-Interrupt Enable

IER					
Register Space:		MMIO: 0/2/0			
Project:					
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Address:	4400Ch-4400Fh				
Name:	DE Interrupt Enable				
ShortName:	DE_IER				
Address:	4401Ch-4401Fh				
Name:	GT Interrupt Enable	GT Interrupt Enable			
ShortName:	GT_IER				
Address:	4402Ch-4402Fh				
Name:	PM Interrupt Enable				
ShortName:	PM_IER				
See the interrupt bit definition tables	to find the source event for each	ch interrupt bit.			
DWord Bit	Descript	tion			
0 31:0 Interrupt Enable Bits)Interrupt Enable Bits				
	sherated whenever the corresponding bit in the				
A disabled interrupt will	still appear in the IIR register to	o allow polling of interrupt sources.			
The DE IER master int	errupt control bit must be set to	1 for any interrupts to propagate to the system.			
Value	Name	Description			
0b	Disable	Disable			
1b	Enable	Enable			

3.4.3 HOTPLUG_CTL-Hot Plug Control

HOTPLUG_CTL				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Address:	44030h-44033h			
Name:	Hot Plug Control			
ShortName:	HOTPLUG_CTL			
DWord Bit	Description			
0 31:5 Reserved				
4 DP A HPD Input Enable				



	HOTPLUG_CTL					
	Controls the state of the hot plug detect buffer for the digital port A. The buffer state is independent of					
	whether the port is enabled or not.					
Value Name Description			Description			
	0b [Disable [Default]	Buffer disabled			
	1b [Enable	Buffer enabled. Hot plugs	bit reflect the electrical state of the HPD pin		
3:2	DP A H	PD Short Pulse D	Ouration			
	These b	bits define the dura	ation of the pulse defined as	a short pulse for digital port A.		
		Value	Name	Description		
	00b		2ms	2 ms		
	01b		4.5ms	4.5 ms		
	10b 6m 11b 100		6ms	6 ms		
			100ms	100 ms		
1:0	1:0 DP A HPD Status					
	Access			R/WC		
	This ref	lects hot plug dete	ct status on the digital port	A. This bit is used for either monitor hotplug/unplug		
	or for notification of a sink event. When either a long or short pulse is detected, one of these bits These bits are ORed together to go to the main ISR hotplug register bit. These are sticky bits, cl					
	Value	Name		Description		
	00b	Not Detected	Digital port hot plug ev	vent not detected		
	1Xb Long Pulse Digital port long pulse hot plug event detected			hot plug event detected		
	X1b Short Pulse Digital port short pulse hot plug event detected					

3.4.4 ERR_INT-Error Interrupts

ERR_INT							
Register Space:		MMIO: 0/2	2/0				
Project:							
Default Value:		0x00000	00				
Access:		R/WC					
Size (in bits):		32					
Address:		44040h-44043h					
Name:	Error Interrupts						
ShortName:		ERR_INT					
These are sticky bi Engine ISR Error Ir	ts, cleared by nterrupts Com	writing 1 to them. All the Error Interrupt bits a nbined bit.	re ORed together to go to the Display				
DWord Bit		Description					
0 31	Poison Status This bit is set upon receiving the poison message.						
	Value	Name	Description				
	0b	Not Detected [Default]	Event not detected				
	1b Detected Event detected						
30	Reserved						
	Format:		MBZ				



		ERR_INT		
29	Invalid G	IT page table entry		
	This bit is	set upon receiving the iMPH Invalid GT	F page table entry notification.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
28	Invalid page table entry data			
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
27.24	Reserved			
21.24	Format:		MB7	
23	Sprite GT	T Fault Status C		
	This bit is	set when a GTT fault is detected for this	sprite plane.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
22	Primary G	GTT Fault Status C		
	This bit is	set when a GTT fault is detected for this	primary plane.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
21	Cursor GTT Fault Status C This bit is set when a GTT fault is detected for this cursor plane.			
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
20	Sprite GTT Fault Status B			
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
10	Primary C	TT Fault Status B		
10	This bit is	set when a GTT fault is detected for this	primary plane.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
18	Cursor G	TT Fault Status B		
	This bit is	set when a GTT fault is detected for this	cursor plane.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	
17	Sprite GT This bit is	T Fault Status A set when a GTT fault is detected for this	sprite plane.	
	Value	Name	Description	
	0b	Not Detected [Default]	Event not detected	
	1b	Detected	Event detected	



		ERR_INT							
	This bit is se	This bit is set when a GTT fault is detected for this primary plane.							
	Value	Name	Description						
	0b	Not Detected [Default]	Event not detected						
	1b	Detected	Event detected						
15	Cursor GT This bit is se	Fault Status A et when a GTT fault is detected for this cursor	plane.						
	Value	Name	Description						
	0b	Not Detected [Default]	Event not detected						
	1b	Detected	Event detected						
14:12	Reserved								
	Format:		MBZ						
11:9	Reserved		,						
	Format:		MBZ						
6	Pipe FIFO	Pipe FIFO Underrun C							
	This bit is se	et when the pipe FIFO underrun signal is high.							
	Value	Name	Description						
	0b	Not Detected [Default]	Event not detected						
	1b	Detected	Event detected						
3	Pipe FIFO	Underrun B							
	This bit is se	et when the pipe FIFO underrun signal is high.	Description						
		Not Detected [Default]	Event not detected						
	1b	Detected	Event detected						
0	Bino EIEO I								
0	This hit is s	et when the nine EIEO underrun signal is high							
		Name	Description						
	0b	Not Detected [Default]	Event not detected						
	1b	Detected	Event detected						



3.5 Display Engine Render Response

3.5.1 Display Engine Render Response Message Bit Definition

	Dis	play Engine Render Response Message Bit Definition					
Project:							
Size (in bits): 32							
Default Value: 0x0000000							
Display E	ngine	(DE) render response message bits come from events within the display engine. The Display Engine					
Render R	espon	se Message Registers all share the same bit definitions from this table.					
DWord	Bit	Description					
0	<u>31:23</u>	Reserved					
	22	This event will be reported on the start of the Pipe C Horizontal Blank.					
	21	Pipe C Start of Vertical Blank Event This event will be reported on the start of the Pipe C Vertical Blank.					
	20	Pipe C Sprite Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Sprite Plane.					
	19:16	Reserved					
	15	Pipe C Primary Plane Flip Done Event This event will be reported on the completion of a flip for the Pipe C Primary Plane.					
	14 Pipe C Scanline Event This event will be reported on the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register.						
	13 Pipe B Start of Horizontal Blank Event This even will be reported on the start of the Pipe B Horizontal Blank.						
	12 Reserved						
	11 Pipe B Start of Vertical Blank Event This even will be reported on the start of the Pipe B Vertical Blank						
	10	Pipe B Sprite Plane Flip Done Event This even will be reported on the completion of a flip for the Pipe B Sprite Plane.					
	9	Pipe B Primary Plane Flip Done Event This even will be reported on the completion of a flip for the Pipe B Primary Plane.					
	 8 Pipe B Scanline Event This even will be reported on the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register. 						
	7:6	Reserved					
	5 Pipe A Start of Horizontal Blank Event This even will be reported on the start of the Pipe A Horizontal Blank.						
	4	Reserved					
	3	Pipe A Start of Vertical Blank Event This even will be reported on the start of the Pipe A Vertical Blank.					
	2	Pipe A Sprite Plane Flip Done Event This even will be reported on the completion of a flip for the Pipe A Sprite Plane.					
1	1	Pipe A Primary Plane Flip Done Event This even will be reported on the completion of a flip for the Pipe A Primary Plane.					



Display Engine Render Response Message Bit Definition

Pipe A Scanline Event This even will be reported on the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register.

3.5.2 DE_RRMR - Display Engine Render Response Mask

0

	DE_RRMR				
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	44050h-44053h				
Name:	Render Response Mask				
ShortName:	DE_RRMR				
See the render response message bit de	efinition table to find the source event for each bit.				
Unmasked bits will cause a render response message to be sent and will be reported in that message. Masked bits will not be reported and will not cause a render response message to be sent. Events must be unmasked prior to waiting for them with a MI_WAIT_FOR_EVENT ring command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake render (command streamer) as they occur, so for improved power savings it is recommended to only unmask events that are required.					
(LRI) command.	follow all the programming rules for LDI targetting the display engine				
When using LRI care must be taken to	Programming Notes				
The render response message is sent fr command streamer (BCS). The messag	om the display engine to the render command streamer (CS) or blitter e is used to inform CS and BCS of certain display events.				
Vertical and horizontal blank events occ and will be reported in a render respons	cur periodically while the associated display pipe timing generator is running e to CS if un-masked here.				
Scanline events occur after they have b Display Load Scan Lines register. A sca	een initiated through MMIO writes or LOAD_REGISTER_IMMEDIATE to the nline event will be reported in a render response to CS if un-masked here.				
Flip done events occur after they have sprite plane surface address registers. A flip event will be reported in a render A flip event will be reported in a render Workaround : Always program MI_MOD	been initiated through MI_DISPLAY_FLIP or MMIO write to the primary or response to CS if un-masked here and the flip source is CS. response to BCS if un-masked here and the flip source is BCS. E 0x209C bit 14 to 1b.				
Workaround (WaDisplayFlipAWaitAFlipI	BWaitB) : Do not cause more than one display event to be reported in a				



DE RRMR single render response. The following restrictions are necessary: * Do not un-mask more than one blank event at a time. Do not mix un-masked blanks with waits for scanlines or * Do not initiate more than one un-masked scanline event at a time. After each scanline load always wait for the scanline done before changing this mask or initiating a new scanline or CS flip. * Do not initiate more than one un-masked flip event to CS at a time. After each CS flip always wait for the CS flip done before changing this mask or initiating a new CS flip or scanline. * Do not initiate more than one un-masked flip event to BCS at a time. After each BCS flip always wait for the BCS flip done before changing this mask or initiating a new BCS flip. Flips to BCS can be mixed with flips to CS, blanks, or scanlines.

	DWord	Bit	Description						
(0	31:0	DE RRM	DE RRMR					
			Format:	ormat: Display Engine Render Response Message Bit Definition					
			This field	his field contains a bit mask which selects which events cause and are reported in the render					
			respons	esponse message.					
			Value	alue Name Description					
			0b	Db Not Masked Not Masked - will cause and be reported in the message					
l			1b	Masked	Masked - will not cause or be reported in the message				

Display Timestamp 3.6

flips to CS.

This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time.

The register counts at a constant frequency by adjusting the increment amount according to the actual core display clock frequency. SW therefore does not need to know the reference clock frequency.

TIMESTAMP_CTR-Time Stamp Counter Value 3.6.1

TIMESTAMP_CTR								
Register Space:	MMIO: 0/2/0							
Project:								
Default Value:	0x0000000							
Access:	R/WC							
Size (in bits):	32							
Address:	44070h-44073h							
Name:	Time Stamp Counter							
ShortName:	TIMESTAMP_CTR							
DWord Bit	Description							
0 31:0 TIMESTAMP Counter	TIMESTAMP Counter							
This field increments every mic registers when flips occur, and	This field increments every microsecond. The value in this field is latched in the Pipe Flip TIMESTAMP							
register value will reset if any v	register value will reset if any value is written to it. The register is not reset by a graphics software reset.							



Display Arbitration Control 3.7

ARB_CTL-Display Arbitration Control 1 3.7.1

		4	ARB_CTL				
Register S	pace:		MMIC	D: 0/2/0			
Project:							
Default Val	ue:		0x16	661056			
Access:			R/W				
Size (in bit	s).		32				
Address:	5).	45000h-4500	3h				
Nome:		Display Arbitr	ation Control 1				
ShortNome	. .						
ShortName		ARB_CIL	Description				
0 28:2	6 HP Queue Waterma	rk	Description				
	Default Value:			101b 6			
	The value in this regi can be read. The val	ster indicates the ue is zero based.	e number of entries the	high priority queue should have before it			
25:2	24 LP Write Request L The value in this regi accepted from a sing	imit ster indicates the le client before re	e maximum number of e-arbitrating.	back to back LP write requests that will be			
	Value		Name	Description			
	00b	1		1			
	01b	2 4 [Defeult]		2			
	100 11b			8			
23.5	TI B Request Limit	0					
20.2	The value in this regi arbitration loop. Zero	ster indicates the is not a valid pro	e maximum number of ogramming.	TLB requests that can be made in an			
	Valu	e	-	Name			
	[1,15]						
. –	01106						
19:1	6 TLB Request InFlig The value in this regi at any given time. Ze	ht Limit ster indicates the ro is not a valid p	e maximum number of programming.	TLB (or VTd) requests that can be in flight			
	Valu	e		Name			
	[1,15]						
	0110b 6 [Default]						
14:1	3 Tiled Address Swiz	zling	momon (oddroop aud-				
	Value Name	registers show if	memory address swiz	zing is needed.			
	00b No Display	No display requ	lest address swizzling	Scription			
	01b Enable	Enable display	request address bit[6]	swizzling for tiled surfaces			
	10b Reserved	Reserved					
	11b Reserved	Reserved					
12:8	12:8 HP Page Break Limit						



		Α	RB_	CTL	
		The value in this register represents the maximum number of page breaks allowed in a HP request chain. Zero is not a valid programming.			
		Value		Name	
[1,31]					
		10000b	16 [De	fault]	
	7	Reserved			
	6:0	HP Data Request Limit			
		The value in this register represents the	maxim	num number of cachelines allowed in a HP request	
		chain. Zero is not a valid programming.			
		Value Name			
		[1,127]			
		1010110b 86 [Default]			

3.7.2 ARB_CTL2-Display Arbitration Control 2

				ARB_CTL	2		
Regist	er Sp	pace:			MMIO: 0/2/0		
Defaul	t Valı	ue:			0x0000000		
Access	s:				R/W		
Size (ii	n bits	s):			32		
Addres	ss:		45004h-45	007h			
Name:			Display Arb	oitration Control 2			
ShortN	lame	:	ARB_CTL2	2			
DWord	Bit			Descri	otion		
0	30:9	Reserved					
		The value in this register is valid only when Opportunistic Fetches are enabled. The value in this register is used to specify when an opportunistic fetch can happen. For any opportunistic fetch to happen, display should not be in the process of waking the system.					
				Fetch on falling edge of inSR Fetch when not inSR			
		1b No	ot inSR				
	7	Opportunistic Fetch Behavior The value in this register is valid only when Opportunistic Fetches are enabled. The value in this register represents the fetch behavior when an opportunistic fetch is triggered. For any opportunistic fetch to happen, display should not be in the process of waking the system.					
		Value	Na	ame	Description		
0b One Burst			One Burst		One Burst Only		
		1b	Fill FIFO		Fill FIFO to Top		
	6	Data Buffer Partitioning Double Buffer Update Start of vertical blank on the low power pipe or not in low power mode or all pipes disabled Point: pipes disabled This bit controls the data buffer partitioning when sprite LP states are used.					



				A	ARB_CTL2	
	Value	Name			Description	
	0b ^	1/2	Sprite has	s 1/2 ar	nd primary has 1/2 of the buffer	
	1b 5	5/6	Sprite has	s 5/6 ar	nd primary has 1/6 of the buffer	
5:4	Inflight HP	Read Red	quest Lim	it		
	The value in	n this regis	ter repres	ents th	e maximum number of HP read request transactions that can	
	inflight at ar	ny given tir	ne.			
	Value	N	ame		Description	
	00b	128 HP	P 128 HF		IP inflight transactions limit	
	01b	64 HP	64 HP inflight transactions limit			
	10b	32 HP		32 HP inflight transactions limit		
	11b	16 HP		16 HP	inflight transactions limit	
3:2	Reserved					
1:0	RTID FIFO	Waterma	'k			
	The value in	n this regis	ter repres	ents th	e watermark value for the RTID FIFO. HP transactions will start	
	only when the FIFO level is above or e			ve or e	qual the watermark	
	Value	Value Name			Description	
	00b	8 RTIE	RTIDs		8 RTIDs available in FIFO	
	01b	16 RT	Ds		16 RTIDs available in FIFO	
	10b	32 RT	Ds		32 RTIDs available in FIFO	
	11b	Reserv	/ed		Reserved	

3.7.3 MSG_CTL-Display Message Control

MSG_CTL							
Register S	pace:	MMIO: 0/2/0					
Default Value: 0x0000000							
Access:		R/W					
Size (in bit	s):	32					
Address:	45010h	-45013h					
Name:	Display	Message Control					
ShortNam	e: MSG_C	TL					
DWord Bit	-	Description					
0 31::	2 Reserved	020					
,	Format:	PBC					
1	Wait for PCH ResetWarn Ack Set to 1b to make north display wait for south display to acknowledge a Reset Warn. By default north display will not wait.						
	Value	Name					
	Ob	Do not wait					
	1b	Wait					
	Programming Notes						



MSG_CTL					
	Restriction : BIOS must set this to 1b after the PCH display BDF has been enabled and before enabling any function in the PCH display.				
0	Wait for PCH FLR Ack Set to 1b to make north display wait for south display to acknowledge a Function Level Reset. By default north display will not wait.				
	Ob	Do not wait			
	1b	Wait			
		Programming Notes			
	Restriction : BIOS must set this to 1b after the PCH display BDF has been enabled and before enabling any function in the PCH display.				

3.8 Display Watermarks

The watermark registers are used to control the display to memory request timing. The watermarks must be programmed according to the rules provided in the "Programming Watermarks" document. The default values of the watermarks should allow the display to operate in any high power mode supported by the memory configuration. However, the default watermarks are not optimized for power or memory bandwidth efficiency.

Watermarks must enable from the bottom up, meaning if WM_LP2 is disabled, WM_LP3 must also be disabled, and if WM_LP1 is disabled, both WM_LP2 and WM_LP3 must also be disabled. Watermark latency values must increase from the bottom up, meaning WM_LP1 (if enabled) must have higher latency than WM_PIPE, and so on.

The memory latency values are provided by the MCHBAR PCU 0:0:0 0x5D10 SSKPD config register.

3.8.1 WM_PIPE-Pipe Main Watermarks

WM_PIPE				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x00783818			
Access:	R/W			
Size (in bits):	32			
Address:	45100h-45103h			
Name:	Pipe A Watermarks			
ShortName:	WM_PIPE_A			
Address:	45104h-45107h			
Name:	Pipe B Watermarks			
ShortName:	WM_PIPE_B			
Address:	45200h-45203h			



]		WM_PIPE
Name:		Pipe C Watermarks
ShortN	lame:	WM_PIPE_C
These a	are the	e normal watermark values.
DWord	Bit	Description
0	31:23	Reserved
	22:16	Pipe Primary Watermark
		Default Value: 1111000b
		Number in 64Bs of data in FIFO below which the Pipe Primary Plane stream will generate requests to
		memory
ĥ		
	15	Reserved
	15 14:8	Reserved Pipe Sprite Watermark
	15 14:8	Reserved Pipe Sprite Watermark Default Value: 0111000b
	15 14:8	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to
	15 14:8	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to memory
	15 14:8 7:6	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to memory Reserved
	15 14:8 7:6 5:0	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to memory Reserved Pipe Cursor Watermark
	15 14:8 7:6 5:0	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to memory Reserved Pipe Cursor Watermark Default Value: 011000b
	15 14:8 7:6 5:0	Reserved Pipe Sprite Watermark Default Value: 0111000b Number in 64Bs of data in FIFO below which the Pipe Sprite Plane stream will generate requests to memory Reserved Pipe Cursor Watermark Default Value: 011000b Number in 64Bs of data in FIFO below which the Pipe Cursor Plane stream will generate requests to memory

3.8.2 WM_LP-Low Power Watermarks

The Low Power (LP) watermark register will be used when only one pipe is enabled, sprite scaling is not enabled, and the power controller has requested display go into the LP state.

WM_LP				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Address:	45108h-4510Bh			
Name:	Low Power 1 Watermarks			
ShortName:	WM_LP1			
Address:	4510Ch-4510Fh			
Name:	Low Power 2 Watermarks			
ShortName:	WM_LP2			
Address:	45110h-45113h			
Name:	Low Power 3 Watermarks			



	WM_LP						
ShortName:		WM_LP3					
These a	are Lo	w Power (LP) watermark values which will be used when display is in a LP state.					
DWord	Bit	Description					
0	31	Enabled					
r,	00.04	Enables this LP watermark. This bit allows the associated LP state to be used.					
	30:24	The latency associated with this LP watermark in half usecs.					
	23:20	FBC LP Watermark Number of equivalent lines of the primary display for this watermark					
	19:18	Reserved					
	17:8	LP Primary Watermark Number in 64Bs of data in the display data buffer below which the Primary Plane stream will generate requests to memory.					
	7:0 LP Cursor Watermark Number in 64Bs of data in the display data buffer below which the Cursor Plane stream wil requests to memory.						
		Programming Notes	Project				
		Workaround (WaDoubleCursorLP3Latency) : The WM_LP3 cursor watermark calculation must					
	use twice the latency value found in the SSKPD WM3 field. The primary watermark, FBC watermark, and latency value fields are not affected.						

3.8.3 WM_LP_SPR-Low Power Sprite Watermark

The Low Power Sprite (LP_SPR) watermark register will be used when one pipe is enabled, a sprite is enabled, sprite scaling is not enabled, and the power controller has requested display go into the LP state. This will be used together with the associated LP watermarks for FBC, Primary, and Cursor.

WM_LP_SPR					
Register Space:		MMIO: 0/2/0			
Project:					
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Address:	45120h-45123h				
Name:	Low Power 1 Sprite Watermarks				
ShortName:	WM_LP1_SPR				
Address:	45124h-45127h				
Name:	Low Power 2 Sprite Watermarks				
ShortName:	WM_LP2_SPR				
Address:	45128h-4512Bh				
Name:	Low Power 3 Sprite Watermarks				
ShortName:	WM_LP3_SPR				
This is a Low Power Sprite (LP_	This is a Low Power Sprite (LP_SPR) watermark value which will be used when display is in a LP state.				



DWord	Bit	Description
0	31:10	Reserved
	9:0	LP Sprite Watermark Number in 64Bs of data in the display data buffer below which the Sprite Plane stream will generate requests to memory.

3.9 Backlight Control

3.9.1 BLC_PWM_CTL-Backlight PWM Control

BLC_PWM_CTL								
Register Spa	ace:				MMIO: 0/2/0			
Project:								
Default Valu	ie:			0x0000000				
Access:					R/W			
Size (in bits)	Size (in bits):				32			
Address:			48250h	n-48253	h			
Name:			Backlig	ht PWN	I Control			
ShortName:			BLC_P	WM_C1	L			
DWord Bit					Descrip	tion		
0 31	PWM Enab	le						
	This bit ena	bles th	e PWM counter logic				Description	
	Oh	Disabl	e [Default]	P\WM disabl		abled (drives	abled (drives 0 always)	
	1b	Enable	;		PWM enabled			
50.23	This bit assigns PWM to a pipe. The PWM function must be disabled in order to change the value of this field.							f
	Value	•		Nam	Name Descriptio		Description	
	000 01b		Pipe A [Default]		Pipe A Ding P			
	10b		Pipe B Pipe C				Pine C	
	11b		Reserved	Reserved		Reserved		
28:27	28:27 Reserved						•	
26	Phase In Interrupt Status							
	Access:	Access:				R/WC		
This bit will be set by hardware when a Phase-In interrupt has occurred. Clear this bit by writin which will reset the interrupt generation.					urred. Clear this bit by writing a '1	',		
	Value			Name				
	0b			Interrupt	:			
	1b			No inter	rupt			
25 Phase In Enable Setting this bit enables a PWM phase in based on the programming of the Phase In registers below This bit clears itself when the phase in is completed.								
28:27 26	10b 11b Phase In In Access: This bit will which will re 0b 1b Phase In E Setting this This bit clea	be set eset the Val nable bit ena	Pipe C Reserved t Status by hardware when interrupt generat ue bles a PWM phas if when the phase Value	n a Pha tion. Interrupt No inter se in bas in is co	se-In inter rupt sed on the mpleted.	R/WC rupt has occu	Pipe C Reserved urred. Clear this bit by writing a Name g of the Phase In registers belo	'1


		BLC_PW	M_CTL				
	0b	0b Disable					
	1b		Enable				
24	Phase In Interrupt En	able					
	Setting this bit enables	an interrupt to be gene	rated when the PWM	I phase in is completed.			
	0h	lue	Diachla	Name			
	00 1 b		Disable				
	u						
23:	:16 Phase In time base This field determines the	16 Phase In time base This field determines the number of VBLANK events that pass before one increment occurs.					
	Value	Nam	1e	Description			
	00h	Invalid [Default]		Invalid			
	01h-FFh	Count		VBlank Count			
15:	:8 Phase In Count This field determines the Writes to this register invalid. Reads to this register increment events remand this value.	Phase In Count This field determines the number of increment events in this phase in. Writes to this register should only be done when hardware-phase-ins are disabled. A value of 0 is invalid. Reads to this register can be done any time, where the value in this field indicates the number of increment events remaining to fully apply a phase-in request as hardware automatically decrements this value.					
7:0	Phase In Increment This field indicates the a two's complement nu	amount to adjust the Plumber.	NM duty cycle regist	er on each increment event. This is			

3.9.2 BLC_PWM_DATA-Backlight PWM Data

Г

	BLC_PWM_DATA		
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x0000000		
Access:	R/W (DWORD access only, no byte access)		
Size (in bits):	32		
Address:	48254h-48257h		
Name:	Backlight PWM Data		
ShortName:	BLC_PWM_DATA		
DWord Bit	Description		
0 31:16 Reserved			
15:0 Backlight Dut This field deter control. This sl A value of zer be full on. This field show at the end of th This value rep by 128.	 15:0 Backlight Duty Cycle This field determines the number of time base events for the active portion of the PWM backlight control. This should never be larger than the frequency field. A value of zero will turn the backlight off. A value equal to the backlight modulation frequency field will be full on. This field should be updated when it is desired to change the intensity of the backlight, it will take affect at the end of the current PWM cycle. This value represents the active time of the PWM stream in PCH display raw clock periods multiplied by 128.		



BLC_PWM_DATA

Programming Notes

Restriction : This register must be written only as a full 32 bit dword. Byte or word writes are not supported.

BLM_HIST_CTL-Image Enhancement Control 3.9.3

					BLM_HIST_0	CTL			
Regist	Register Space:)		
Project	t:								
Defaul	t Valu	e:				0x0000000)		
Access	s:					R/W			
Size (ii	n bits)	:				32			
Addres	ss:				48260h-48263h				
Name:					Image Enhancement Control				
ShortN	lame:				BLM HIST CTL				
DWord	Bit				 Descri	ption			
0	31	IE His	togram E	nabl	e				
		This b	it enables	the	mage Enhancement histogram	logic to collect	data.		
		value Ob	Name Dischlo	•	maga histogram is disabled	Descriptio	n		
		00	[Default]		maye mstogram is disabled				
		1b	Enable	٦	The image histogram is enabled.	When this bit	is changed from a zero to a one,		
				r	nistogram calculations will begin	after the next	VBLANK of the assigned pipe.		
	30:29	IE Pip	e	41 1					
		nine 7	It assigns	the I	E function to a pipe. IE events w	/III be synchro	nized to the VBLANK of the selected		
		pipe.	Value		Name		Description		
		00b		Pi	pe A [Default]		Pipe A		
		01b		Pi	pe B		Pipe B		
		10b		Pi	pe C	Pipe C			
		11b		Re	eserved		Reserved		
	28	Reser	ved						
	27	IE Mo	dification	Tab	le Enable				
	This bit enables the second seco		the	Image Enhancement modificatio	n table.				
		Value Name		e	Dischlad	Descriptio	on		
	Ob Disable				Disabled				
1b Enable Enabled. When this b			Enabled. When this bit is chang	ed from a zer	o to a one, modifications begin after				
	the next VBLANK of the assigned pipe.								
	26:25	Reser	ved						
r]	24	Histog	gram Moo	de Se	elect				
		V	alue		Name		Description		
		0b		YUV	[Default]	YUV Luma Mode			
	1b H			HSV		HSV Intensity Mode			



			BLM_	HIST_C	TL				
23:1	6 Sync to This fie the Syn	Sync to Phase In Count This field indicates the phase in count number on which the Image Enhancement table will be loaded if the Sync to Phase in is enabled.							
15	IE Tabl This fiel	e Value Id indica	Format ates what format is used fo	or the image	enhancement table values.				
	Valu	ue	Name		Description				
	0b	1.	9 [Default]	1 integer and	d 9 fractional bits				
	1b	2.	8	2 integer and	d 8 fractional bits				
14:1	3 Enhand	cement	mode						
	Va	lue	Name		Description				
	00b		Direct [Default]		Direct look up mode				
	01b		dditive Iultiplicative		Additive mode Multiplicative mode				
	10b								
	11b		Reserved		Reserved				
12	Sync to Setting instead	Sync to Phase In Setting this bit enables the double buffered registers to be loaded on the phase in count value specified instead of the next vblank.							
11	Bin Re	gister F	unction Select						
	This fie	ld indica	tes what data is being wri	tten to or rea	d from the bin data register.				
	Value	Name			Description				
	0b T	0b TC Threshold Count. A read from the bin data register returns that bin's threshold value							
		Default	from the most recent vb	from the most recent vblank load event (guardband threshold trip). Valid range for the					
		Bin Index is 0 to 31.							
	10 11	IE Image Enhancement Value. Valid range for the Bin Index is 0 to 32							
10:7	Reserv	ed							
6:0	Bin Re This fie value is	Bin Register Index This field indicates the bin number whose data can be accessed through the bin data register. This value is automatically incremented by a read or a write to the bin data register if the busy bit is not set.							



3.9.4 **BLM_HIST_BIN-Image Enhancement Bin Data**

	BLM_HIST_BIN						
Register Space:	MMIO: 0/2/0						
Project:							
Default Value:	0x0000000						
Access:	R/W						
Size (in bits):	32						
Double Buffer Update Point:	Image Enhancement: Next vblank if in normal mode, or on phase in Sync event frame if it is enabled						
Address:	48264h-48267h						
Name:	Image Enhancement Bin Data						
ShortName:	BLM_HIST_BIN						
Access to this address a Bin Register Index	re steered to the correct register by programming the Bin Register Function Select and the						
DWord Bit	Description						
0 31 Busy Bit If (BLM_HI engine is b Else (Imag	Busy Bit f (BLM_HIST_CTL:Bin Register Function Select = Threshold Count) {This is a read only bit. If set, the engine is busy and the rest of the register is undefined. If clear, the register contains valid data.} Else (Image Enhancement){This bit is reserved.}						
30.22 Reserved							
21:0 Bin Count or Correction Factor If (BLM_HIST_CTL:Bin Register Function Select = Threshold Count){Bits 21:0 are read only bits. T indicate the total number of pixels in this bin, value is updated when guardband interrupt delay is m Else (Image Enhancement){Bits 21:10 are reserved. Bits 9:0 are read/write. The program the correction value for this bin. Writes to this register are double buffered on the next vblank if in norm mode, or on the phase in Sync event frame if it is enabled. The value written here is the 10bit correction value for the lowest point of the bin. The correction value is taken as a positive number.}							



3.9.5 BLM_HIST_GUARD-Histogram Threshold Guardband

	BLM_HIST_GUARD								
Regist	er Spa	ace:			MMIO: 0/2/0				
Projec	ect:								
Defaul	t Valu	e:			0x0000000				
Access	s:				R/W				
Size (ii	n bits)	:			32				
Double	e Buffe	er Upda	ate Point:		Start of vertical blank				
Addres	ss:	<u> </u>	48	3268h-4826Bh					
Name:			Hi	stooram Threshold Guard	pand				
ShortN	lame:		BI	M HIST GUARD					
DWord	Bit			De	scription				
0	31	Histo	gram Interrupt	enable					
		Value Name		Description					
		0b	Disable	Disabled					
		1h	[Default] Enable	This generates a histogram	m interrupt once a Histogram event occurs. Software				
		10		must always program 1.	n interrupt once a histogram event occurs. Conware				
	30	Histo	gram Event sta	tus					
		Acces	s:		R/WC				
		When	a Histogram ev	ent has occurred, this will	get set by the hardware. For any more Histogram				
		events	s to occur, the s	oftware needs to clear this	bit by writing a '1'. The default state for this bit is '0'				
		Valu	Je State	Name	Description				
		0b	Not Occurre	ed [Default]	Histogram event has not occurred				
		1b	Occured		Histogram event has occurred				
	29:22	Guard	Iband Interrupt	Delay					
		An interrupt is always generated after this many consecutive frames of the guardband threshold being							
		surpas	sed. This value	is double buffered on star					
	21:0	Thres	hold Guardbar	id	a a 1.11 .				
		This v	alue is used to o	determine the guardband for	or the threshold interrupt generation. This single value				
	L	is use	s used for all the segments. This value is double buffered on start of vblank						

3.10 Color Space Conversion

These registers contain the coefficients of the pipe color space converter.

The high color channel is the most significant bits of the color. The low color channel is the least significant bits of the color. The medium color channel is the bits between high and low. For example: In RGB modes Red is in the High channel, Green in Medium, and Blue in Low. In YUV modes, U is in the High channel, Y in Medium, and V in Low.

The color space conversion registers are double buffered and are updated on the start of vertical blank following a write to the CSC Mode register for the respective pipe.



The matrix equations are as follows:

```
OutputHigh = (CoefficientRU * InputHigh) + (CoefficientGU * InputMedium) + (CoefficientBU * InputLow)
```

```
OutputMedium = (CoefficientRY * InputHigh) + (CoefficientGY * InputMedium) + (CoefficientBY * InputLow)
```

```
OutputLow = (CoefficientRV * InputHigh) + (CoefficientGV * InputMedium) + (CoefficientBV * InputLow)
```

Example programming for RGB to YUV is in the following table:

The input is RGB on high, medium, and low channels respectively.

The output is VYU on high, medium, and low channels respectively.

Program CSC_MODE to put gamma before CSC.

Program the CSC Post-Offsets to +1/2, +1/16, and +1/2 for high, medium, and low channels respectively.

The coefficients and pre and post offsets can be scaled if desired.

	Bt.	601	Bt.709	
	Value	Program	Value	Program
RU	0.2990	0x1990	0.21260	0x2D98
GU	0.5870	0x0968	0.71520	0x0B70
BU	0.1140	0x3E98	0.07220	0x3940
RV	-0.1687	0xAAC8	-0.11460	0xBEA8
GV	-0.3313	0x9A98	-0.38540	0x9C58
ΒV	0.5000	0x0800	0.50000	0x0800
RY	0.5000	0x0800	0.50000	0x0800
GΥ	-0.4187	0x9D68	-0.45420	0x9E88
ΒY	-0.0813	0xBA68	-0.04580	0xB5E0

Example programming for YUV to RGB is in the following table:

The input is VYU on high, medium, and low channels respectively.

The output is RGB on high, medium, and low channels respectively.

Program CSC_MODE to put gamma after CSC.

Program the CSC Pre-Offsets to -1/2, -1/16, and -1/2 for high, medium, and low channels respectively.

The coefficients and pre and post offsets can be scaled if desired.



	Bt.601	Reverse	Bt.709	Reverse
	Value	Program	Value	Program
GΥ	1.000	0x7800	1.000	0x7800
ΒY	0.000	0x0000	0.000	0x0000
RY	1.371	0x7AF8	1.574	0x7C98
GU	1.000	0x7800	1.000	0x7800
BU	-0.336	0x9AC0	-0.187	0xABF8
RU	-0.698	0x8B28	-0.468	0x9EF8
GV	1.000	0x7800	1.000	0x7800
ΒV	1.732	0x7DD8	1.855	0x7ED8
RV	0.000	0x0000	0.000	0x0000

The pipe gamma and color space conversion blocks can be placed in three different arrangements:

- Gamma before CSC, selected through the CSC Mode register. This is mostly used for RGB to YUV conversion.
- Gamma after CSC, selected through the CSC Mode register. This is mostly used for YUV to RGB conversion or linear RGB to RGB conversion. This mode can be used with pipe color gamut enhancement.
- Split gamma, selected through the Pipe Config register. This is mostly used for RGB to RGB conversion. This mode can be used with pipe color gamut enhancement. In this mode, the pipe gamma enable per plane will control whether a plane will go through both gamma blocks. It is not possible to send a plane through one gamma block and not the other.

In either arrangement, the final output of the pipe gamma and CSC and gamut enhancement logic is clamped to fit in the 0 to 1.0 range before going to the ports.







3.10.1 CSC_COEFF-CSC Coefficients

CSC COEFFICIENT FORMAT							
Project:	Project:						
Size (in bits): 16							
Default Value: 0x0000000							
Coefficients for the CSC are stored in sign-exponent-mantissa format. Two CSC coefficients are stored in each						CSC coefficients are stored in each	
DWord	Bit	now the dat	a packing	g in eaci	Descriptio	an an	
0	15	Sign			Dooonpar		
·		Val	ue		Name	Description	
		0b		Positive	9	Positive	
		1b		Negativ	/e	Negative	
	14:12	Exponent Represente	bits ed as 2^(-	n)			
		Value	Na	me	Description		
		110b	4		4 or mantissa is bb.bb	bbbbb	
		111b	2		2 or mantissa is b.bbb	bbbbb	
		000b	1		1 or mantissa is 0.bbb	bbbbbb	
		001b	0.5		0.5 or mantissa is 0.0	bbbbbbbb	
		010b	0.25		0.25 or mantissa is 0.	00bbbbbbbb	
011b 0.125 0.125 or mantissa is 0.000bbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbb		0.000bbbbbbbbb					
	Others Reserved Reserved						
	11:3	Mantissa					
	2:0	Reserved	leserved				

	CSC_COEFF		
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x0000000, 0x00000000, 0x00000000, 0x00000000		
Access:	R/W		
Size (in bits):	6x32		
Double Buffer Update Point:	Start of vertical blank after armed		
Double Buffer Armed By:	Write to CSC_MODE		
Address:	49010h-49027h		
Name:	CSC A Coefficients		
ShortName:	CSC_COEFF_[1-6]_A		
Address:	49110h-49127h		
Name:	CSC B Coefficients		
ShortName:	CSC_COEFF_[1-6]_B		
Address:	49210h-49227h		
Name:	CSC C Coefficients		



			CSC_COEFF		
ShortName: CSC_COEFF_[1-6]_C					
DWord	Bit		Description		
0	31:16	RY			
		Format:	CSC COEFFICIENT FORMAT		
	15:0	GY			
		Format:	CSC COEFFICIENT FORMAT		
1	31:16	BY			
		Format:	CSC COEFFICIENT FORMAT		
1	15:0	Reserved			
		Format:		MBZ	
2	31:16	RU			
		Format:	CSC COEFFICIENT FORMAT		
	15:0	GU			
		Format:	CSC COEFFICIENT FORMAT		
3	31:16	BU			
		Format:	CSC COEFFICIENT FORMAT		
	15:0	Reserved			
		Format:		MBZ	
4	31:16	RV			
		Format:	CSC COEFFICIENT FORMAT		
	15:0	GV			
		Format:	CSC COEFFICIENT FORMAT		
5	31:16	BV			
		Format:	CSC COEFFICIENT FORMAT		
	15:0	Reserved			
		Format:		MBZ	

3.10.2 CSC_MODE-CSC Mode

CSC_MODE					
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical blank				
Address:	49028h-4902Bh				
Name:	CSC A Mode				
ShortName:	CSC_MODE_A				
Address:	49128h-4912Bh				
Name:	CSC B Mode				
ShortName:	CSC_MODE_B				



CSC_MODE							
Address: 49228h-4922Bh							
Name:			CSC C Mode				
ShortN	lame	:	CSC_MODE_C	CSC_MODE_C			
Writes t	to thi	s register arm	CSC registers for this pipe				
DWord	Bit	Description					
0	31:2	Reserved					
ľ	1	CSC Positio	SC Position				
		Selects the C	Selects the CSC position in the pipe. This is ignored when split gamma mode is selected in the pipe				
		config register.					
	Value Name Description						
0b CSC After [Default] CSC is after gamma				CSC is after gamma			
1b CSC Before CSC is before gamma				CSC is before gamma			
ľ	0 Reserved						
	Format: MBZ						

3.10.3 CSC_PREOFF-CSC Pre-Offsets

	CSC_PREOFF			
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000, 0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	3x32			
Double Buffer Update Point:	Start of vertical blank after armed			
Double Buffer Armed By:	Write to CSC_MODE			
Address:	49030h-4903Bh			
Name:	CSC A Pre-Offsets			
ShortName:	CSC_PREOFF_[1-3]_A			
Address:	49130h-4913Bh			
Name:	CSC B Pre-Offsets			
ShortName:	CSC_PREOFF_[1-3]_B			
Address:	49230h-4923Bh			
Name:	CSC C Pre-Offsets			
ShortName:	CSC_PREOFF_[1-3]_C			
The pre-offset is intended to remove an excess 0.5 to 2's complement as they er	offset from 0 on the Y or RGB channels and to convert UV channels from ter pipe color space conversion (CSC).			
DWord Bit	Word Bit Description			
0 31:13 Reserved				
Format:	INIBZ			
12:0 PreCSC High Offset	is used to sive an effect to the high color channel as it actions 000 havin			
Name: ShortName: The pre-offset is intended to remove an excess 0.5 to 2's complement as they er DWord Bit 0 31:13 Reserved Format: 12:0 PreCSC High Offset This 2's complement value	CSC C Pre-Offsets CSC_PREOFF_[1-3]_C offset from 0 on the Y or RGB channels and to convert UV channels from nter pipe color space conversion (CSC). Description MBZ is used to give an offset to the high color channel as it enters CSC logic.			



		CSC_PREOFF	
		The value is a 2's complement fraction allowing offsets between	-1 and +1 (exclusive).
1	1 31:13 Reserved		
		Format:	MBZ
	12:0	PreCSC Medium Offset This 2's complement value is used to give an offset to the mediu The value is a 2's complement fraction allowing offsets between	Im color channel as it enters CSC logic. -1 and +1 (exclusive).
2 31:13 Reserved			
		Format:	MBZ
	12:0	PreCSC Low Offset This 2's complement value is used to give an offset to the low co value is a 2's complement fraction allowing offsets between -1 a	olor channel as it enters CSC logic. The nd +1 (exclusive).

3.10.4 CSC_POSTOFF-CSC Post-Offsets

	CSC_POSTOFF		
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x0000000, 0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	3x32		
Double Buffer Update Point:	Start of vertical blank after armed		
Double Buffer Armed By:	Write to CSC_MODE		
Address:	49040h-4904Bh		
Name:	CSC A Post-Offsets		
ShortName:	CSC_POSTOFF_[1-3]_A		
Address:	49140h-4914Bh		
Name:	CSC B Post-Offsets		
ShortName:	CSC_POSTOFF_[1-3]_B		
Address:	49240h-4924Bh		
Name:	CSC C Post-Offsets		
ShortName:	CSC_POSTOFF_[1-3]_C		
The post-offset is intended to add an c complement to excess 0.5 as they exit	offset from 0 on the Y or RGB channels and to convert UV channels from 2's pipe color space conversion (CSC).		
DWord Bit	Description		
0 31:13 Reserved	MD7		
12:0 PostCSC High Offset			
This 2's complement value is a 2's complement	ue is used to give an offset to the high color channel as it exits CSC logic. The nt fraction allowing offsets between -1 and +1 (exclusive).		
1 31:13 Reserved			
Format:	MBZ		
12:0 PostCSC Medium Offse	et		



		CSC_POSTOFF			
		This 2's complement value is used to give an offset to the medium color channel as it exits CSC logic. The value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).			
2	31:13	Reserved			
		Format: MBZ			
	12:0	PostCSC Low Offset			
This 2's complement value is used to give an offset to the low color channel as it exits CSC log value is a 2's complement fraction allowing offsets between -1 and +1 (exclusive).					

3.11 Pipe Palette and Gamma

The display palette provides a means to correct the gamma of an image stored in a frame buffer to match the gamma of the monitor or presentation device. Additionally, the display palette provide a method for converting indexed data values to color values for VGA and 8-bpp indexed display modes. The display palette is located after the plane blender. Using the individual plane gamma enables, the blended pixels can go through or bypass the palette on a pixel by pixel basis.

The display palette can be accessed through multiple methods and operate in one of four different modes.

8 bit legacy palette/gamma mode:

This provides a palette mode for indexed pixel data formats (VGA and primary plane 8 bpp) and gamma correction for legacy programming requirements.

All input values are clamped to the 0.0 to 1.0 range before the palette/gamma calculation. It is not recommended to use legacy palette mode with extended range formats.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the 256 palette/gamma entries. The 256 entries are stored in the legacy palette with 8 bits per color in a 0.8 format with 0 integer and 8 fractional bits.

The legacy palette is programmable through both MMIO and VGA I/O registers. Through VGA I/O, the palette can look as though there are only 6 bits per color component, depending on programming of other VGA I/O registers.

Workaround: Set MMIO GTTMMADDR offsets 0x70064, 0x71064, and 0x72064 bits 6 to 1b prior to accessing the palette through VGA I/O. Clear the bits when done with palette access.

10 bit gamma mode:

This provides the highest quality gamma for pixel data formats of 30 bits per pixel or less.

All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 1024 gamma entries. The first 1024 entries are stored in the precision palette with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 1024th and 1025th gamma entries to create the result value. The 1025th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3



integer and 16 fractional bits (maximum value <4.0 when pipe CSC is enabled and after pipe gamma, <8.0 otherwise).

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Split gamma mode:

Split gamma mode is composed of two gamma functions. The first gamma is before pipe color space conversion (CSC) and the second is after CSC. This split gamma mode permits mapping to linear gamma, then color space conversion, then mapping to monitor gamma. This provides the highest quality pipe color space conversion and gamma correction for inputs with non-linear gamma.

First gamma (before CSC):

All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 512 gamma entries. The first 512 entries are stored in the precision palette indexes 0 to 511 with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 512th and 513th gamma entries to create the result value. The 513th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits (maximum value <4.0).

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

Second gamma (after CSC):

All input values are clamped to the 0.0 to 1.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to directly lookup the result value from one of the first 512 gamma entries. The first 512 entries are stored in the precision palette indexes 512 to 1023 with 10 bits per color in a 0.10 format with 0 integer and 10 fractional bits.

12 bit interpolated gamma mode:

This provides the highest quality gamma for pixel data formats greater than 30 bits per pixel.

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum alowed input value.

All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation.

For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 513 gamma entries to create the result value.



The first 512 entries are stored in the precision palette with 16 bits per color in a 0.16 format with 0 integer and 16 fractional bits (upper 10 bits in odd indexes, lower 6 bits in even indexes). The 513th entry is stored in the PAL_GC_MAX register with 17 bits per color in a 1.16 format with 1 integer and 16 fractional bits.

For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 513th and 514th gamma entries to create the result value. The 514th entry is stored in the PAL_EXT_GC_MAX register with 19 bits per color in a 3.16 format with 3 integer and 16 fractional bits (maximum value <4.0 when pipe CSC is enabled and after pipe gamma, <8.0 otherwise).

For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, multiply the input value by 512 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 514th gamma entry.

Note: If any gamma value to be programmed exceeds the maximum allowable value in the associated gamma register, then the programmed value must be clamped to the maximum allowable value.



Example Pipe Gamma Correction Curve





3.11.1 PAL_LGC-Legacy Palette

	PAL_LGC
Register	MMIO: 0/2/0
Space:	
Project:	
Default	0x00000000, 0x00000000, 0x00000000, 0x00000000
Value:	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	$0 \times 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
	0x00000000, 0x00000000, 0x00000000, 0x00000000
Access:	R/W (DWORD access only, no byte access)
Address:	4A000h-4A3FFh
Name:	Legacy Palette A
ShortNam	ne: PAL_LGC_[0-255]_A
Address:	4A800h-4ABFFh
Name:	Legacy Palette B



		PAL_LGC		
ShortName:		PAL_LGC_[0-255]_B		
Address:		4B000h-4B3FFh		
Name:		Legacy Palette C		
ShortName:		PAL_LGC_[0-255]_C		
DWord	Bit	Description	n	
0255	31:24	Reserved		
		Format:	MBZ	
	23:16	Red Legacy Palette Entry		
		Default Value:	UUh	
		Red legacy palette entry value.		
	15:8	Green Legacy Palette Entry		
		Default Value:	UUh	
		Green legacy palette entry value.		
	7:0	Blue Legacy Palette Entry		
		Default Value:	UUh	
		Blue legacy palette entry value.		

3.11.2 PAL_PREC_INDEX-Precision Palette Index

PAL_PREC_INDEX				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Address:	4A400h-4A403h			
Name:	Precision Palette A Index			
ShortName:	PAL_PREC_INDEX_A			
Address:	4AC00h-4AC03h			
Name:	Precision Palette B Index			
ShortName:	PAL_PREC_INDEX_B			
Address:	4B400h-4B403h			
Name:	Precision Palette C Index			
ShortName:	PAL_PREC_INDEX_C			
This index controls access to the array	of precision palette data values.			
DWord Bit	Description			
0 31 Precision Palette Forma	at			
This field selects the form	nat of the precision palette data. It must be set when reading or writing or split gamma mode. It must be cleared before programming the legacy			



	PAL_PREC_INDEX					
		palette.				
		Value	e Name	9		Description
		0b	Non-split [Default]	1	10 bpc or 12	bpc gamma format
		1b	Split	0,	Split gamma t	format
	30:16	Reserve	d			
		Format:				MBZ
	15	Index A	uto Increment			
		This field	d enables the index aut	to increment.		
		Value	Name			Description
		0b N	o Increment [Default]	Do not automa	tically increm	ent the index value.
		1b A	uto Increment	Increment the i	ndex value w	vith each read or write to the data register.
		Programming Notes				
		Restricti	on : Index auto increm	ent mode shoul	d not be use	d
	14:10	Reserve	ed			
		Format:				MBZ
9.∩ Index Value						
	This field indicates th			ata location to be accessed through the data register. This value can be		
		automat	Ically incremented by a	a read or a write	to the data r	egister if the index auto increment bit is set.
		When a	utomatically incrementi	ng, the current	automatically	Calculated index value can be read here.
		rande		ing, the most w		o alter reaching the end of the allowed
		lange.	Valu	10		Name
		[0 1023]				

3.11.3 PAL_PREC_DATA-Precision Palette Data

PAL_PREC_DATA				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W (DWORD access only, no byte access)			
Size (in bits):	32			
Address:	4A404h-4A407h			
Name:	Precision Palette A Data			
ShortName:	PAL_PREC_DATA_A			
Address:	4AC04h-4AC07h			
Name:	Precision Palette B Data			
ShortName:	PAL_PREC_DATA_B			
Address:	4B404h-4B407h			
Name:	Precision Palette C Data			
ShortName:	PAL_PREC_DATA_C			



		PAL_PREC_DATA					
These a	re the	precision palette entries used for the 10 bpc, split, and 12 bpc gamma. The Precision Palette Index					
Value in	dicate	s the precision palette location to be accessed through this register					
Oword		Description					
U I	31:30	Reserved					
	29:20						
		Default Value: UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU					
		For 10 bpc, program with the red 10 bit palette entry fraction value.					
		ror rz bpc gamma odu muezes, program with the upper to bits of the red palette entry haction					
		For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the red palette entry					
		fraction value, then program all 0s in the LSbs.					
		For split gamma indexes 0 to 511, program with the first gamma (before CSC) red 10 bit palette entry					
		fraction value.					
		For split gamma indexes 512 to 1023, program with the second gamma (after CSC) red 10 bit palette					
		entry fraction value.					
1	19:10	Green Precision Palette Entry					
		Default Value: UUUUUUUUUUb					
		For 10 bpc, program with the green 10 bit palette entry fraction value.					
		For 12 bpc gamma odd indexes, program with the upper 10 bits of the green palette entry fraction					
		value.					
		For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the green palette entry					
		fraction value, then program all US in the LSbs.					
		For split gamma indexes 0 to 511, program with the first gamma (before CSC) green 10 bit palette					
		For solit gamma indexes 512 to 1023, program with the second gamma (after CSC) green 10 bit					
		nalette entry fraction value					
	9:0	Blue Precision Palette Entry					
		Default Value: UUUUUUUUUUUb					
		For 10 bpc, program with the blue 10 bit palette entry fraction value.					
		For 12 bpc gamma odd indexes, program with the upper 10 bits of the blue palette entry fraction					
		value.					
		For 12 bpc gamma even indexes, program the MSbs with the lower 6 bits of the blue palette entry					
		fraction value, then program all 0s in the LSbs.					
		For split gamma indexes 0 to 511, program with the first gamma (before CSC) blue 10 bit palette					
		For split gamma indexes 512 to 1023, program with the second gamma (after CSC) blue 10 bit					
		palette entry fraction value.					

Ļ



3.11.4 PAL_GC_MAX-Gamma Correction Max



3.11.5 PAL_EXT_GC_MAX-Extended Gamma Correction Max

	PAL_EXT_GC_MAX				
Register Space	gister Space: MMIO: 0/2/0				
Project:	Proiect:				
Default Value:	efault Value: 0x0007FFFF, 0x0007FFFF, 0x0007FFFF				
Access:	R/W				
Size (in bits):	3x32				
Address:	4A420h-4A42Bh				
Name:	Extended Gamma Correction A Max				
ShortName:	PAL_EXT_GC_MAX_[1-3]_A				
Address:	4AC20h-4AC2Bh				
Name:	Extended Gamma Correction B Max				
ShortName:	PAL_EXT_GC_MAX_[1-3]_B				
Address:	4B420h-4B42Bh				
Name:	Extended Gamma Correction C Max				
ShortName:	PAL_EXT_GC_MAX_[1-3]_C				
DWord Bit	Description				
0 31:19 R	eserved				
F.	ormat: MBZ				
18:0 R	ed Ext Max GC Point				
D	Vefault Value: 11111111111111111				
F	ormat: U3.16				
I III	he extended point for red color channel gamma correction.				
	This value is represented in a 3.16 format with 3 integer and 16 fractional bits.				
R	Programming Notes				
Т	The value must be programmed to be less than 4.0 when pipe color space conversion is enabled and				
pi	ipe gamma is placed before pipe color space conversion or split gamma is used.				
1 31:19 R	eserved				
F	ormat: MBZ				
18:0 G	reen Ext Max GC Point				
D	Vefault Value: 11111111111111111				
F	Format: U3.16				
	he extended point for green color channel gamma correction.				
	his value is represented in a 3.16 format with 3 integer and 16 fractional bits.				
	Programming Notes				
Restriction : The value should always be programmed to be less than 8.0.					
pi	pipe gamma is placed before pipe color space conversion or split gamma is used.				
2 31:19 R	Preserved				
- Fo	Format: MBZ				
18:0 B	lue Ext Max GC Point				
D	Default Value: 11111111111111111				
F	ormat: U3.16				
TT	he extended point for blue color channel gamma correction.				
	his value is represented in a 3.16 format with 3 integer and 16 fractional bits.				



PAL_EXT_GC_MAX Programming Notes Restriction : The value should always be programmed to be less than 8.0. The value must be programmed to be less than 4.0 when pipe color space conversion is enabled and pipe gamma is placed before pipe color space conversion or split gamma is used.

3.12 Pipe Color Gamut Enhancement

Pipe color gamut enhancement is used to enhance display of standard gamut content on wide gamut displays. It processes the color value from before and after the pipe gamma and color space correction blocks to create the color gamut enhanced output. The typical usage is to output the pipe gamma and CSC corrected color for areas of low saturated content and the input (not gamma or CSC corrected) color for areas of high saturated content. It is not recommended to use color gamut enhancement with wide gamut inputs.

The pipe Gamma and CSC must be programmed to either the split gamma mode or gamma after CSC mode when using pipe color gamut enhancement.



The saturation level of the pipe gamma and CSC input color is detected and used to index into a look up table (LUT) containing programmable weights. The saturation values are linearly distributed across the LUT indexes from the lowest index for lowest saturation to the highest index for highest saturation.

The enhanced output color is created by using the weight value to interpolate between the input color and corrected color. See the following table of weights to amount of input or corrected color used to create the enhanced output color.

Weighting of input and corrected colors

Weight from LUT	Amount of Input Color in Enhanced Output	Amount of Corrected Color in Enhanced Output
00 0000b (minimum)	0%	100%
00 1000b	25%	75%
01 0000b	50%	50%



Weight from LUT	Amount of Input Color in Enhanced Output	Amount of Corrected Color in Enhanced Output
01 1000b	75%	25%
10 0000b	100%	0%
(maximum)		

Example weight programming

CGE	CGE	CGE	CGE	CGE
LUT Index	Weight Value Decimal	Weight Value Binary	Weight Percent Input Color	Weight Percent Corrected Color
0 (lowest saturation)	0	00 0000b	0%	100%
1	0	00 0000b	0%	100%
2	0	00 0000b	0%	100%
3	0	00 0000b	0%	100%
4	0	00 0000b	0%	100%
5	0	00 0000b	0%	100%
6	1.6	00 0010b	5%	95%
7	3.2	00 0011b	10%	90%
8	4.8	00 0101b	15%	85%
9	6.4	00 0110b	20%	80%
10	8.64	00 1001b	27%	73%
11	12.8	00 1101b	40%	60%
12	19.2	01 0011b	60%	40%
13	25.6	01 1010b	80%	20%
14	28.8	01 1101b	90%	10%
15	32	10 0000b	100%	0%
16 (highest saturation)	32	10 0000b	100%	0%



3.12.1 CGE_CTRL-Color Gamut Enhancement Control

CGE_CTRL						
Register Space:				MMIO: 0/2/0		
Project:						
Default Value	e:			0x00000000		
Access:				R/W		
Size (in bits)	:			32		
Double Buffe	er Update	e Point:		Start of vertical	l blank	
Address:		49080h	-49083h			
Name:		Color G	amut Enhancement A Contro			
ShortName: CGE_CTRL_A						
Address: 49180h-49183h						
Name: Color Gamut Enhancement B Control						
ShortName: CGE_CTRL_B						
Address: 49280h-49283h						
Name:		Color G	amut Enhancement C Contro			
ShortName:		CGE_C	TRL_C			
DWord	Bit	Description				
0	31	CGE Enable				
		This bit enables	the Color Gamut Enhanceme	nt logic.		
		Value	Value Name		Description	
		0b	Disable [Default]		Disable CGE	
ļ		1b	Enable		Enable CGE	
30:0 Reserved				L	_	
	L	Format:		MBZ		



3.12.2 CGE_WEIGHT-Color Gamut Enhancement Weight

		CGE_WEIGHT	
Register Spa	ace:	MMIO: 0/2/0	
Project:			
Default Valu	ie:	0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000	
Access:		R/W	
Size (in bits)):	4x32	
Address:		49090h-490A3h	
Name:		Color Gamut Enhancement A Weights	
ShortName:		CGE_WEIGHT_[0-4]_A	
Address:		49190h-491A3h	
Name:		Color Gamut Enhancement B Weights	
ShortName:		CGE_WEIGHT_[0-4]_B	
Address:		49290h-492A3h	
Name:		Color Gamut Enhancement C Weights	
ShortName:		CGE_WEIGHT_[0-4]_C	
These are the weights contained in the lookup up table (LUT) used in pipe color gamut enhancement. LUT index 0 contains the weight for the least saturated colors, and LUT index 16 contains the weight for the saturated colors. Weight values can range from 00000b (100% of the enhanced output color is from the pipe gamma and CS corrected color) to 100000b (100% of the enhanced output color is from the pipe gamma and CSC input color			
		Programming Notes	
Restriction :	The weigh	nt values should only be changed while color gamut enhancement is disabled, otherwise	
DWord	Bit	Description	
0	31:30	Reserved	
1		Format: MBZ	
	29:24	This is the weight value for this color gamut enhancement LUT index.	
	23:22	Reserved	
		Format: MBZ	
	21:16	CGE Weight Index 2 This is the weight value for this color gamut enhancement LUT index.	
	15:14	Reserved	
Format:		Format: MBZ	
	13:8 CGE Weight Index 1 This is the weight value for this color gamut enhancement LUT index.		
	7:6	Reserved	
		Format: MBZ	
	5:0	CGE Weight Index 0 This is the weight value for this color gamut enhancement LUT index.	
1	31:30	Reserved	
		Format: MBZ	
	29:24	CGE Weight Index 7	



		CGE_WEIGHT					
		This is the weight value for this color gamut enhancement LUT index.					
	23:22	Reserved					
		Format: MBZ					
ľ	21:16	CGE Weight Index 6					
		This is the weight value for this color gamut enhancement LUT index.					
1	15:14	Reserved					
		Format: MBZ					
	13:8	CGE Weight Index 5					
		This is the weight value for this color gamut enhancement LUT index.					
	7:6	Reserved					
		Format: MBZ					
	5:0	CGE Weight Index 4					
0	04.00	I his is the weight value for this color gamut enhancement LUT index.					
2	31:30	Reserved					
,	20.24	CGE Weight Index 11					
	20.24	This is the weight value for this color gamut enhancement LUT index.					
ľ	23:22	Reserved					
		Format: MBZ					
ľ	21:16	CGE Weight Index 10					
		This is the weight value for this color gamut enhancement LUT index.					
r 	15:14	Reserved					
		Format: MBZ					
	13:8	CGE Weight Index 9					
		This is the weight value for this color gamut enhancement LUT index.					
	7:6	Reserved					
		Format: MBZ					
	5:0	CGE Weight Index 8					
		This is the weight value for this color gamut enhancement LUT index.					
3	31:30	Reserved					
ļ	20.24	CGE Weight Index 15					
	29.24	This is the weight value for this color gamut enhancement LUT index.					
ľ	23.22	Reserved					
	20.22	Format: MBZ					
ľ	21.16	CGE Weight Index 14					
	21.10	This is the weight value for this color gamut enhancement LUT index.					
	15:14	Reserved					
		Format: MBZ					
ľ	13:8	CGE Weight Index 13					
		This is the weight value for this color gamut enhancement LUT index.					
	7:6	Reserved					
		Format: MBZ					
	5:0	CGE Weight Index 12					
		This is the weight value for this color gamut enhancement LUT index.					
4	31:6	Reserved					



CGE_WEIGHT				
		Format:	MBZ	
	5:0	CGE Weight Index 16 This is the weight value for this color gamut enhancement LUT index.		

3.13 Software Flags

	SWF				
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x00000000, 0x0000 0x00000000, 0x0000 0x00000000, 0x0000 0x00000000, 0x0000 0x00000000, 0x0000 0x00000000	00000, 0x0000000 00000, 0x0000000 00000, 0x0000000 00000, 0x0000000 00000, 0x00000000	, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
Access:	R/W				
Size (in bits):	36x32				
Address:			4F000h-4F08Fh		
Name:			Software Flags		
ShortNam	ne:		SWF_[0-35]		
These reg use of the	These registers are used as scratch pad data storage space and have no direct effect on hardware operation. The use of these registers is defined by the software architecture.				
	DWord	Bit	Description		
035		31:0	Software Flags		

3.14 GTSCRATCH-GT Scratchpad

	GTSCRATCH
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000
Access:	R/W
Size (in bits):	8x32
Address:	4F100h-4F11Fh
Name:	GT Scratchpad



GTSCRATCH					
ShortName:	ShortName: GTSCRATCH_[0-7]				
These registers are used by hardware and must not be used by software.					
DWord Bit Description					
7 31:0 GT Scratchpad					



4. North Display Engine Pipe and Port Controls

4.1 Pipe Timing

4.1.1 HTOTAL-Horizontal Total



HTOTAL

the LVDS port in two channel mode. The minimum horizontal active display size is 64 pixels. This register must always be programmed to the same value as the Horizontal Blank Start.

4.1.2 **HBLANK-Horizontal Blank**

HBLANK					
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	60004h-60007h				
Name:	Pipe A Horizontal Blank				
ShortName:	PIPE_HBLANK_A				
Address:	61004h-61007h				
Name:	Pipe B Horizontal Blank				
ShortName:	PIPE_HBLANK_B				
Address:	62004h-62007h				
Name:	Pipe C Horizontal Blank				
ShortName:	PIPE_HBLANK_C				
DWord Bit	Description				
0 31:29 Reserved					
28:16 Horizontal Blank End	tal Blank End position relative to the horizontal active display start				
	Programming Notes				
Restriction : The number or	f pixels within horizontal blank needs to be a multiple of two when driving				
the LVDS port in two chann	the LVDS port in two channel mode.				
The minimum horizontal b	ank size is 32 pixels.				
This register must always	This register must always be programmed to the same value as the Horizontal Total.				
15:13 Reserved					
12:0 Horizontal Blank Start	Horizontal Blank Start				
I his field specifies the Hori	I his field specifies the Horizontal Blank Start position relative to the horizontal active display start.				
Restriction : This register n	Restriction : This register must always be programmed to the same value as the Horizontal Active.				



4.1.3 HSYNC-Horizontal Sync

HSYNC					
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	60008h-6000Bh				
Name:	Pipe A Horizontal Sync				
ShortName:	PIPE_HSYNC_A				
Address:	61008h-6100Bh				
Name:	Pipe B Horizontal Sync				
ShortName:	PIPE_HSYNC_B				
Address:	62008h-6200Bh				
Name:	Pipe C Horizontal Sync				
ShortName:	PIPE_HSYNC_C				
DWord Bit	Description				
0 31:29 Reserved	MRZ				
28:16 Horizontal Sync End	IVID2				
This field specifies the Hor It is programmed with Hor	zontal Sync End position relative to the horizontal active display start. zontalActive+FrontPorch+Sync-1.				
	Programming Notes				
Restriction : The number o	Restriction : The number of pixels within horizontal sync needs to be a multiple of two when driving the				
This value must be greate	r than the horizontal sync start and less than Horizontal Total.				
Restriction : HDMI and DV HBLANK Start.	Restriction : HDMI and DVI with audio are not supported when HSYNC Start is programmed equal to HBLANK Start.				
15:13 Reserved					
Format:	MBZ				
12:0 Horizontal Sync Start This field specifies the Hor It is programmed with Hor	12:0 Horizontal Sync Start This field specifies the Horizontal Sync Start position relative to the horizontal active display start. It is programmed with HorizontalActive+FrontPorch-1.				
	Programming Notes				
Restriction : The number o driving the LVDS port in tw	Restriction : The number of pixels from active to horizontal sync needs to be a multiple of two when driving the LVDS port in two channel mode.				
This value must be greate	r than Horizontal Active.				



4.1.4 VTOTAL-Vertical Total

VTOTAL				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Address:	6000Ch-6000Fh			
Name:	Pipe A Vertical Total			
ShortName:	PIPE_VTOTAL_A			
Address:	6100Ch-6100Fh			
Name:	Pipe B Vertical Total			
ShortName:	PIPE_VTOTAL_B			
Address:	6200Ch-6200Fh			
Name:	Pipe C Vertical Total			
ShortName:	PIPE_VTOTAL_C			
DWord Bit	Description			
0 31:29 Reserved				
28:16 Vertical Total This field specifies Vertical Total size. This should be equal to the sum of the vertical active and the vertical blank sizes. For progressive display modes, this field is programmed to the number of lines desired minus one. For interlaced display modes, this field is programmed with the number of lines desired minus two. The vertical counter is incremented on the leading edge of the horizontal sync. For interlaced display, hardware uses this value to calculate the vertical total in each field. Both even and odd vertical totals are supported. Programming Notes				
Restriction : This register must	Restriction : This register must always be programmed to the same value as the Vertical Blank End.			
15:12 Reserved				
11:0 Vertical Active This field specifies Vertical Act The first vertical active display This field is programmed to th For interlaced display, hardwa Restriction : When using the in lines.	:0 Vertical Active This field specifies Vertical Active Display size. The first vertical active display line is considered pixel number 0. This field is programmed to the number of lines desired minus one. For interlaced display, hardware uses this value to calculate the vertical active in each field. Programming Notes Restriction : When using the internal panel fitting logic, the minimum vertical active area must be seven lines.			
This register must always be	This register must always be programmed to the same value as the Vertical Blank Start.			



4.1.5 VBLANK-Vertical Blank

VBLANK					
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	60010h-60013h				
Name:	Pipe A Vertical Blank				
ShortName:	PIPE_VBLANK_A				
Address:	61010h-61013h				
Name:	Pipe B Vertical Blank				
ShortName:	PIPE_VBLANK_B				
Address: 62010h-62013h					
Name:	Pipe C Vertical Blank				
ShortName:	PIPE_VBLANK_C				
DWord Bit	Description				
0 31:29 Reserved					
28:16 Vertical Blank End	l Vortical Blank End position rolative to the vertical active display start				
For interlaced disp	ay, hardware uses this value to calculate the vertical blank end in each field.				
	Programming Notes				
Restriction : This re	Restriction : This register must always be programmed to the same value as the Vertical Total.				
	cal blank size is 5 lines.				
15:13 Reserved	3 Reserved				
12:0 Vertical Blank Sta					
I his field specifies	This field specifies the Vertical Blank Start position relative to the vertical active display start.				
	Programming Notes				
Restriction : This re	Restriction : This register must always be programmed to the same value as the Vertical Active				



4.1.6 VSYNC-Vertical Sync

VSYNC					
Registe	er Spac	ce: MMIO: 0/2/0			
Project	:				
Default	Value	: 0x0000000			
Access	5:	R/W			
Size (ir	n bits):	32			
Addres	s:	60014h-60017h			
Name:		Pipe A Vertical Sync			
ShortN	ame:	PIPE_VSYNC_A			
Addres	s:	61014h-61017h			
Name:		Pipe B Vertical Sync			
ShortName:		PIPE_VSYNC_B			
Addres	Address: 62014h-62017h				
Name:		Pipe C Vertical Sync			
ShortName:		PIPE_VSYNC_C			
DWord	Bit	Description			
0	31:29	Reserved			
	28:16	Vertical Sync End This field specifies the Vertical Sync End position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch+Sync-1. For interlaced display, hardware uses this value to calculate the vertical sync start in each field. Programming Notes			
		Restriction : This value must be greater than the vertical sync start and less than Vertical Total.			
	15:13	3 Reserved			
	12:0	Vertical Sync Start This field specifies the Vertical Sync Start position relative to the vertical active display start. It is programmed with VerticalActive+FrontPorch-1. For interlaced display, hardware uses this value to calculate the vertical sync end in each field. Programming Notes			
		Restriction : This value must be greater than Vertical Active.			



4.1.7 SRCSZ-Source Image Size

SRCSZ				
Register Space:		MMIO: 0/2/0		
Project:				
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):		32		
Double Buffer Update Point:		Start of vertical blank		
Address:	6001Ch-6001Fh			
Name:	Pipe A Source Image Size			
ShortName:	PIPE_SRCSZ_A			
Address:	6101Ch-6101Fh			
Name:	Pipe B Source Image Size			
ShortName:	PIPE_SRCSZ_B			
Address:	6201Ch-6201Fh			
Name:	Pipe C Source Image Size			
ShortName:	PIPE_SRCSZ_C			
In VGA display mode, this register	is ignored and the VGA size from	m the VGA registers is used instead.		
DWord Bit	Descri	ption		
6 31:28 Reserved		MBZ		
27:16 Horizontal Source Size This field specifies Horizontal Source Size. This determines the horizontal size of the image created by the display planes. This field is programmed to the number of pixels desired minus one. Programming Notes				
Restriction : This reg except when panel f	Restriction : This register must always be programmed to the same value as the Horizontal Active, except when panel fitting is enabled.			
15:12 Reserved				
Format:		MBZ		
11:0 Vertical Source Siz This field specifies V display planes. This field is program For interlaced displa vertical blank end for	 11:0 Vertical Source Size This field specifies Vertical Source Size. This determines the vertical size of the image created by the display planes. This field is programmed to the number of lines desired minus one. For interlaced display, hardware divides this number by 2 and adds any necessary half lines to get the vertical blank end for each field. 			
Programming Notes				
when panel fitting is	when panel fitting is enabled.			


4.1.8 VSYNCSHIFT-Vertical Sync Shift

	VSYNCSHIFT	r
Register Space:	Ν	MMIO: 0/2/0
Project:		
Default Value:	0	0x0000000
Access:	R	R/W
Size (in bits):	3	32
Address:	60028h-6002Bh	
Name:	Pipe A Vertical Sync Shift	
ShortName:	PIPE_VSYNCSHIFT_A	
Address:	61028h-6102Bh	
Name:	Pipe B Vertical Sync Shift	
ShortName:	PIPE_VSYNCSHIFT_B	
Address:	62028h-6202Bh	
Name:	Pipe C Vertical Sync Shift	
ShortName:	PIPE_VSYNCSHIFT_C	
DWord Bit	Descripti	on
0 31:13 Reserved	01:10	
This value specifies t terms of the absolute This value will only b Typically, the interlad between successive horizontal sync start (use the actual horiz programmed into the	e vertical sync alignment for the s pixel number relative to the horizo e used if the transcoder is in an in- ed second field vertical sync shou orizontal syncs, so the value of the floor[horizontal total / 2] ontal sync start and horizontal tota registers)	start of the interlaced second field, expressed in ontal active display start. terlaced mode. Ild start one pixel after the point halfway his register should be programmed to: Il values and not the minus one values
This vertical sync sh sync start position is	t only occurs during the interlaced ligned with horizontal sync start.	d second field. In all other cases the vertical

4.2 Pipe M/N Values

These values are used for the embedded DisplayPort and FDI.

For dynamic switching between multiple refresh rates, both the M1/N1 data and link values and the M2/N2 link values must be programmed. The PIPE_CONF Refresh Rate Switch setting can be changed on the fly and then alternate M/N values will be used in the next frame that is output.

Calculation of TU, Data M, and Data N is as follows:

For modes that divide into the link frequency evenly,

Active/TU = Payload/Capacity = Data M/N = dot clock * bytes per pixel / Is_clk * number of lanes

Default value to program TU size is "111111" for TU size of 64.



Calculation of Link M and Link N is as follows:

Link M/N = dot clock / ls_clk

Restriction on clocks and number of lanes:

Number of lanes >= INT(dot clock * bytes per pixel / ls_clk)

Pcdclk * number of lanes >= dot clock * bytes per pixel

Please note that in the DisplayPort specifcation, dot clock is referred to as strm_clk.

4.2.1 DATAM-Data M Value

	DATAM
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Double Buffer Update Poin	nt: Start of vertical blank
Double Buffer Armed By:	Writing the LINKN
Address:	60030h-60033h
Name:	Pipe A Data M Value 1
ShortName:	PIPE_DATAM1_A
Address:	60038h-6003Bh
Name:	Pipe A Data M Value 2
ShortName:	PIPE_DATAM2_A
Address:	61030h-61033h
Name:	Pipe B Data M Value 1
ShortName:	PIPE_DATAM1_B
Address:	61038h-6103Bh
Name:	Pipe B Data M Value 2
ShortName:	PIPE_DATAM2_B
Address:	62030h-62033h
Name:	Pipe C Data M Value 1
ShortName:	PIPE_DATAM1_C
Address:	62038h-6203Bh
Name:	Pipe C Data M Value 2
ShortName:	PIPE_DATAM2_C
DWord Bit	Description
0 31 Re Fo	rmat: MBZ



DATAM				
30:25	TU Size This field is the size of the transfer unit, minus one.			
24	Reserved			
	Format:	MBZ		
23:0	Data M value This field is the m value for internal use of the DDA.			

4.2.2 DATAN-Data N Value

		DATAN
Register Spa	ce:	MMIO: 0/2/0
Project:		
Default Value	e:	0x0000000
Access:		R/W
Size (in bits):		32
Double Buffe	r Update P	oint: Start of vertical blank
Double Buffe	r Armed By	r: Writing the LINKN
Address:		60034h-60037h
Name:		Pipe A Data N Value 1
ShortName:		PIPE_DATAN1_A
Address:		6003Ch-6003Fh
Name:		Pipe A Data N Value 2
ShortName:		PIPE_DATAN2_A
Address:		61034h-61037h
Name:		Pipe B Data N Value 1
ShortName:		PIPE_DATAN1_B
Address:		6103Ch-6103Fh
Name:		Pipe B Data N Value 2
ShortName:		PIPE_DATAN2_B
Address:		62034h-62037h
Name:		Pipe C Data N Value 1
ShortName:		PIPE_DATAN1_C
Address:		6203Ch-6203Fh
Name:		Pipe C Data N Value 2
ShortName:		PIPE_DATAN2_C
DWord	Bit	Description
0	31:24	Keserved
		⊢ormat: MBZ
	23:0	Data N value



DATAN

This field is the n value for internal use of the DDA.

4.2.3 LINKM-Link M Value

	LINKM
Register Space	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Double Buffer U	Jpdate Point: Start of vertical blank
Double Buffer A	Armed By: Writing the LINKN
Address:	60040h-60043h
Name:	Pipe A Link M Value 1
ShortName:	PIPE_LINKM1_A
Address:	60048h-6004Bh
Name:	Pipe A Link M Value 2
ShortName:	PIPE_LINKM2_A
Address:	61040h-61043h
Name:	Pipe B Link M Value 1
ShortName:	PIPE_LINKM1_B
Address:	61048h-6104Bh
Name:	Pipe B Link M Value 2
ShortName:	PIPE_LINKM2_B
Address:	62040h-62043h
Name:	Pipe C Link M Value 1
ShortName:	PIPE_LINKM1_C
Address:	62048h-6204Bh
Name:	Pipe C Link M Value 2
ShortName:	PIPE_LINKM2_C
DWord Bit	Description
0 31:24	Format: MBZ
23:0	Link M value This field is the m value for external transmission in the Main Stream Attributes.



4.2.4 LINKN-Link N Value

	LINKN
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Double Buffer Update Point:	Start of vertical blank
Address:	60044h-60047h
Name:	Pipe A Link N Value 1
ShortName:	PIPE_LINKN1_A
Address:	6004Ch-6004Fh
Name:	Pipe A Link N Value 2
ShortName:	PIPE_LINKN2_A
Address:	61044h-61047h
Name:	Pipe B Link N Value 1
ShortName:	PIPE_LINKN1_B
Address:	6104Ch-6104Fh
Name:	Pipe B Link N Value 2
ShortName:	PIPE_LINKN2_B
Address:	62044h-62047h
Name:	Pipe C Link N Value 1
ShortName:	PIPE_LINKN1_C
Address:	6204Ch-6204Fh
Name:	Pipe C Link N Value 2
ShortName:	PIPE_LINKN2_C
Writes to this register arm M/N registers fo	r this pipe.
DWord Bit	Description
Format:	MBZ
23:0 Link N value This field is the n value for	external transmission in the Main Stream Attributes and VB-ID.



4.3 FDI Transmit

4.3.1 FDI_TX_CTL-FDI Tx Control

		FDI_TX	_CTL			
Register Sp	ace:		MMIO: 0/2/0			
Project:						
Default Valu	e:		0x00040000			
Access: R/W						
Size (in bits	ze (in bits): 32					
Double Buff	er Update Po	pint:	Depends on Bit			
Address:		60100h-6	50103h			
Name:		FDI A Tx	Control			
ShortName:		FDI TX	CTL A			
Address:			31103b			
Name:		FDI B Ty	Control			
ShortName			CTL B			
Addross:		62100b 6	2102b			
Nome:			Control			
ChartNama						
Shortivarne:	um port widt	FDI_IX_	CIL_C			
FDI C maxir	num port wic	Ith is 2 lanes.				
DWord Bit		C	Description			
0 31	FDI Tx Ena	ble is port will put it in its lowest power	state			
	Value	Name	Description			
	0b	Disable [Default]	Disable the FDI Tx interface			
	1b	Enable	Enable the FDI Tx interface			
30:28	Reserved		MDZ			
	Format:		IVIBZ			
27:22	vswing and	a Preemp				
	These bits are used for setting link voltage swing and pre-emphasis The settings require additional programming in the DPAFE_DL<0,1>_IREFCAL registers. DPAFE_DL0_IREFCAL is used for FDI A. DPAFE_DL1_IREFCAL is used for FDI B and FDI C.					
	"Non-adjustable" settings use hard-coded voltage swing values.					
	DPAFE_D	L<0,1>_IREFCAL registers.				
	The voltag default DP	es listed in the description are nom AFE_BMUFNC de-emphasis settin	inal at 1V supply and recommended board design and gs.			
	Certain set DPAFE_D	ttings require additional programmir L1_IREFCAL registers.	ng in the DPAFE_DL0_IREFCAL and			
	Value	Name	Description			



FDI_TX_CTL					
00000b	Adjustable 50	00mV+0dB [Default]	Adiustable		
			Design: Non-trans	sition 500m\/ Transition 500m\/	
			Additional program		
			DPAFE_DL<0,1>_	_IREFCAL[16:2]=00010 10111 10111b	
			Alternate: Non-transition 400mV, Transition 400mV		
			Additional programming required:		
444040			DPAFE_DL<0,1>	_IREFCAL[16:2]=00110 00111 00111b	
1110106	Adjustable 50	JUMV+6dB	Adjustable		
			Design: Non-trans	sition 500mV, Transition 1000mV	
			Additional prograr	mming required:	
			DPAFE_DL<0,1>	_IREFCAL[16:2]=00010 10111 10111b	
			Alternate: Non-tra	insition 400mV, Transition 800mV	
			Additional program	mmina required:	
			DPAFE DL <0.1>	IREECAL [16:2]-00110 00111 00111b	
111001b	666mV+3.5d	В	Non adjustable		
			Non-adjustable	···	
			Design: Non-trans	sition 666mV, Transition 1000mV	
			Additional program	mming required:	
111000b	1000mV+0dF	3	DPAFE_DL<0,1>	_IREFCAL[16:2]=00010 10111 10111b	
1110000		-	Non-adjustable		
			Design: Non-trans	sition 1000mV, Transition 1000mV	
			Additional program	mming required:	
			DPAFE_DL<0,1>	_IREFCAL[16:2]=00010 10111 10111b	
Others	Reserved		Reserved		
21:19 Port Wid	th Selection				
Port widt	selects the n h change mu	umber of lanes to be out the lanes to be out the lanes a part of the lanes at the lanes at the lanes to be out the lanes to be	enabled on the link	eld is locked once port is enabled and	
only upda	ites when the	port is disabled then	re-enabled.	Description	
0006	aiue	Nan X1 [Default]	le	v1 Mode	
0000		X1 [Delault]		x2 Mode	
0010		// <u>/</u>			
010h		X3		x3 Mode	



	Others	Reserved		Reserved	
	Calore	i.coolirou			
	Programming Notes				
	Restriction : FDI B and FDI C share lanes. FDI C maximum port width is 2 lanes. FDI B maximum port				
	width is 4 I	anes when FDI C is disabl	ed, 2 lanes when	FDI C is enabled.	
18	Enhanced This bit sel port is disa	I Framing Enable lects enhanced framing. Th ibled then re-enabled.	ne field is locked o	once port is enabled and only updates whe	
	Value	Name		Description	
	0b	Disabled	Enha	nced framing disabled	
	1b	Enabled [Default]	Enha	nced framing enabled	
17:1	5 Reserved				
	Format:			MBZ	
	This bit en This bit is Value	ables the FDI PLL. ORed with the PLL enable Name	bit from any othe	r FDI Tx Control registers. Description	
	0b [Disable [Default]	FDI PLL not ena	bled through this FDI Tx	
	1b 6	Enable	FDI PLL enable	L L L L L L L L L L L L L L L L L L L	
13:1	Restriction	: Wait for the PLL warmup	Programmin o cycle before ena	g Notes Ibling the port through bit 31 of this register MBZ	
13:1	2 Restriction 2 Reserved Format: Composite	e Sync Select	Programmin o cycle before ena	g Notes Ibling the port through bit 31 of this register MBZ	
13:1 11	2 Restriction 2 Reserved Format: Composite This bit sel	e Sync Select	Programmin o cycle before ena	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port.	
13:1 11	2 Restriction 2 Reserved Format: Composite This bit sel Value Ob	e Sync Select lects between composite S	Programmin	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync	
13:1	Restriction 2 Reserved Format: Composite This bit sel Value 0b 1b	e Sync Select lects between composite S Separate [Default] Composite	Programmin o cycle before ena cync and separate	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync	
13:1 11	2 Restriction 2 Reserved Format: Composite This bit sel Value 0b 1b	e Sync Select lects between composite S Separate [Default] Composite	Programmin	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync	
13:1	Restriction 2 Reserved Format: Composite This bit sel Value Ob 1b	e Sync Select lects between composite S Separate [Default] Composite	Programmin	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync g Notes	
13:1	Restriction Format: Composite This bit sel Value Ob 1b Restriction when FDI FDI B can enabled. FDI C can It is recom can be ena to compos	e Sync Select lects between composite S Name Separate [Default] Composite A : FDI A can use either sep C is enabled. A use either separate sync of n only use composite sync. Immended to always use con abled later without needing ite.	Programmin o cycle before ena sync and separate period and separat	g Notes ubling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync g Notes nposite sync. FDI A must use composite sync c. FDI B must use composite sync when FE en when just using FDI A or FDI B, so that I sable FDI A and FDI B in order to change the sync sync sync sync sync sync sync sync	
13:1	Restriction Format: Composite This bit sel Value Ob 1b Restriction when FDI FDI B can enabled. FDI C can It is recom can be ena to compos Auto Trair This bit ena change this	E Sync Select Ects between composite S Separate [Default] Composite Separate sync Separate sync only use composite sync on only use composite sync only use only use	Programmin o cycle before ena sync and separate programmin parate sync or cor or composite sync or composite sync to temporarily dis port. See the moded.	g Notes abling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync g Notes nposite sync. FDI A must use composite sync c. FDI B must use composite sync when FE en when just using FDI A or FDI B, so that I sable FDI A and FDI B in order to change t de set enable sequence for usage. Do not	
13:1	Restriction 2 Reserved Format: Composite This bit sel Value Ob 1b Restriction when FDI FDI B can enabled. FDI C car It is recorr can be ena to compos Auto Trair This bit ena change this Value	e Sync Select lects between composite S Name Separate [Default] Composite : FDI A can use either sep C is enabled. use either separate sync only use composite sync. mended to always use con abled later without needing ite. n Enable ables auto-training on this s bit while the port is enable Name	Programmin o cycle before ena sync and separate period separat	g Notes Ibling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync g Notes nposite sync. FDI A must use composite sync c. FDI B must use composite sync when FE en when just using FDI A or FDI B, so that I sable FDI A and FDI B in order to change t de set enable sequence for usage. Do not Description	
13:1	Restriction Format: Composite This bit sel Value Ob 1b Restriction when FDI FDI B can enabled. FDI C carn It is recorr can be ena to compos Auto Trair This bit ena change this Value Ob	e Sync Select lects between composite S Name Separate [Default] Composite Composite Cis enabled. a use either separate sync on only use composite sync. mended to always use con abled later without needing ite. Disable auto-training on this s bit while the port is enable Disable [Default]	Programmin o cycle before ena sync and separate programmin parate sync or cor or composite sync to temporarily dis port. See the moded.	g Notes ubling the port through bit 31 of this register MBZ Fsync/Lsync on this port. Description Separate Fsync/Lsync Composite Sync g Notes nposite sync. FDI A must use composite sync c. FDI B must use composite sync when FE en when just using FDI A or FDI B, so that I sable FDI A and FDI B in order to change the set enable sequence for usage. Do not Description Disable auto-training	



		FD	I_TX_CTL				
]		Notes					
	Workaround : When disabling FDI, clear the FDI Transmitter Auto Train Enable bit in the same write as						
	the FDI Tx enable is cleared, and clear the FDI Receiver Auto Train Enable bit in the same write as t						
	FDI Rx en	able is cleared.					
9:8	8 Link training pattern enable These bits are used for manual link initialization. The link must first be configured prior to s training patterns. Manual link training can not be used when oute training is enabled.						
	Value	Name		Description			
	00b	Pattern 1 [Default]		Pattern 1 enabled			
	01b	Pattern 2		Pattern 2 enabled			
	10b	Idle		Idle Pattern enabled			
			Send normal nixels				
	11b	Normal		Send normal pixels			
	11b Restriction When retr	Normal : When enabling the port, it raining a link, the port must b	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled.			
6	11b Restriction When retr Reserved	Normal	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled.			
6	11b Restriction When retr Reserved Format:	Normal	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ			
6	11b Restriction When retr Reserved Format: Reserved	Normal	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ			
6	11b Restriction When retr Reserved Format: Reserved Format:	Normal • : When enabling the port, it raining a link, the port must b	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ			
6	11b Restriction When retr Reserved Format: Reserved Format: Auto Trair	Normal	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ			
6 4:2 1	11b Restriction When retr Reserved Format: Reserved Format: Auto Train Access:	Normal • : When enabling the port, it raining a link, the port must b • normal	Programming I must be turned or be disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ			
6 4:2 1	11b Restriction When retr Reserved Format: Reserved Format: Auto Train Access: This bit inc	Normal	Programming I must be turned or be disabled, then re disabled, then re	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ RO			
6	11b Restriction When retr Reserved Format: Reserved Format: Auto Train Access: This bit inc Value	Normal n : When enabling the port, it raining a link, the port must b n Done dicates auto-training complet Name	Programming I must be turned or be disabled, then re ed on this port.	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ RO Description			
6 4:2 1	11b Restriction When retr Reserved Format: Reserved Format: Auto Train Access: This bit inc Value Ob	Normal a : When enabling the port, it raining a link, the port must b n Done dicates auto-training complet Name Not Done [Default]	Programming I must be turned or be disabled, then re ed on this port. Auto-training is no	Send normal pixels Notes n with pattern 1 enabled. e-enabled with pattern 1 enabled. MBZ MBZ RO Description ot complete or not started			

Adjustable Voltage Swing Programming for FDI

Vdiff Single Ended Swing (Transition Bits)	DP_AFE_DL<0,1>_IREFCAL <16:12> TXIRefSel	DP_AFE_DL<0,1>_IREFCAL <11:7> TXVcmSel <6:2> TXVrefSel (Both fields set to same value)
500 mV	2 decimal	23 decimal
400 mV	6 decimal	7 decimal
This is only for use with the F FDI_TX_CTL<27:22> Vswing	DI_TX_CTL<27:22> Vswing_and_Preemp _and_Preemp must be set to 000000b or 1	selections marked as "adjustable". 11010b.



4.4 DisplayPort

4.4.1 DP_CTL-DisplayPort Control

				DP	_CTL		
Register Spa	ace:				М	MIO: 0/2/0)
Project:							
Default Valu	e: 0x00000018						
Access:		R/W					
Size (in bits)	:	32					
Address:		64000h-64003h					
Name:			C	DisplayPort	A Control		
ShortName:			C	DP_CTL_A			
DWord Bit					Descriptio	on	
0 31	DisplayPo	rt Enak	ole				
	Value	nis port	Name	s lowest po	wer state.		Description
	0b	Disabl	e [Default]		Disable the [DisplayPor	t interface
	1b	Enable	;		Enable the D	isplayPort	interface
30:29	Pipe Selec	t ormino	a from which		the course d	loto will ori	cipata
	Valu	ennine e		uspiay pipe Nar	ne		Description
	00b		Pipe A [Defa	ult]			Pipe A
	01b		Pipe B				Pipe B
	10b		Pipe C				Pipe C
	TTD Decembed		Reserved				Reserved
28	Format [.]					MF	37
27.22	Vswing Er	np Set					
£1.22							
	These bits	s are us	ed for setting	link voltage	e swing and e	mphasis.	
	Certain se	ettings r	equire additio	nal progran	nming in the [DPAFE_DF	P_IREFCAL register.
	"Non-adju for genera	"Non-adjustable" settings use hard-coded voltage swing values. These are the recommended settings for general use.					
	"Adjustabl DPAFE_D	le" setti P_IRE	ngs allow volt FCAL register	age swing \	values to be c	ptimized w	vith fine tuning through the
	The voltag	ges liste BMUFN	ed are nomina C de-emphasi	l at 1V supp is settings.	ply and recom	nmended b	poard design and default
	27 = AFE	fullSwii	ngMode				
	26:24 = A	FE sel :	2:0				
	23 = AFE	dmpen	(1 enable de-	emphasis,	0 disable de-	emphasis)	



DP_CTL
phasis, 0 set 3.5dB de-emphasis)
Description
Non-adjustable
DP spec equivalent: 0.4V + 0dB emphasis
Design: Non-transition 300mV, Transition 300mV
Additional programming required:
DPAFE_DP_IREFCAL[31]=0b
Non-adjustable
DP spec equivalent: 0.4V + 3.5dB emphasis
Design: Non-transition 300mV, Transition 450mV
Additional programming required:
DPAFE_DP_IREFCAL[31]=0b
Non-adjustable
DP spec equivalent: 0.4V + 6dB emphasis
Design: Non-transition 300mV, Transition 600mV
Additional programming required:
DPAFE_DP_IREFCAL[31]=0b
Non-adjustable
DP spec equivalent: 0.6V + 0dB emphasis
Design: Non-transition 450mV, Transition 450mV
Additional programming required:
DPAFE_DP_IREFCAL[31]=0b
Non-adjustable
DP spec equivalent: 0.6V + 3.5dB emphasis
Design: Non-transition 450mV, Transition 675mV
Additional programming required:
DPAFE_DP_IREFCAL[31]=0b
Non-adjustable



		DP_CTL
		DP spec equivalent: 0.8V + 0dB emphasis
		Design: Non-transition 600mV, Transition 600mV
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=0b
	111110b 0.8V+3.5dB	Non-adjustable
		DP spec equivalent: 0.8V + 3.5dB emphasis
		Design: Non-transition 600mV, Transition 900mV
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=0b
	000000b 0.5V+0dB [Default]	Non-adjustable
		Design: Non-transition 500mV, Transition 500mV
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=1b
		DPAFE_DP_IREFCAL[16:2]=00010 11101 11101b
	000010b 0.5V-3.5dB	Non-adjustable
		Design: Non-transition 500mV, Transition 333mV
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=1b
		DPAFE_DP_IREFCAL[16:2]=00010 11101 11101b
	100000b Adjustable MaxV+00	Adjustable: Non-transition maxV, Transition maxV
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=1b
		DPAFE_DP_IREFCAL[16:2]=Adjustable
	100010b Adjustable MaxV-3.	Adjustable: Non-transition maxV, Transition maxV - 3.5dB
		Additional programming required:
		DPAFE_DP_IREFCAL[31]=1b
		DPAFE_DP_IREFCAL[16:2]=Adjustable
	100011b Adjustable MaxV-6c	Adjustable: Non-transition maxV, Transition maxV - 6dB



				DP_C	TL		
				Additiona	l programmi	ing re	quired:
				DPAFE [OP IREFCA	L[31]	=1b
						1 [16:	21-Adjustable
	Others Re	served				<u> </u>	
				Reserved			
21.18	This field sele Port width cl The field is l Val	ects the num hange must ocked once ue	mber of lanes be done as port is enab	s to be ena a part of m led and onl Name	bled on the ode set. y updates w	Displa when t	ayPort link. the port is disabled then re-enable Description
	001b		x2			x2 Mo	ode
	011b		x4			x4 Mo	ode
	Others		Reserved			Rese	rved
	Value 0b 1b	Disable [De Enable	Name fault]		Enhanced f Enhanced f	ramin ramin	Description g disabled g enabled.
17:16	DP PLL Free	quency Its the Disp	lavPort PLL f	requency			
	Val	ue		Name			Description
	00b		270mhz			270m	hz
	01b		162mhz			162m	hz.
	Others	-	Reserved			Rese	rved
15	This bit enab Port reversa The field is l Value 0b 1b	les lane rev l does not a ocked once Not revers Reversed	versal within t affect AUX ch port is enab ed [Default]	the port: lan nannel lane led and onl <mark>Name</mark>	ne 0 mappe mapping. y updates v	d to la	ane 3, lane 1 mapped to lane 2. the port is disabled then re-enable Description Port not reversed Port reversed
14	DisplayPort	PLL enabl	e				
	This bit enab	les the Disp	DiayPort PLL	ame			Description
	0b	Disable	[Default]			PLL	not enabled
	1b	Enable	· · · ·			PLL	enabled
	Restriction :	Wait for the	PLL warmu	Progra	amming No pre enabling	<mark>tes</mark> g the p	port through bit 31 of this register.
13:10	Reserved						
	Format:					ľ	MBZ
9:8	Link training These bits ar The link mus	g pattern e re used for st first be co	n able link initializati onfigured pric	ion as defir or to sendin	ed in the Di g training pa	isplay attern	Port specification. s.



			DP_CTL			
	Value	e Nar	ne	Description		
	00b Pattern 1 [Default]			Pattern 1 enabled		
	01b	Pattern 2		Pattern 2 enabled		
	10b	Idle	Idle Pattern enabled			
	11b	Normal		Send normal pixels		
			Programmin	a Notes		
	Restrictio When ret	n : When enabling the port training a link, the port mus	, it must be turned at be disabled, the	on with pattern 1 enabled. n re-enabled with pattern 1 enabled.		
6	Alternate This bit er	SR Enable nables the embedded Disp	layPort Alternate	Scrambler Reset.		
	Value	e Namo	9	Description		
	0b	Disable [Default]		Alternate SR disabled		
	1b Enable			Alternate SR enabled		
4:3	3 Sync Polarity This bit indicates the polarity of Hsync and Vsync to be transmitted in MSA.		e transmitted in MSA.			
	Value	Name		Description		
	00b	Low	VS and HS are ad	ctive low (inverted)		
	01b	VS Low, HS High	VS is active low (i	nverted), HS is active high		
	10b	VS High, HS Low	VS is active high,	HS is active low (inverted)		
	11b	High [Default]	VS and HS are ad	ctive high		
2	Digital Di	splay Detected				
	Access:			RO		
	This bit in	dicates whether a digital di	isplay was detecte	d during initialization.		
	It signifie	s the level of the detect pin	at boot. This bit is	s valid regardless of whether the port is enabled.		
	Value	Name		Description		
	0b N	Not Detected [Default]	Digital display	not detected during initialization		
	1b D	Detected	Digital display	detected during initialization		
1:0	Reserved	1				
	Format: MBZ					

Adjustable Voltage Swing Programming for Embedded DisplayPort

Vdiff Single Ended Swing (Transition Bits)	DP_AFE_DP_IREFCAL <16:12> TXIRefSel	DP_AFE_DP_IREFCAL <11:7> TXVcmSel <6:2> TXVrefSel (Both fields set to same value)
500 mV	2 decimal	3 decimal
475 mV	3 decimal	28 decimal
450 mV	4 decimal	12 decimal
425 mV	5 decimal	20 decimal
400 mV	6 decimal	4 decimal
375 mV	7 decimal	29 decimal
350 mV	8 decimal	13 decimal
325 mV	9 decimal	21 decimal
300 mV	10 decimal	5 decimal
275 mV	11 decimal	30 decimal



Vdiff Single Ended Swing (Transition Bits)	DP_AFE_DP_IREFCAL <16:12> TXIRefSel	DP_AFE_DP_IREFCAL <11:7> TXVcmSel <6:2> TXVrefSel (Both fields set to same value)
250 mV	12 decimal	14 decimal
225 mV	13 decimal	22 decimal
200 mV	14 decimal	5 decimal
175 mV	15 decimal	31 decimal
150 mV	16 decimal	15 decimal
125 mV	17 decimal	23 decimal
100 mV	18 decimal	7 decimal

This is only for use with the DP_CTL_A <27> Vswing_Emp_Set selections marked as "adjustable".

DPAFE_DP_IREFCAL <31> SwingCtIDis must be set to 1.

DP_CTL_A <27> Vswing_Emp_Set fullSwingMode must be set to 1.

DP_CTL_A <23:22> Vswing_Emp_Set dmpen and dmplv are set to 00b for no de-emphasis, 10b for 3.5dB de-emphasis, or 11b for 6dB de-emphasis.

4.4.2 DP_AUX_CTL-DisplayPort AUX Channel Control

	DP_AUX_CTL					
Register Sp	egister Space: MMIO: 0/2/0					
Project:						
Default Val	ue: 0x000300C8					
Access:	R/W Special					
Size (in bits	32					
Address:	64010h-64013h					
Name:	DisplayPort A AUX Channel Control					
ShortName	: DP_AUX_CTL_A					
DWord Bit	Description					
0 31	Send Busy					
	Access: R/W Special					
	Setting this bit to a one initiates the transaction, when read this bit will be a 1 until the transmission completes.					
	The transaction is completed when the response is received or when a timeout occurs.					
	Do not write a 1 again until transaction completes.					
	Programming Notes					
	Restriction : Do not change any fields while Send/Busy bit 31 is asserted.					
30	30 Done					
	Access: R/WC					
	A sticky bit that indicates the transaction has completed.					
	Write a 1 to this bit to clear the event					
	Value Name					
	0b Not done					
	1b Done					
29	Interrupt on Done					



			DF_AUX_CIL	
	Access:			R/W
	Enable an interru	ot in the hote	lug status register when the ti	ransaction completes or times out.
		Value		Name
	0b		Enable	
	1b Disable			
28				
20	Access: R/WC			
	A sticky bit that in Write a 1 to this t	dicates the tr bit to clear the	ansaction has timed out.	
27:2	26 Time out timer v	alue		
	Access:			R/W
	Used to determine	e how long to	wait for receiver response be	efore timing out.
	Value		Name	Description
	00b	400us [Def:	ault]	400us
	01b	600us		600us
	10b	800us		800us
	11b	1600us		1600us
25	Receive error	<u>.</u>		
	Access:		A	RMC
	Value 0b	•	Error [Default]	Name
	1b		Not Error	
	This field is used to indicate the total number bytes to transmit (including the header). It also indicate the number of bytes received in a transaction (including the header). Reads of this field are valid only when the done bit is set and timeout or receive error has not occurred. Sync/Stop are not part of the message or the message size. Reads of this field will give the response message size. The read value will not be valid while Send/Busy bit 31 is asserted.			
	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o	es received d are valid ou t part of the d will give the fill not be valif 0 or >20 are	n a transaction (including the nly when the done bit is set ar message or the message size e response message size. d while Send/Busy bit 31 is a e not allowed.	header). hea
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time	es received d are valid or t part of the d will give the fill not be vali f 0 or >20 are	n a transaction (including the aly when the done bit is set ar message or the message size a response message size. d while Send/Busy bit 31 is a a not allowed.	header). hea
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time Default Value:	es received i d are valid or t part of the d will give the ill not be val f 0 or >20 are	n a transaction (including the ally when the done bit is set ar message or the message size response message size. d while Send/Busy bit 31 is a not allowed.	header). header header). header
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time Default Value: Access:	es received i d are valid or t part of the d will give the ill not be vali f 0 or >20 are	n a transaction (including the ally when the done bit is set ar message or the message size e response message size. d while Send/Busy bit 31 is a e not allowed.	header). header header). header h
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time Default Value: Access: Used to determine will drive the SYN coded 26 SYNC p The value is the n Default is 3 decir	es received i d are valid or t part of the d will give the rill not be vali f 0 or >20 are e the prechar C pattern. Evo pulses. number of minal which giv	rge time for the Aux Channel of very microsecond gives on a a transaction (including the only when the done bit is set ar message or the message size. d while Send/Busy bit 31 is a set on the allowed. ge time for the Aux Channel of very microsecond gives one a a croseconds times 2. es 6us of precharge which is	header). header
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time Default Value: Access: Used to determine will drive the SYN coded 26 SYNC p The value is the i Default is 3 decir	es received i d are valid or t part of the d will give the rill not be vali f 0 or >20 are be the prechar C pattern. Evolutes. number of minal which give der	n a transaction (including the nly when the done bit is set ar message or the message size. d while Send/Busy bit 31 is a e not allowed.	header). header
19:1	the number of byt Reads of this fiel occurred. Sync/Stop are no Reads of this fiel The read value w Message sizes o 6 Precharge Time Default Value: Access: Used to determine will drive the SYN coded 26 SYNC p The value is the n Default is 3 decir	es received i d are valid or t part of the d will give the rill not be vali f 0 or >20 are the prechai C pattern. Evolutions. number of minal which give der	n a transaction (including the nly when the done bit is set ar message or the message size. d while Send/Busy bit 31 is a e not allowed. rge time for the Aux Channel of very microsecond gives one a croseconds times 2. es 6us of precharge which is	header). header



DP_AUX_CTL

Default is 200 decimal which divides the 400MHz input clock to become 2MHz bit clock.

4.4.3 DP_AUX_DATA-DisplayPort AUX Channel Data

	DP Aux Channel Data Format		
Project			
Default Value: 0x0000000			
DWord	Bit Description		
0	1:0AUX CH DATA		
	A DWord of the message. Writes give the data to transmit during the transaction. The MSbyte is transmitted first. Reads will give the response data after transaction complete.		

DP_AUX_DATA						
Register Space:	MMI	O: 0/2/0				
Project:						
Default Value:	Default Value: 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000					
Access:	cess: R/W					
Size (in bits):	5x32	2				
Address:		64014h-640	27h			
Name:		DisplayPort	A AUX Channel Data			
ShortName:		DP_AUX_D	ATA_[1-5]_A			
The read value w	ill not be va	alid while the Disp	playPort Aux Channel Control Register Send/Busy bit is asserted.			
DWord	Bit		Description			
0	31:0	AUX CH DATA1	NUX CH DATA1			
		Format:	DP Aux Channel Data Format			
1	31:0	AUX CH DATA2				
		Format:	DP Aux Channel Data Format			
2	31:0	AUX CH DATA3				
		Format:	DP Aux Channel Data Format			
3	31:0	AUX CH DATA4				
		Format:	DP Aux Channel Data Format			
4	31:0	AUX CH DATA5				
		Format:	DP Aux Channel Data Format			



4.5 Panel Fitter

4.5.1 **PF_PWR_GATE-Panel Fitter Power Gate Control**

		PF_P	WR_GATE			
Register Space):		MMIO: 0/2/0			
Project:						
Default Value:			0x0000000			
Access:			R/W			
Size (in bits):			32			
Double Buffer	Jodate Point:		Start of vertical blan	k after armed		
Double Buffer	Armed By:		Write to PF WIN S	Z		
Address:		68060h-68063	h			
Name:		PF 0 Power G	ate Control			
ShortName:		PF PWR GA	TF 0			
Address:			sh			
Name:		PF 1 Power G	ate Control			
ShortName:		PF_PWR_GA	TE 1			
Address:		 69060h-69063	sh			
Name:		PF 2 Power G	ate Control			
ShortName:		PF PWR GA	TE 2			
DWord Bit			Description			
0 31:5	Reserved	Reserved				
. –	Format:	Format: MBZ				
4:3	Settling Time	iven filter group	to sottle after they a	re nowered up		
	Value		ame	Description		
	00b 3	32 cdclks		80ns		
	01b 6	64 cdclks		160ns		
	10b 9)6 cdclks		240ns		
	11b 1	28 cdcclks		320ns		
2	Reserved					
	Format: MBZ					
1:0	SLPEN Delay					
	Delay between sleep	enables of indiv	idual banks of RAMs	S.		
	Value	R adalka		Description		
	000	o cuciks	2(
	106	24 cdclks	40			
	105 11b	32 cdclks	80	Ons		



4.5.2 **PF_WIN_POS-Panel Fitter Window Position**

	PF_WIN_POS						
Register Space	Space: MMIO: 0/2/0						
Project:							
Default Value:	0x0000000						
Access:	R/W						
Size (in bits):	32						
Double Buffer	Update Point: Start of vertical blank after armed						
Double Buffer	Armed By: Write to PF_WIN_SZ						
Address:	68070h-68073h						
Name:	PF 0 Window Position						
ShortName:	PF_WIN_POS_0						
Address:	68870h-68873h						
Name:	PF 1 Window Position						
ShortName:	PF_WIN_POS_1						
Address:	69070h-69073h						
Name:	PF 2 Window Position						
ShortName:	PF_WIN_POS_2						
DWord Bit	Description						
0 31:29	Reserved						
00.40							
28:10	The X coordinate in pixels of the upper left most pixel of the panel fitted display window.						
	Programming Notes						
	Restriction : The X position must not be programmed to be 1 (28:16=0 0000 0000 0001b).						
15:12	Reserved						
	Format: MBZ						
11:0	YPOS						
	The Y coordinate in lines of the upper left most pixel of the panel fitter display window.						
	Programming Notes						
	Restriction : LSB must be zero for interlaced modes.						



4.5.3 **PF_WIN_SZ-Panel Fitter Window Size**

		PF_WIN_	SZ			
Register Sp	bace:		MMIO: 0/2/0			
Project:						
Default Val	ue:		0x0000000			
Access:			R/W			
Size (in bits	3):		32			
Double Buff	fer Updat	te Point:	Start of vertical blank			
Address:		68074h-68077	h			
Name:		PF 0 Window S	Size			
ShortName	:	PF_WIN_SZ_0				
Address:		68874h-68877	h			
Name:		PF 1 Window S	PF 1 Window Size			
ShortName	:	PF_WIN_SZ_1	PF_WIN_SZ_1			
Address:		69074h-69077	h			
Name:		PF 2 Window S	Size			
ShortName	:	PF_WIN_SZ_2				
Coordinates	are dete	ermined with a value of (0,0) being the uppe	er left corner of the display device (rotation does not			
affect this).	·- registe	DE registere en this pipe				
DWord	IS registe Bit	arm PF registers on this pipe.	Description			
0	31:29	Reserved				
		Format:	MBZ			
	28:16	XSIZE				
		The horizontal size in pixels of the desired	panel fitted window.			
	15:12	Reserved				
		Format: MBZ				
	11:0	YSIZE				
		The vertical size in pixels of the desired pa	anel fitted window.			
		Prog	ramming Notes			
		Restriction : LSB must be zero for interlac	ed modes.			



4.5.4 **PF_CTRL-Panel Fitter Control**

	PF_CTRL						
Register Space:		MMIC): 0/2/0				
Project:							
Default Value:		0x000	00000				
Access:		R/W					
Size (in bits):		32					
Double Buffer U	pdate Point:	Start	of vertical blank after armed				
Double Buffer A	rmed By:	Write	to PF_WIN_SZ				
Address:		68080h	1-68083h				
Name:		PF 0 Co	ontrol				
ShortName:		PF_CTI	RL_0				
Address:		68880h	1-68883h				
Name:		PF 1 Co	ontrol				
ShortName:		PF_CTI	RL_1				
Address:		69080h	1-69083h				
Name:		PF 2 Co	ontrol				
ShortName:		PF_CTI	RL_2				
There are three panel fitters: Panel fitter 0 is always 7x5 filter capable. Panel fitter 1 is always 3x3 filter capable. Panel fitter 2 is always 3x3 filter capable. The 3x3 capable filter can support pipe horizontal source sizes less than or equal to 2048 pixels. It must not be enabled when the pipe horizontal source size is greater than 2048 pixels. The 7x5 capable filter can support pipe horizontal source sizes of less than or equal to 4096 pixels. When the pipe horizontal source size is greater than 2048 pixels, or the hard-coded 3x3 filter coefficients are selected, the filter will automatically switch to a 3x3 filter mode. It must not be enabled when the pipe horizontal source size is greater than 4096 pixels. When using panel fitter down scaling (pipe source size is larger than panel fitter window size) the maximum supported pixel rate will be reduced by the down scale amount and the watermark for planes on the same pipe has to increase by the down scale amount. Programming Notes Restriction : The 3x3 capable filter must not be enabled when the pipe horizontal source size is greater than 2048 pixels							
The 7x5 capable	e filter must r	not be enabled when the pipe he	orizontal source size is greater than 4096 pixels.				
Down scaling is only supported up to 1.125 (pipe source size / panel fitter window size) in each direction.							
DWord Bit			Description				
0 31	Enable Pipe	e Scaler	Description				
	Ob	Disable [Default]	Data bypasses the scaler				
	1b	Enable	The scaler is enabled				
30:29	Pipe Select						
<u> </u>							



				PF_CTRL				
	This b	his bit determines which display pipe this panel fitter will connect to. Do not enable and connect						
	more	than one pa	anel fitter t	o a pipe.				
		Value		Name	Description			
	00b		Pipe A [D	efault]	Pipe A			
	01b		Pipe B		Pipe B			
	10b		Pipe C		Pipe C			
	11b		Reserved		Reserved			
24:23	FILTE	R SELECT	•					
	Select	s filter coef	ficients.					
	Value	Nar	ne	Descri	ption			
	00b	Programme	ed	Programmed Coefficients (Recommended for 7x5 capable panel fitters				
				not available for 3x3 capable panel fitters				
	01b	Hardcoded	Med	ed Hardcoded Coefficients for Medium 3x3 Filtering				
	10b	Hardcoded Enhance	Edge	Hardcoded Coefficients for Edge Enhancing 3x3 Filtering				
	11b	Hardcoded Soften	Edge	Hardcoded Coefficients for Edge Sof	tening 3x3 Filtering			
				Programming Notes				
	Restri	ction : Prog	rammed o	coefficients only work with 7x5 capabl	e panel fitters.			
	For p	anel fitters	that are or	nly 3x3 capable, this field must be pro	grammed to select one of the			
	hardcoded coefficient sets.							
22	Reserved							
	Forma	Format: MBZ						
16:0	Reser	ved						
	Forma	at:		ME	3Z			

4.5.5 **PF_COEF_INDEX-Panel Fitter Coefficients Index**

Horizontal coefficients are accessed through the index and data registers following the mapping shown below. 17 phase of 7 taps requires 119 coefficients in 60 dwords per set. The letter represents the filter tap (D is the center tap) and the number represents the coefficient set for a phase (0-16).

Horizo	ntal Luma/Re	d Coefficient	Mapping	Horizo	ntal Chroma/	Green/Blue Co	pefficient Mapping
Index Value	Data Value Coefficient2	Data Value Coefficient1		Index Value	Data Value Coefficient2	Data Value Coefficient1	
00h	B0	A0		3Ch	B0	A0	
01h	D0	C0		3Dh	D0	C0	
02h	F0	E0		3Eh	F0	E0	
03h	A1	G0		3Fh	A1	G0	
04h	C1	B1		40h	C1	B1	
38h	B16	A16		74h	B16	A16	
39h	D16	C16		75h	D16	C16	
3Ah	F16	E16		76h	F16	E16	
3Bh	Reserved	G16		77h	Reserved	G16	



Vertical coefficients are accessed through the index and data registers following the mapping shown below. 17 phase of 5 taps requires 85 coefficients in 43 dwords per set. The letter represents the filter tap (C is the center tap) and the number represents the coefficient set for a phase (0-16).

Vertical Luma/Red Coefficient MappingVertical Chroma/Green/Blue Coefficient Mapping

		1			1
Index	Data Value	Data Value	Index	Data Value	Data Value
Value	Coefficient2	Coefficient1	Value	Coefficient2	Coefficient1
00h	B0	A0	2Bh	B0	A0
01h	D0	C0	2Ch	D0	C0
02h	A1	E0	2Dh	A1	E0
03h	C1	B1	2Eh	C1	B1
27h	B16	A16	53h	B16	A16
28h	D16	C16	54h	D16	C16
2Ah	Reserved	E16	55h	Reserved	E16

	PF_COEF_INDEX						
Regist	er Spa	ace:			MMIO: 0/2/0		
Project:							
Defaul	t Value	e:			0x0000000		
Access	S:				R/W		
Size (ii	n bits):	:			32		
Addres	ss:		680A0h-680)A3h			
Name:			PF 0 Horizo	ntal Coefficients Index			
ShortN	lame:		PF_HCOEF	_INDEX_0			
Addres	ss:		680B0h-68	80B3h			
Name:			PF 0 Verti	cal Coefficients Index			
ShortN	lame:		PF_VCOE	F_INDEX_0			
This inc	dex co	ntrols a	access to the array of pa	nel fitter coefficient data	a values. See the coefficient mapping tables for		
informa	tion o	n mapp	ping of index to data valu	es for each set of coeffi	cients.		
Dword	BIT	Posor	ved	Descript	lion		
0	51.10	Forma	it:		MBZ		
ď	15	Index	Auto Increment				
		This fie	eld enables the index aut	to increment.			
		Value	Name		Description		
		0b	No Increment [Default]	Do not automatically in	crement the index value.		
		1b	Auto Increment	Increment the index val	lue with each read or write to the data register.		
1	14:7	Reser	ved				
		Format: MBZ					
	6:0	Index Value This field indicates the data location to be accessed through the data register. This value can be automatically incremented by a read or a write to the data register if the index auto increment bit is set. When automatically incrementing, the current automatically calculated index value can be read here. When automatically incrementing, the index will roll over to 0 after reaching the end of the allowed range.					



4.5.6 **PF_COEF_DATA-Panel Fitter Coefficients Data**

	Panel Fitter Coefficient Format								
Project:	roject:								
Default	Default Value: 0x0000000								
DWord	Bit		Description						
0	15	Sign		-					
		<u>۷</u>	/alue	Name	Description				
		0b		Positive	Positive				
		1b		Negative	Negative				
	14	Reserved	k						
		Format:			MBZ				
	13:12	Exponen	t						
		The mear	ning of the ex	ponent bits varies for center tap	or non-center tap coefficients.				
		Value	Name		Description				
		00b	2 or 0.125	Center taps: 2 or mantissa is	b.bbbbbbb				
				Non-center taps: 0.125 or ma	antissa is 0.000bbbbbbb				
		01b	1	1 or mantissa is 0.bbbbbbbb					
		10b	0.5	0.5 or mantissa is 0.0bbbbbbb	D				
		11b	0.25	0.25 or mantissa is 0.00bbbbb	bbb				
		Others Reserved Reserved							
1	11:3	Mantissa	l .						
		Size of the mantissa varies based on the filter, but the MSB of the mantissa is always bit 11.							
		Center tap coefficients use all 9 bits of mantissa.							
		Non-cent	ter tap coeffic	ents use only the upper 7 bits of	f mantissa and the lower 2 bits are ignored.				
	2:0	Reserved	ł						
	Format: MBZ								

PF_COEF_DATA				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access: R/W (DWORD access only, no byte access)				
Size (in bits):	32			
Address:	680A4h-680A7h			
Name:	PF 0 Horizontal Coefficients Data			
ShortName:	PF_HCOEF_DATA_0			
Address:	680B4h-680B7h			
Name:	PF 0 Vertical Coefficients Data			
ShortName:	PF_VCOEF_DATA_0			
These are the coefficient values for panel fitter. The Panel Fitter Coefficients Index Value indicates the Panel Fitter Coefficients location to be accessed through this register.				



PF_COEF_DATA							
Only 7x5 c	apable pa	anel fitters can use p	programmed coefficients.				
DWord	Bit		Description				
0	31:16	Coefficient2					
		Format: Panel Fitter Coefficient Format					
		Specifies the value for the second coefficient stored in this dword.					
1	15:0	Coefficient1					
		Format: Panel Fitter Coefficient Format					
		Specifies the value for the first coefficient stored in this dword.					



5. North Display Engine Pipe and Plane Controls

5.1 Pipe Control

5.1.1 PIPE_SCANLINE-Pipe Scan Line

PIPE_SCANLINE						
Register Space:			MMIO: 0/2/0			
Project:						
Default Value:				0x0000000		
Access:				RO		
Size (in bits):				32		
Address:			70000h-70003h			
Name:			Pipe A Scan Lin	e		
ShortName:			PIPE_SCANLIN	E_A		
Address:			71000h-71003h			
Name:			Pipe B Scan Lin	e		
ShortName:			PIPE_SCANLINE_B			
Address:			72000h-72003h			
Name:			Pipe C Scan Line			
ShortName:			PIPE_SCANLIN	E_C		
This register prov	vides the read	I back of the di	isplay pipe vertica	l line counter.		
The value increm	nents at the le	eading edge of	HSYNC and can	be safely read any time.		
The value resets	s to line zero a	at the first activ	e line of the displ	ay. A surrant line in the field. One field can have a total		
number of lines t	hat is one are	ater than the c	other field	e current line in the neid. One neid can have a total		
DWord Bit	inat to only give		D	escription		
0 31 0	Current Field					
	Provides read	back of the cu	urrent field being o	lisplayed on the display pipe.		
	Value	Name		Description		
		Odd [Default]		First field (odd field)		
	10 Even Second field (even field)			Second field (even field)		
30:13	Reserved					
12:0 L F	Line Counter for Display Provides read back of the display pipe vertical line counter. This is an indication of the current display scan line.					



5.1.2 **PIPE_SCANLINECOMP-Pipe Scan Line Compare**

	PIPE_SCANLINE	СОМР				
Register Space	9:	MMIO: 0/2/0				
Project:						
Default Value:		0x0000000				
Access:		R/W				
Size (in bits):		32				
Address:	70004h-70007h					
Name:	Pipe A Scan Line Range Compare	;				
ShortName:	PIPE_SCANLINECOMP_A					
Address:	71004h-71007h					
Name:	Pipe B Scan Line Range Compare)				
ShortName:	PIPE_SCANLINECOMP_B					
Address:	72004h-72007h					
Name:	Pipe C Scan Line Range Compare	2				
ShortName:	PIPE_SCANLINECOMP_C					
	Description	Projec				
The scan line r The result of th The value prog line 1, the value	number register is compared with the display line values in the comparison is used to generate interrupts and regrammed should be desired value - 1, so for line 0, the programmed is 0.	lue from the pipe timing generator. ender responses. the value programmed is VTOTAL, and for				
In interlaced d	isplay timings, the scan line is per field. One field ca e other field	In have a total number of lines that is one				
Reserved. Sca 0x72068).	n line compare is now done through DE_LOAD_SL	(pipe A 0x70068, pipe B 0x71068, pipe C				
DWord Bit	Descr	iption				
0 31:13	Reserved					
12.0						
12.0	Project:					
12:0	Scan Line Number					
	Range: 0Vertical Total					
	This field specifies the scan line number on which response.	to generate scan line interrupt and render				



5.1.3 PIPE_CONF-Pipe Configuration

		PIPE_CONF				
Register Space:		MMIO: 0/2/0				
Project:						
Default Value:		0x0000000				
Access:		R/W				
Size (in bits):		32				
Double Buffer Update P	pint:	Start of vertical blank OR p	pipe disabled			
Address:		70008h-7000Bh				
Name:		Pipe A Config				
ShortName:		PIPE_CONF_A				
Address:		71008h-7100Bh				
Name:		Pipe B Config				
ShortName:		PIPE_CONF_B				
Address:		72008h-7200Bh				
Name:		Pipe C Config				
ShortName:		PIPE_CONF_C				
DWord Bit		Description				
Turning th maintained Pipe timin	registers must contain	iming generator and synchron	nization pulses to the display will not be senabled.			
0b	Disable [Defaul	t]	Disable			
1b	Enable		Enable			
30 Pipe State	nly hit indicates the act	tual state of the nine				
Value		Name	Description			
0b	Disabled [Default		Pipe is disabled			
1b	Enabled		Pipe is enabled			
29 Reserved						
26 Reserved	Reserved					
25:24 Pipe Palet These bits See the D Other gam Value 00b 8 bit 01b 10 b 10b 12 b 11b Split	Pipe Palette Gamma Mode These bits select which mode the pipe gamma correction logic works in. See the Display Palette Registers section for information on the different palette/gamma modes. Other gamma units such as in the sprite are unaffected by this bit. Value Name Dob 8 bit [Default] 8-bit Legacy Palette Mode D1b 10 bt 10b 12 bit 12 bit 12-bit Interpolated Gamma Mode 11b Split Split Gamma Mode (separate pipe gamma functions before and after pipe CSC)					
These bits	are used for software c	control of the pipe interlaced n Descri	node. ption			



			PIP	E_CONF					
	000b	PF-PD [Default]	Progressive Fetch	with Progressive Display.					
	001b	PF-ID	Progressive Fetch be enabled and in	with Interlaced Display. Requires 7x5 capable panel fitter to 7x5 mode					
	011b	IF-ID Interlaced Fetch with Interlaced Display							
	Others	Others Reserved Reserved							
	Programming Notes								
	Restric	ction : VGA dis	olay modes do not v	work while in interlaced fetch modes.					
20	Displa	y Power Mode	e Switch						
	This bi control	it selects the th lled DRRS).	e software controlle	ed progressive-to-progressive power saving mode (software					
	Link a	nd data M/N 1	values are used for	normal settings, M/N 2 values for low power settings.					
	Pixel	clock FP0 value	es are used for norr	nal settings, FP1 values for low power settings.					
	Valu	Je	Name	Description					
	06		efaultj	Normal progressive refresh rate					
	1b	Low Powe	r	Low power progressive refresh rate					
				Programming Notes					
	Worka	round : If this p	ipe is connected to	a port on the PCH and this power savings mode will be used,					
	then b	efore the pipe	and transcoder are	enabled, the frame start delay in the pipe and transcoder must					
	be set	to 11b. When	hese conditions are	e no longer true, the frame start delay must be returned to the					
	previo	previous value after the pipe and transcoder are disabled.							
	Frame	Frame start delay register locations:							
	Pipe /	Pipe A frame start delay 0x70008 bits 28:27							
	Pipe B frame start delay 0x71008 bits 28:27								
	Pipe (Pipe C frame start delay 0x72008 bits 28:27							
	Coug	arpoint/Panthe	point transcoder A	frame start delay 0xF0064 bits 28:27					
	Coug	arpoint/Panthe	point transcoder B	frame start delay 0xF1064 bits 28:27					
	Coug	arpoint/Panthe	point transcoder C	frame start delay 0xF2064 bits 28:27					
	Workaround (WaFrameStartDelayWaForSDRRS) : If this pipe is connected to the LVDS port and LVDS clockgating is disabled (bits 14, 30 set to 1b in 0xC2020), then clockgating must be temporarily								
	enabled (bits 14, 30 cleared to 0b) when toggling Display Power Mode Switch followed by wait of 2								
	vblanks and then disabled again.								
19:1	18 MSA Timing Delay								
	This field selects the vertical blank line on which MSA is sent.								
	It is intended for use with embedded DisplayPort panels that support sDRRS.								
	The sDRRS timing switch shall occur on same line as the MSA.								
	Value	Name	1 MSA and aDDDC	timing switch occur within the first line of vertical black					
	000	Line [Default	MSA and SDRRS	timing switch occur within the first line of vertical blank					
	105		MSA and SDRRS	timing switch occur within the second line of vertical blank					
	116	Lines		timing switch occur within the fourth line of vertical blank					
		Line4	INSA and SDRRS						
17:1	6 Reser	ved							
	Forma	.t:		MBZ					
15:1	4 Displa	y Rotation Inf	0						
	These	are informative	bits set by softwar	e to indicate this pipe is being rotated.					
	Software should set these for both hardware and software rotation cases.								



	Hardwaro	otation	is not enabled thr	ough these h	oite			
	Value		Name		лю.		Description	
	00b	None	[Default]	No rota	tion on this	pipe		
01b 90			90 degree rotation			on this	pipe	
	10b	180		180 de	aree rotation	n on thi		
	11b	270		270 de	270 degree rotation on this pipe			
13	Color Rand	ie Sele	ct				•••	
10	This bit is used to select the color range of outputs.							
	When CE of	color ra	nge is selected the	ge is selected the pipe output will be compressed and offset to			ed and offset to the CE r	
	Value		Name			Des	scription	
	0b	Full [D	efault]	Apply full co	olor range to	the ou	utput	
	1b	CE		Apply CE c	olor range to	o the o	utput	
12:1	1 Pipe outpu	t color	space select					
	This field in	forms t	he ports of the pip	e output colo	or space.			
	Plane data	format	s and CSC need to	o be program	nmed to mat	ch wha	at is selected here.	
	Value	9		Name			Description	
	00b		RGB [Default]			RO	jB	
	01b		YUV 601			YU	IV 601	
	106		YUV 709			YU	JV 709	
11b			Reserved			Re	served	
0	xcYCC Col This bit is us for 10bit con Values outs There is no is set in this	or Ran sed to l mponer side of need to registe	ge Limit imit the color rang hts, or 16 to 4079 f the range will be c to set the equivale er.	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display	n 1 to 2 ange. / transe	254 for 8-bit components	
10	xcYCC Col This bit is un for 10bit con Values outs There is no is set in this Value	or Ran sed to l mponer side of need to registe	ge Limit imit the color rang hts, or 16 to 4079 t the range will be c to set the equivale er. Name	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra south display	n 1 to 2 ange. / transe	254 for 8-bit components coder configuration regis	
10	xcYCC Col This bit is us for 10bit con Values outs There is no is set in this Value Ob	or Ran sed to l mponer side of need to registe Ful	ge Limit imit the color rang nts, or 16 to 4079 f the range will be c to set the equivale er. Name Il [Default]	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display	n 1 to 2 ange. / transo the rai	254 for 8-bit components coder configuration regis Description nge	
10	xcYCC Col This bit is us for 10bit con Values outs There is no is set in this Value Ob 1b	or Ran sed to I mponer side of need to registe Fui Lin	ge Limit imit the color rang nts, or 16 to 4079 t the range will be c to set the equivale er. <u>Name</u> I [Default] nit	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display Do not limit Limit range	n 1 to 2 ange. / transo the ra	254 for 8-bit components coder configuration regis Description nge	
9	xcYCC Col This bit is ua for 10bit con Values outs There is no is set in this Value Ob 1b Reserved	or Ran sed to I mponer side of need to registe Fu Fu	ge Limit imit the color rang nts, or 16 to 4079 t the range will be c to set the equivale er. <u>Name</u> Il [Default] nit	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display Do not limit Limit range	n 1 to 2 ange. / transo the ra	254 for 8-bit components coder configuration regis Description nge	
10 Э	xcYCC Col This bit is un for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format:	or Ran sed to I mponer side of need to registe Fu Lin	ge Limit imit the color rang hts, or 16 to 4079 t the range will be c to set the equivale er. Name I [Default] hit	e of the port for 12-bit cor clamped to fit int bit in the s	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra	254 for 8-bit components coder configuration regis Description nge	
9	xcYCC Col This bit is us for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable	or Ran sed to l mponer side of need t registe Fu Lin	ge Limit imit the color rang ints, or 16 to 4079 to the range will be c to set the equivale er. Name I [Default] hit	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra	254 for 8-bit components coder configuration regis Description nge	
10 9 8	xcYCC Col This bit is us for 10bit con Values outs There is not is set in this Value 0b 1b Reserved Format: BFI enable This bit ena	or Ran sed to I mponer side of need to registe Fu Lin	ge Limit imit the color rang nts, or 16 to 4079 t the range will be c to set the equivale er. Name I [Default] nit	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display Do not limit Limit range	n 1 to 2 ange. / transo the ra	254 for 8-bit components coder configuration regis Description nge	
9 3	xcYCC Col This bit is ua for 10bit con Values outs There is no is set in this Value Ob 1b Reserved Format: BFI enable This bit ena This bit sho	or Ran sed to I mponer side of need f registe Fui Lin	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] nit ack frame insertior t be changed while	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra outh display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB.	254 for 8-bit components coder configuration regis Description nge	
9 9 3	xcYCC Col This bit is un for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value	or Ran sed to I mponer side of need 1 registe Ful Lin	ge Limit imit the color rang hts, or 16 to 4079 to the range will be c to set the equivale er. Name Il [Default] hit ack frame insertior t be changed while	e of the port for 12-bit cor clamped to fit int bit in the s int bit in the s choose the pipe or Name	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB.	254 for 8-bit components coder configuration regis Description nge Z	
9	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b	or Ran sed to I mponer side of registe Fui Lin bles bla buld no	ge Limit imit the color rang ints, or 16 to 4079 to the range will be c to set the equivale er. Name I [Default] hit ack frame insertion t be changed while Disable [Default]	e of the port for 12-bit cor clamped to fit nt bit in the s n on this pipe the pipe or Name	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB.	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled	
10 9 3	xcYCC Col This bit is us for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b	or Ran sed to I mponer side of registe Fu Lin bles bla buld no	ge Limit imit the color rang ints, or 16 to 4079 to the range will be o to set the equivale er. Name I [Default] hit ack frame insertion t be changed while Disable [Default] Enable	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the rational MB. abled.	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled	
10) 3 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co	or Ran sed to I mponer side of need for registe Fu Lin Lin bles bla buld no	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] nit ack frame insertior t be changed while Disable [Default] Enable	e of the port for 12-bit cor clamped to fit nt bit in the s	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled	
10 9 3 7:5	xcYCC Col This bit is un for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit ena This bit sho Value 0b 1b Bits Per Co	or Ran sed to I mponer side of need 1 registe Fui Lin bles bla build no fui fui bles bla build no fui fui fui fui fui fui fui fui fui fui	ge Limit imit the color rang ints, or 16 to 4079 to the range will be co to set the equivale er. Name Il [Default] nit Disable [Default] Enable	e of the port for 12-bit cor clamped to fit int bit in the s n on this pipe the pipe or Name	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB. bled.	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled cted to this pipe.	
10 3 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sl	or Ran sed to I mponer side of registe Fui Lin bles bla build no fui bles bla build no fui leitects the hould e	ge Limit imit the color rang ints, or 16 to 4079 to the range will be co to set the equivale er. Name I [Default] hit Disable [Default] Enable Disable [Default] Enable	e of the port for 12-bit cor clamped to fit int bit in the s in on this pipe the pipe or Name oper color outposelecting a pi	outputs from nponents. within the ra- south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB. bled.	254 for 8-bit components coder configuration regis Description nge Z Z BFI disabled BFI enabled EFI enabled cted to this pipe. her or lower than the pix	
10 3 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software shows of the	or Ran sed to I mponer side of registe Fui Lin Lin bles bla bles bla bla bles bla bla bles bla bla bla bla bla bla bla bla bla bla	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] hit Disable [Default] Enable Disable [Default] Enable he number of bits p nable dithering if s buffer.	e of the port for 12-bit cor clamped to fit nt bit in the s n on this pipe e the pipe or Name	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the rat MB. bled.	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled cted to this pipe. her or lower than the pix	
9 9 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sh depth of the Value	or Ran sed to I mponer side of registe Fu Lin Lin bles bla buld no fu elects th hould e frame	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] hit ack frame insertion t be changed while Disable [Default] Enable he number of bits p nable dithering if s buffer.	e of the port for 12-bit cor clamped to fit nt bit in the s n on this pipe the pipe or Name	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the rational (MB) (MB) (MB) (MB) (MB) (MB) (MB) (MB)	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled cted to this pipe. her or lower than the pix Description	
9 9 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sl depth of the Value	or Ran sed to I mponer side of need to registe Fu Lin Lin bles bla buld no blor elects th hould e frame	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] nit ack frame insertior t be changed while Disable [Default] Enable ne number of bits p nable dithering if s buffer.	e of the port for 12-bit cor clamped to fit int bit in the s n on this pipe e the pipe or Name ber color out selecting a pi	outputs from nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB abled.	254 for 8-bit components coder configuration regis Description nge Z Z Description BFI disabled BFI enabled cted to this pipe. her or lower than the pix Description er color	
9 8 7:5	xcYCC Col This bit is un for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit ena This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sh depth of the Value	or Ran sed to I mponer side of registe Fui Lin bles bla buld no elects the hould e	ge Limit imit the color rang ints, or 16 to 4079 to the range will be co to set the equivale er. Name I [Default] nit Disable [Default] Enable Disable [Default] Enable me number of bits p nable dithering if s buffer.	e of the port for 12-bit cor clamped to fit int bit in the s int bit in the s int on this pipe the pipe or Name	outputs from nponents. within the ra- south display Do not limit Limit range	n 1 to 2 ange. / transo the rai MB. bled. conne pth hig 0 bits p 0 bits c	254 for 8-bit components coder configuration regis Description nge Z Z BFI disabled BFI enabled cted to this pipe. her or lower than the pix Description er color per color	
9 8 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sl depth of the Value 000b 001b 010b 011b	or Ran sed to I mponer side of registe Fui Lin bles bla build no elects the hould e frame	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] nit ack frame insertior t be changed while Disable [Default] Enable Disable [Default] Enable inable dithering if s buffer. B bpc [Default] 10 bpc 6 bpc 12 bpc	e of the port for 12-bit cor clamped to fit int bit in the s in on this pipe the pipe or Name oper color outp selecting a pi	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the ra MB. bled. conne pth hig 0 bits p 0 bits p 2 bits p	254 for 8-bit components coder configuration regis Description nge Z Z BFI disabled BFI enabled cted to this pipe. her or lower than the pix Description er color per color per color	
10 Э 3 7:5	xcYCC Col This bit is ur for 10bit con Values outs There is no is set in this Value 0b 1b Reserved Format: BFI enable This bit ena This bit sho Value 0b 1b Bits Per Co This field se Software sh depth of the Value 000b 001b 010b 011b Others	or Ran sed to I mponer side of registe Fui Lin bles bla bles bla bla bles bla bla bles bla bla bla bla bla bla bla bla bla bla	ge Limit imit the color rang ints, or 16 to 4079 f the range will be c to set the equivale er. Name I [Default] nit ack frame insertion t be changed while Disable [Default] Enable Disable [Default] Enable nable dithering if s buffer.	e of the port for 12-bit cor clamped to fit nt bit in the s n on this pipe e the pipe or Name per color out selecting a pi	outputs fron nponents. within the ra south display Do not limit Limit range	n 1 to 2 ange. / transo the rat MB. bled. conne pth hig 0 bits p 0 bits p 2 bits p	254 for 8-bit components coder configuration regis Description nge Z Z BFI disabled BFI enabled cted to this pipe. her or lower than the pix Description er color per color er color per color er color	



PIPE_CONF								
	Value	Name	Description					
	0b	Disable [Default]	Dithering disabled					
	1b	Enable	Dithering enabled					
3:2	3:2 Dithering type These bits select dithering type.							
	Value	Name	Description					
	00b	Spatial [Default]	Spatial					
	10b	ST2	Spatio-Temporal 2					
1:0	Reserved							
_	Format:		MBZ					

5.1.4 **PIPE_FRMCNT-Pipe Frame Count**

PIPE_FRMCNT						
Register Space:	MMIO: 0/2/0					
Project:						
Default Value:	0x0000000					
Access:	RO					
Size (in bits):	32					
Address:	70040h-70043h					
Name:	Pipe A Frame Count					
ShortName:	PIPE_FRMCNT_A					
Address:	71040h-71043h					
Name:	Pipe B Frame Count					
ShortName:	PIPE_FRMCNT_B					
Address:	72040h-72043h					
Name:	Pipe C Frame Count					
ShortName:	PIPE_FRMCNT_C					
DWord Bit	Description					
0 31:0 Pipe Frame Counter Provides read back of the displa blank and rolls over back to 0 af	y pipe frame counter. This counter increments on every start of vertical ter (2^32)-1 frames.					



5.1.5 **PIPE_FLIPCNT-Pipe Flip Count**

	PIPE_FLIPCNT
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	RO
Size (in bits):	32
Address:	70044h-70047h
Name:	Pipe A Flip Count
ShortName:	PIPE_FLIPCNT_A
Address:	71044h-71047h
Name:	Pipe B Flip Count
ShortName:	PIPE_FLIPCNT_B
Address:	72044h-72047h
Name:	Pipe C Flip Count
ShortName:	PIPE_FLIPCNT_C
DWord Bit	Description
0 31:0 Pipe Flip Counter This field provides read back of the The counter increments on the star The start of flip is when the plane The flip can be through command primary plane surface address. It rolls over back to 0 after (2^32)-	e display pipe flip counter. art of each flip to the primary plane of this pipe. surface address is updated, not when the flip completes. streamer asynchronous and synchronous flips or MMIO writes to the 1 flips.



5.1.6 **PIPE_FRMTMSTMP-Pipe Frame Time Stamp**

PIPE_FRMTMSTMP						
Register S	pace:	MMIO: 0/2/0				
Project:						
Default Va	lue:	0x0000000				
Access:		R/W				
Size (in bit	s):	32				
Address:		70048h-7004Bh				
Name:		Pipe A Frame Time Stamp				
ShortName:		PIPE_FRMTMSTMP_A				
Address:		71048h-7104Bh				
Name:		Pipe B Frame Time Stamp				
ShortNam	e:	PIPE_FRMTMSTMP_B				
Address:		72048h-7204Bh				
Name:		Pipe C Frame Time Stamp				
ShortName:		PIPE_FRMTMSTMP_C				
DWord	Bit	Description				
0	31:0	Pipe Frame Time Stamp				
		This field provides read back of the display pipe frame time stamp.				
		The time stamp value is sampled at every start of vertical blank.				
		The TIMESTAMP_CTR register has the current time stamp value.				



5.1.7 PIPE_FLIPTMSTMP-Pipe Flip Time Stamp

	PIPE_FLIPTMSTMP
Register Space:	MMIO: 0/2/0
Project:	
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	7004Ch-7004Fh
Name:	Pipe A Flip Time Stamp
ShortName:	PIPE_FLIPTMSTMP_A
Address:	7104Ch-7104Fh
Name:	Pipe B Flip Time Stamp
ShortName:	PIPE_FLIPTMSTMP_B
Address:	7204Ch-7204Fh
Name:	Pipe C Flip Time Stamp
ShortName:	PIPE_FLIPTMSTMP_C
DWord Bit	Description
0 31:0 Pipe Flip Time Stamp This field provides read back The time stamp value is sar The start of flip is when the The flip can be through com primary plane surface addre The TIMESTAMP_CTR reg	c of the display pipe flip time stamp. npled on the start of each flip to the primary plane of this pipe. plane surface address is updated, not when the flip completes. mand streamer asynchronous and synchronous flips or MMIO writes to the ss. ister has the current time stamp value.

5.2 Cursor Plane

The CUR_CTL and CUR_FBC_CTL active registers will be updated on the vertical blank or when pipe is disabled, or when cursor is not yet enabled – thus providing an atomic update of those registers together with the CUR_BASE register.



5.2.1 CUR_CTL-Cursor Control

				CUR_CTL				
Register Sp	bace:	MM	IIO: 0/2/0)				
Project:								
Default Val	ue:	0x0	0x0000000					
Access:		R/M	R/W					
Size (in bits	s):	32	32					
Double Buf	fer Updat	e Point: Sta	Start of vertical blank or pipe disabled or cursor disabled, after armed					
Double Buf	fer Armeo	d By: Wri	Write to CUR_BASE					
Address:				70080h-70083h				
Name:			Cursor A Control					
ShortName):			CUR_CTL_A				
Address:				71080h-71083h				
Name:				Cursor B Control				
ShortName):			CUR CTL B				
Address:	<u> </u>			72080h-72083h				
Name:				Cursor C Control				
ShortName	.							
The cursor	is enabled	by programming	a valid	cursor mode in the cursor mode select fields. The cursor is disabled				
by program	ming all 0	s in the cursor mo	ode sele	ct fields.				
DWord Bit	t	Description						
	Decem	a d						
0 31:2	8 Reserv	ed Enable						
0 31:2	BReserv Gamma This bit	ed a Enable enables pipe gan	nma cor	ection for the cursor pixel data.				
0 <u>31:2</u> 26	28 Reserv Gamma This bit Value	ed a Enable enables pipe gan Name	nma corr	ection for the cursor pixel data. Description				
0 <u>31:2</u> 26	28 Reserv Gamma This bit Value Ob	ed a Enable enables pipe gan Name Disable [Default	nma corr] Cu	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction				
0 31:2 26	28 Reserv Gamma This bit Value Ob 1b	ed enables pipe gan Name Disable [Default Enable	nma corr] Cu Cu	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction				
0 31:2 26 25	Reserv Gamma This bit Value Ob 1b Reserv	ed enables pipe gan Name Disable [Default Enable ed	nma corr] Cu Cu	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction				
0 <u>31:2</u> 26 <u>25</u> 24	28 Reserv Gamma This bit Value 0b 1b Reserv Pipe C3 This bit	ed enables pipe gan Name Disable [Default Enable ed SC Enable enables pipe colo	nma cori] Cu Cu	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data				
0 <u>31:2</u> 26 <u>25</u> 24	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C3 This bit Value	ed enables pipe gan Name Disable [Default Enable ed SC Enable enables pipe colo Name	nma corr] Cu Cu pr space	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description				
0 <u>31:2</u> 26 27 25 24	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C: This bit Value Ob	ed enables pipe gan Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default]	nma corr] Cu Cu or space	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description or pixel data bypasses pipe color space conversion				
0 <u>31:2</u> 26 <u>25</u> 24	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C3 This bit Value Ob 1b	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable	nma corr] Cu Cu or space	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description for pixel data bypasses pipe color space conversion for pixel data passes through pipe color space conversion				
0 31:2 26 25 24 23:1	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C: This bit Value Ob 1b	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable ed	nma corr Cu Cu or space	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description or pixel data bypasses pipe color space conversion cor pixel data passes through pipe color space conversion				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C3 This bit Value Ob 1b 6 Reserv 180 Ro	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable Enable ed	nma corr] Cu Cu or space	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description for pixel data bypasses pipe color space conversion for pixel data passes through pipe color space conversion				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C: This bit Value Ob 1b 16 Reserv 180 Ro This moduli	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable ed tation ode causes the cu	nma corr Cu Cu Dr space Curs Curs I Curs I curs Soft	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description or pixel data bypasses pipe color space conversion or pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C: This bit Value Ob 1b 6 Reserv 1b 6 Reserv In addi orientat	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable Enable ed tation ode causes the cu tion to setting this ion of the display.	nma corr Curs Curs Curs Curs Curs irsor ima bit, soft	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction conversion for the cursor pixel data. Description cor pixel data bypasses pipe color space conversion cor pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe CS This bit Value Ob 1b 6 Reserv 180 Ro This mo In addi orientat Value	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable ed tation ode causes the cu tion to setting this ion of the display.	nma corr Curs Curs Curs Curs Curs Curs bit, soft	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description or pixel data bypasses pipe color space conversion for pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical Description				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C: This bit Value Ob 1b 6 Reserv 180 Ro This mo In addi orientat Value Ob	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable Enable ed tation ode causes the cu tion to setting this ion of the display. Name None [Default] 180	nma corr Curs Curs Curs Curs Curs bit, soft No	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description cor pixel data bypasses pipe color space conversion or pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical Description rotation degree rotation (only for 32 bit per pixel cursors)				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value Ob 1b Reserv Pipe C3 This bit Value Ob 1b 6 Reserv 180 Ro This modeling In addia orientat Value Ob 1b 1b	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable ed tation ode causes the cu tion to setting this ion of the display. Name None [Default] 180	nma corr Curs Curs Curs Curs Curs bit, soft No 18	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description or pixel data bypasses pipe color space conversion sor pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical Description rotation degree rotation (only for 32 bit per pixel cursors)				
0 <u>31:2</u> 26 25 24 23:1 15	28 Reserv Gamma This bit Value 0b 1b Reserv Pipe C: This bit Value 0b 1b 16 Reserv 180 Ro This model In addi orientat Value 0b 1b 1b	ed enables pipe gan Name Disable [Default] Enable ed SC Enable enables pipe colo Name Disable [Default] Enable ed tation ode causes the cu tion to setting this ion of the display. Name None [Default] 180	nma corr Curs or space Curs Curs curs bit, soft No 18	ection for the cursor pixel data. Description rsor pixel data bypasses pipe gamma correction rsor pixel data passes through pipe gamma correction conversion for the cursor pixel data. Description cor pixel data bypasses pipe color space conversion cor pixel data passes through pipe color space conversion cor pixel data passes through pipe color space conversion ge to be rotated 180 degrees. ware must also adjust the cursor position to match the physical Description rotation Description Degree rotation (only for 32 bit per pixel cursors)				



				CUR_CTL				
	Restriction : Only 32 bits per pixel cursors can be rotated. This field must be zero when the cursor format is 2 bits per pixel.							
14	Trickle Feed Enable							
	Value	Value Name		Description				
	0b	Enable [Default]	Trickle Feed Enabled - Data requests are sent whenever there is space in the Display Data Buffer					
	1b	Disable	Trie	ckle Feed Disabled - Data requests are sent in bursts				
13:12	Reser	ved						
11.10	Force	Alpha Plan	e Sele	ct				
	This fi Force	eld selects v Alpha Valu	/hich p e field.	lanes the cursor alpha value will be forced for. It is used together the the				
	Value	Name)	Description				
	00b	Disable [De	fault]	Disable alpha forcing				
	01b	Sprite		Enable alpha forcing where cursor overlaps sprite pixels				
	10b	Primary		Enable alpha forcing where cursor overlaps primary pixels				
	11b	Both		Enable alpha forcing where cursor overlaps either sprite or primary pixels.				
9:8	This fi only fo	eld controls or use with A	e the beł RGB c	navior of cursor when alpha blending onto certain plane pixels. Force Alpha is ursor formats. It is used together with the Force_Alpha_Plane_Select field. Description				
	00b	Disable	Curso	r pixels alpha blend normally over any plane				
		[Default]						
	01b	50	Cursor pixels with alpha $\geq 50\%$ are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 50% are made fully transparent where they overlap the selected plane(s).					
	10b	75	Cursor pixels with alpha $>= 75\%$ are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 75% are made fully transparent where they overlap the selected plane(s).					
	11b	100	Cursor pixels with alpha = 100% are made fully opaque where they overlap the selected plane(s). Cursor pixels with alpha < 100% are made fully transparent where they overlap the selected plane(s).					
7:6	Reser	ved						
5 Cursor Mode Select 5 This bit together with bits 2:0 select the mode for cursor as shown in the below.				s 2:0 select the mode for cursor as shown in the cursor mode select table				
	5 2		Mode					
	0 00		disabl	ea				
	0 00	Reserve						
	0 01	0 128 x 12	8 32bp	p AND/INVERT See description off 64 x 64 32bpp AND/INVERT format				
	0 01	1 256 x 25	6 32bp	p AND/INVERT See description off 64 x 64 32bpp AND/INVERT format				
	0 10	64 x 64 20pp Indexed 3-color and transparency mode						
	0 10	01 64 x 64 2	64 x 64 2bpp Indexed AND/XOR 2-plane mode					
	0 11	0 64 x 64 2	64 x 64 2bpp Indexed 4-color mode					
0 111 64 x 64 32bpp AN information Most s Transparent (colo (ignore the color)				AND/INVERT Least significant three bytes provides cursor RGB 888 color at Significant Byte: All Ones: Opaque, show the cursor color All Zeros: blor must also equal zero) Other: Invert the underlying display pixel data				


CUR_CTL					
	1	000	Reserved		
1 001 Reserved					
1 010 128 x 128 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)					
	1	011	256 x 256 32bpp ARGB (8:8:8:8 MSB-A:R:G:B)		
	1	100	64 x 64 32bpp AND/XOR Least significant three bytes provides cursor RGB 888 color		
			information Most Significant Byte: All Ones: Opaque, show the cursor color All Zeros:		
			Transparent (color must also equal zero) Other: XOR the cursor color with the underlying display pixel data		
	1	101	128 x 128 32bpp AND/XOR See description off 64 x 64 32bpp AND/XOR format		
	1	110	256 x 256 32bpp AND/XOR See description off 64 x 64 32bpp AND/XOR format		
	1 111 64 x 64 32bpp ARGB (8:8:8 MSB-A:R:G:B)				
	Note: The cursor vertical size can be overriden by the size reduction mode Note: INVERT, XOR, and alpha blends may not look as expected when the plane underlying the cursor is YUV or extended range RGB. Out of range RGB values will be clamped prior to alpha blending, INVERT, or XOR with cursor. It is recommended to use Force_Alpha when cursor is alp blending onto an plane of a different color space or extended gamut				
4:3	Re	serve	d		
2:0	Cu Th	irsor N ese th	Node Select 2 0 ree bits together with bit 5 select the mode for cursor as shown in the table described in bit 5.		

5.2.2 CUR_BASE-Cursor Base Address

	CUR_BASE			
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank or pipe disabled			
Address:	70084h-70087h			
Name:	Cursor A Base Address			
ShortName:	CUR_BASE_A			
Address:	71084h-71087h			
Name:	Cursor B Base Address			
ShortName:	CUR_BASE_B			
Address:	72084h-72087h			
Name:	Cursor C Base Address			
ShortName:	CUR_BASE_C			
Writes to this register arm cursor reg	isters for this pipe. This register specifies the graphics memory address at which			
the cursor image data is located.				



DWord	Bit	Description				
0	31:12	Cursor Base				
		Format: GraphicsAddress[31:12]				
		This field specifies bits 31:12 of the graphics address of the base of the cursor.				
		The cursor surface address must be 4K byte aligned.				
		The cursor must be in linear memory, it cannot be tiled.				
		When performing 180 degree rotation, this address does not need to change, hardware will internally				
		offset to start from the last pixel of the last line of the cursor.				
		Programming Notes				
		Workaround : To prevent false VT-d type 6 errors, use 64KB address alignment and allocate an extra 2				
		Page Table Entries (PTEs) beyond the end of the displayed surface.				
		Only the PTEs will be used, not the pages themselves.				
	11:3	Reserved				
ĺ	1:0	Reserved				

5.2.3 CUR_POS-Cursor Position

			CUR_POS	
Register Space:			MMIO: 0/2/0	
Project:				
Default Value	e:		0x0000000	
Access:			R/W	
Size (in bits):	:		32	
Double Buffe	er Upda	te Point:	Start of vertical blank or pipe disabled	
Address:			70088h-7008Bh	
Name:			Cursor A Position	
ShortName:			CUR_POS_A	
Address:			71088h-7108Bh	
Name:			Cursor B Position	
ShortName:			CUR_POS_B	
Address:			72088h-7208Bh	
Name:			Cursor C Position	
ShortName:			CUR_POS_C	
This register s the pipe source	specifie ce area	es the screen position of the o	cursor. The cursor must have at least a single pixel positioned over	
The origin of	f the cui	rsor position is always the up	per left corner of the display pipe source image area.	
adjusted by software if it is desired to maintain the same apparent position on a physically rotated display.			e same apparent position on a physically rotated display.	
DWord	Bit	Description		
0 31	1	Y Position Sign		
30	0.28	Reserved		
	00.20	Format:	MBZ	
27:16 Y Position Magnitude This specifies the magnitude of the vertical position of the cursor upper left corner in lines			of the vertical position of the cursor upper left corner in lines.	



CUR_POS				
1	5	X Position Sign This specifies the sign of the horizontal position of the cursor upper left corner.		
14:12 Reserved				
		Format: MBZ		
1	1:0	X Position Magnitude This specifies the magnitude of the horizontal position of the cursor upper left cor	mer in pixels.	

5.2.4 CUR_PAL-Cursor Palette

	Cursor Palette Format				
Project	Project:				
Default	t Value	ue: 0x0000000			
DWord	Bit	Description			
0	31:24	Reserved			
		Format: MBZ			
	23:16	Palette Red			
		These registers specify the cursor palette. The data can be pre-gamma corrected and bypass the pipe			
		gamma correction logic or pass through the pipe gamma correction.			
	15:8	Palette Green			
	7:0	Palette Blue			

CUR_PAL				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x0000000, 0x0000000, 0x0000000, 0x00000000			
Access:	R/W			
Size (in bits):	4x32			
Double Buffer Update Point:	Start of vertical blank or pipe disabled			
Address:	70090h-7009Fh			
Name:	Cursor A Palette			
ShortName:	CUR_PAL_[0-3]_A			
Address:	71090h-7109Fh			
Name:	Cursor B Palette			
ShortName:	CUR_PAL_[0-3]_B			
Address:	72090h-7209Fh			
Name:	Cursor C Palette			
ShortName:	CUR_PAL_[0-3]_C			



CUR_PAL

The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode. The cursor palette provides color information when using one of the indexed modes. The two-bit index selects one of the four colors or two of the colors when in the AND/XOR cursor mode.

The table below describes the palette usage for different cursor modes and indexes.

Index	2 color	3color	4color
00	palette 0	palette 0	palette 0
01	palette 1	palette 1	palette 1
10	transparent	transparent	palette 2
11	invert destination	palette 3	palette 3
	(palette 3 all 1s)		

Palette 3 must be programmed with all 1s for invert destination.

DWord	Bit	Description		
0	31:0	CUR PAL0		
		Format:	Cursor Palette Format	
1 31:0 CUR PAL1				
		Format:	Cursor Palette Format	
2	31:0	CUR PAL2		
		Format:	Cursor Palette Format	
3 31:0 CUR PAL3				
		Format:	Cursor Palette Format	



5.2.5 CUR_FBC_CTL-Cursor FBC Control

	CUR_FE	BC_CTL		
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x00000000			
Access:	R/W	R/W		
Size (in bits):	32			
Double Buffer Update Point:	Start of vertical blank or pipe disabled or cursor disabled, after armed			
Double Buffer Armed By:	Write to CUR_BASE			
Address:	700A0h-700A3	h		
Name:	Cursor A FBC	Control		
ShortName:	CUR_FBC_CT	L_A		
Address:	710A0h-710A3	h		
Name:	Cursor B FBC	Control		
ShortName:	CUR_FBC_CT	L_B		
Address:	720A0h-720A3h			
Name:	Cursor C FBC Control			
ShortName:	CUR_FBC_CTL_C			
DWord Bit		Description		
0 31 Size Reduction Ena	Size Reduction Enable			
reduced number of lin	nes, then go transparent f	or the rest of the frame.		
The reduced scan lir	nes value must be program	nmed when cursor size reduction is enabled.		
Value	Name	Description		
0b Disable	[Default]	Disable cursor size reduction		
1b Enable		Enable cursor size reduction		
	Prog	ramming Notes		
Restriction : Cursor s	ize reduction is not allowe	ed with 2bpp cursor formats or cursor 180 degree rotation.		
30:8 Reserved	8Reserved			
7:0 Reduced Scan Line	S			
This specifies the nu	mber of scan lines of curse	or data to fetch and display when cursor size reduction is		
enabled. The value p	Prog	ramming Notes		
Restriction : The min	imum size is 8 lines. prog	rammed as 07h.		
Restriction : The max enabled.	kimum size can not be gre	ater than the normal size when size reduction is not		



5.2.6 PLANE_SURFLIVE-Plane Live Base Address

PLANE_SURFLIVE			
Register Spa	ce: MMIO: 0/2/0		
Project:			
Default Value	e: 0x0000000		
Access:	RO		
Size (in bits)	32		
Address:	700ACh-700AFh		
Name:	Cursor A Live Base Address		
ShortName:	CUR_SURFLIVE_A		
Address:	701ACh-701AFh		
Name:	Primary A Live Base Address		
ShortName:	PRI_SURFLIVE_A		
Address:	702ACh-702AFh		
Name:	Sprite A Live Base Address		
ShortName:	SPR_SURFLIVE_A		
Address:	710ACh-710AFh		
Name:	Cursor B Live Base Address		
ShortName:	CUR_SURFLIVE_B		
Address:	711ACh-711AFh		
Name:	Primary B Live Base Address		
ShortName:	PRI_SURFLIVE_B		
Address:	712ACh-712AFh		
Name:	Sprite B Live Base Address		
ShortName:	SPR_SURFLIVE_B		
Address:	720ACh-720AFh		
Name:	Cursor C Live Base Address		
ShortName:	CUR_SURFLIVE_C		
Address:	721ACh-721AFh		
Name:	Primary C Live Base Address		
ShortName:	PRI_SURFLIVE_C		
Address:	722ACh-722AFh		
Name:	Sprite C Live Base Address		
ShortName:	SPR_SURFLIVE_C		
DWord Bit	Description		
0 31:0	This gives the live value of the surface base address as being currently used for the plane.		



5.3 Primary Plane

Many of the plane control active registers will be updated on the vertical blank or when pipe is disabled, after the surface base address register is written, or when the plane is not yet enabled – thus providing an atomic update of those registers together with the surface base address register.

5.3.1 PRI_CTL-Primary Control

PRI_CTL					
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x00000000				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical bla	ank or pipe disabled or primary disabled, after armed			
Double Buffer Armed By:	Write to PRI_SUR	F			
Address:	701	180h-70183h			
Name:	Prii	mary A Control			
ShortName:	PR	I_CTL_A			
Address:	711	180h-71183h			
Name:	Prii	mary B Control			
ShortName:	PR	I_CTL_B			
Address:	721	80h-72183h			
Name:	Prir	Primary C Control			
ShortName:	PR	I CTL C			
DWord Bit	Description				
0 31 Primary Plane Ena	Primary Plane Enable Format: Enable When this hit is east the primary plane will appreciate pixels for display. When east to prove plane				
Format:					
memory fetches cea to enable the plane	memory fetches cease and plane output is transparent. When in Self Refresh Big FIFO mode, a w to enable the plane will be internally buffered and delayed while Big FIFO mode is exiting.				
30 Gamma Enable This bit enables pipe should be set to a o	Gamma Enable This bit enables pipe gamma correction for the plane pixel data. For 8-bit indexed display data, this bit should be set to a one				
Value Na	ne	Description			
0b Disable [De	fault] Plane pi	xel data bypasses pipe gamma correction			
	1b Enable Plane pixel data passes through pipe gamma correction				
29:26 Source Pixel Form	at source pixel forma	at for the primary plane			
The 8-bpp indexed format will use the pipe palette.					
Before entering the	Before entering the blender, each source format is converted to the pipe pixel format.				
Alpha values are ig	nored.	Description			
0010b R bit Indexed		Description			
0101b 16-bit BGRX	5:6:5	16-bit BGRX (5:6:5 MSB-R:G:B)			



1	_ <u> </u>		PI				
	0110b 32-bi	t BGRX 8:8:8	3	32-bit BGRX ((8:8:8:8 MSB-X:R:G	:B)	
	1000b 32-bi	t RGBX 10:10):10	32-bit RGBX ((2:10:10:10 MSB-X:	B:G:R)	
1001b 32-bit XR_BIAS RGB>			GBX 10:10:10	32-bit Extende	ed Range Bias RGE	3X (2:10:10:10 MSB-X:E	
1010b 32-bit BGRX 10:10:10):10	32-bit BGRX ((2:10:10:10 MSB-X:	R:G:B)	
	1100b 64-bi	t RGBX FP		64-bit RGBX	Floating Point(16:16	:16:16 MSB-X:B:G:R)	
	1110b 32-bi	t RGBX 8:8:8		32-bit RGBX ((8:8:8:8 MSB-X:B:G	:R)	
	OthersRese	erved	F	Reserved			
				Programmin	ng Notes		
	Workaround channel has	l (WaFP16Ga one quarter a	mmaEnabling) amplitude. It ca	: When using n be brought	the 64-bit format, t up to full amplitude	he plane output on each by using pipe gamma	
25	Reserved						
20	Pipe CSC F	nable					
27	This bit enat	oles pipe colo	space convers	sion for the pl	ane pixel data.		
	Value Name Description						
	0b Disal	ble [Default]	Plane pixel d	lata bypasses	the pipe color space	e conversion	
	1b Enab	ole	Plane pixel d	lata passes th	rough the pipe cold	r space conversion	
23.1	16 Reserved					•	
15	180 Display	Potation					
	I his mode c In addition t registers dep	auses the pla o setting this pending on tile	ne image to be bit, software mi ed surface sele	e rotated 180 o ust also set th ct) to the lowe	degrees. he surface address o er right corner of the	offset (lineary or tiled off a unrotated image.	
	Value		Name		[Description	
	0b	None [Def	ault]		No rotation		
	1b	180			180 degree rotation		
14	Trickle Feed	d Enable					
	Value N	ame			Description		
	0b Enabl [Defa	e Trick ult] the l	kle Feed Enable Display Data B	ed - Plane da uffer.	ta requests are sen	t whenever there is spa	
	1b Disab	le Tricl	de Feed Disab	led - Plane da	ata requests are ser	it in bursts	
13:1	Reserved						
10	Tiled Surfac This bit indic stride registe When this b This bit may flip.	ce cates that the er. Only X tilin bit is set, it affe be updated t	surface data is g is supported. acts the interpre hrough MMIO	in tiled memo etation of the writes or thro	ory. The tile pitch is offset and surface a ugh a command stre	specified in bytes in the ddress registers. eamer initiated synchroi	
	Value		Name		Desc	ription	
	0b	Linear [Defai	ult]	Plane us	es linear memory		
	1b	X-Tiled	~~~	Planes u	ises X-Tiled memor	V	
9	Async Addu This bit will e	ress Update I enable asynch	Enable pronous update	s of the plane	e surface address w	hen written by MMIO (M	



		PRI_CTL									
Val	Value Name Description										
0b	0b Sync Surface Address MMIO writes will update synchronous to start of vertical blank [Default] (synchronous flips)										
1b Async Surface Address MMIO writes will update asynchronously (asynchronous flips)											
		Programming Notes									
Re: Ea sur	Restriction : No command streamer initiated flips to this plane are allowed when this bit is enabled. Each surface address write must be followed by a wait for flip done indication before writing the surface address register again.										
Lir	Linear memory does not support async updates.										
8:0 Re s	Reserved										
For	mat:	MBZ									

Plane Source Pixel Format Mapping of Bits to Colors:

Format	Ignored	Red	Green	Blue
16-bit BGRX 5:6:5	N/A	15:11	10:5	4:0
32-bit BGRX 8:8:8	31:24	23:16	15:8	7:0
32-bit RGBX 10:10:10	31:30	9:0	19:10	29:20
32-bit BGRX 10:10:10	31:30	29:20	19:10	9:0
64-bit RGBX Float 16:16:16	63:48	15:0	31:16	47:32
Each component is 1:5:10 MSb-sign:exponent:fraction				
32-bit RGBX 8:8:8	31:24	7:0	15:8	23:16
32-bit XR_BIAS RGBX 10:10:10	31:30	9:0	19:10	29:20



5.3.2 PRI_LINOFF-Primary Linear Offset

	PRI_LINOFF				
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical blank or pipe disabled				
Address:	70184h-70187h				
Name:	Primary A Linear Offset				
ShortName:	PRI_LINOFF_A				
Address:	71184h-71187h				
Name:	Primary B Linear Offset				
ShortName:	PRI_LINOFF_B				
Address:	72184h-72187h				
Name:	Primary C Linear Offset				
ShortName:	PRI_LINOFF_C				
DWord Bit	Description				
0 31:0 Linear Offset This register specifies the pa This value is added to the si This offset must be at least When performing 180 degre pixel of the last line of the dis When the surface is tiled, th	anning for the plane surface in linear memory. urface address to get the address of the first pixel to be displayed. pixel aligned for RGB formats. we rotation, the unpanned offset must be the difference between the last splay data in its unrotated orientation and the display surface address. e tiled offset is programmed and the contents of this register are ignored.				



5.3.3 PRI_STRIDE-Primary Stride

	PRI_STRIDE					
Register S	Space:	MMIO: 0/2/0				
Project:						
Default Va	alue:	0x0000000				
Access:		R/W				
Size (in bi	its):	32				
Double Bu	uffer Update Point:	Start of vertical blank or pipe disabled or primary disabled, after armed				
Double Bu	uffer Armed By:	Write to PRI_SURF				
Address:		70188h-7018Bh				
Name:		Primary A Stride				
ShortNam	ne:	PRI_STRIDE_A				
Address:		71188h-7118Bh				
Name:		Primary B Stride				
ShortNam	ne:	PRI_STRIDE_B				
Address:		72188h-7218Bh				
Name:		Primary C Stride				
ShortNam	ne:	PRI_STRIDE_C				
DWord B	Sit	Description				
0 <u>31</u> ;	:16 Reserved					
15:	15:6 Stride					
	nlane. When using l	inear memory this must be at least 64 byte aligned. When using tiled memory this				
	must be at least 512	2 byte aligned. This register may be updated through MMIO writes or through a				
	command streamer	initiated synchronous flip. The stride is limited to a maximum of 32K bytes.				
5:0) Reserved					
	Format:	MBZ				



5.3.4 PRI_SURF-Primary Surface Base Address

	PRI_SURF						
Register Space:	MMIO: 0/2/0						
Project:							
Default Value:	0x0000000						
Access:	R/W						
Size (in bits):	32						
Double Buffer Update Point:	Start of vertical blank, pipe disabled, or next plane line request if asynchronous flip						
Address:	7019Ch-7019Fh						
Name:	Primary A Base Address						
ShortName:	PRI_SURF_A						
Address:	7119Ch-7119Fh						
Name:	Primary B Base Address						
ShortName:	PRI_SURF_B						
Address:	7219Ch-7219Fh						
Name:	Primary C Base Address						
ShortName:	PRI_SURF_C						
Writes to this register arm pri	mary registers for this pipe						
DWord Bit	Description						
Format:	GraphicsAddress[31:12]						
This address so	pecifies the surface base address.						
It represents a	n offset from the graphics memory aperture base and is mapped to physical pages						
through the glo	bal GTT.						
It must be at le	ast 4KB aligned.						
When performi	ng asynchronous flips and the display surface is in tiled memory, this address must be						
This register m	av be updated through MMIO writes or through a command streamer initiated						
synchronous or	synchronous or asynchronous flip.						
	Programming Notes						
Workaround : T	o prevent false VT-d type 6 errors, use 256KB address alignment and allocate an extra						
Only the PTFs	will be used not the pages themselves						
11:3 Reserved							
1:0 Reserved							



5.3.5 PRI_TILEOFF-Primary Tiled Offset

	PRI_TILEOFF						
Register Space:	MMIO: 0/2/0						
Project:							
Default Value:	0x0000000						
Access:	R/W						
Size (in bits):	32						
Double Buffer Update Point:	Start of vertical blank or pipe disabled						
Address:	701A4h-701A7h						
Name:	Primary A Tiled Offset						
ShortName:	PRI_TILEOFF_A						
Address:	711A4h-711A7h						
Name:	Primary B Tiled Offset						
ShortName:	PRI_TILEOFF_B						
Address: 721A4h-721A7h							
Name:	Primary C Tiled Offset						
ShortName:	PRI_TILEOFF_C						
This register specifies the panning fo	r the plane surface in tiled memory.						
When the surface is in linear memor	y, the linear offset is programmed and the contents of this register are ignored.						
surface.							
When performing 180 degree rotation	on, the unpanned offset must be programmed to the last pixel of the last line of						
the display data.	Description						
0 31:28 Reserved	Doonplion						
Format:	MBZ						
27:16 Start Y Position	27:16 Start Y Position						
The vertical offset in li	The vertical offset in lines of the beginning of the active display plane relative to the display surface.						
15:12 Reserved	MBZ						
11:0 Start X Position							
The horizontal offset i	n pixels of the beginning of the active display plane relative to the display						
surface.							

5.4 Sprite Plane

Many of the plane control active registers will be updated on the vertical blank or when pipe is disabled, after the surface base address register is written, or when the plane is not yet enabled – thus providing an atomic update of those registers together with the surface base address register.

Data flow through the sprite plane (Steps 2-6 may be enabled or disabled by programming control bits):

- 1. Unpack data into pixels
- 2. Scale



- 3. Source Key
- 4. YUV Range Correction (can only be used by YUV source pixel formats)
- 5. YUV to RGB Color Space Conversion (can only be used by YUV source pixel formats)
- 6. Sprite Gamma Correction
- 7. Conversion to pipe data format





5.4.1 SPR_CTL-Sprite Control

					SPR_C	TL			
Register Space:				MMIO: 0	/2/0				
Project:									
Default	Valu	e:		0x00000	000				
Access:				R/W					
Size (in	bits)	:		32					
Double	, Buffe	er Updat	e Point:	Start of v	vertical blank or pir	be disabled or sprite disabled, after armed			
Double	Buffe	er Armeo	Bv:	Write to	SPR SURF				
Address	3:		<u> </u>		70280h-7	70283h			
Name:					Sprite A (Control			
ShortNa	me.				SPR CT				
Address	<u></u>				71280h-7	 /1283h			
Name [.]					Sprite B (Control			
ShortNa	ame.				SPR CT	L B			
Address	<u>.</u> .				72280b-7				
Name [.]					Sprite C (Control			
ShortNa	me.								
Onortiva	ine.								
DWord	Bit				De	scription			
0 3	31	Sprite I	Enable						
		Format: When this bit is set, the sprite pl			plane will generate	Enable privals for display. When set to zero, sprite plane			
		memory	/ fetches ce	ease and pla	ane output is trans	parent. When in Self Refresh Big FIFO mode, a write			
		to enab	le the plane	e will be inte	ernally buffered and	d delayed while Big FIFO mode is exiting.			
3	30	Pipe Ga	amma Ena	ble					
		This bit	enables pi	pe gamma o	correction for the s	prite pixel data.			
		0b	Disable [D	efault]	fault1 Plane nixel data bynasses nine gamma correction				
		1b	Enable		Plane pixel data p	asses through pipe gamma correctopm			
'i 2	29	Reserv	ed						
		Format				MBZ			
2	28	YUV Ra	ange Corre	ection Disal	ble				
		Setting	this bit disa	ables the YL	JV range correction	n logic inside the sprite. The range correction logic is			
		bit $+16$	channels are expanded from the 8 bit -112 to +112						
		range to	o full range	. Extended I	range values will b	e preserved after the expansion. This bit has no effect			
	on RGB source pixel formats since they automatically bypass range correction.								
		0b	le Enab	le [Default]	ame	Description Range correction enabled			
		1b	Disat	ble		No range correction			
	7:25	Source	Pixel For	nat					
This field selects the source pixel format for the sprite plane.									



				SPR_	CTL				
	Before Alpha YUV 4	e ente value I:2:2 t	ring the blende s are ignored. byte order is pro	r, each source form	hat is converted to the pipe pixel format.				
	YUV 4	1:4:4 b	ovte order is no	t programmable.					
	RGB d	color d	order is progran	nmed separately, e	xcept RGB XR BIAS byte order is not programmable.				
	Value Name Description								
	000b	YUV	16-bit 4:2:2	YUV 16-I	bit 4:2:2 packed				
	001b	RGB	32-bit 2:10:10:	10 RGB 32-	bit 2:10:10				
	010b	RGB	32-bit 8:8:8:8	RGB 32-	bit 8:8:8:8				
	011b	RGB	64-bit 16:16:16	6:16 RGB 64-	bit 16:16:16 Floating Point				
	100b	YUV	32-bit 4·4·4	YUV 32-I	bit 4:4:4 packed (8:8:8:8 MSB-X:Y:U:V)				
	101b	RGB	32-bit XR BIA	S RGB 32-	hit Extended Range Bias RGBX (2:10:10:10 MSB-				
	1010	10.10	02 510 x x x 2 517 x	X·B·G·R)					
	Others	Rese	orved	Reserver	1				
	ouncie	, KCOC	1700		4				
				Prog	ramming Notes				
	vvorka channe gamma by four	round el has a corr r.	one quarter ar ection, pipe gai	maEnabling) : whe nplitude. It can be b mma correction, or	or using the 64-bit format, the sprite output on each color brought up to full amplitude by using sprite internal pipe color space conversion to multiply the sprite output				
	Worka is disa channe	round bled, els is	l (DisableSprite the sprite outpu typically require	PassThroughMode it will not have a 1/2 ed by receivers. It c) : When using YUV formats and the sprite internal CSC 2 offset on the U and V channels. An offset on U and V an be added using the pipe CSC.				
	If pipe CSC is already in use for RGB to YUV conversion, then the sprite internal CSC can be used to convert the sprite output to RGB, and the sprite can be sent through the pipe CSC, programmed for RGB to YUV conversion with pipe CSC post-offset of +1/2.								
	If pipe sent th	CSC CSC	is not already in the pipe CSC,	in use, then the spr programmed for 1	ite output can be kept as YUV, and the sprite can be 1 pass through with pipe CSC post-offset of +1/2.				
24	Pipe C This bi	SC E	nable ples pipe color s	space conversion fo	or the plane pixel data. This is separate from the color				
	conver	sion l	ogic within the	sprite plane.					
	Value		Name		Description				
	0b	Disa	ble [Default]	Plane pixel data by	passes the pipe color space conversion				
	1b	Enab	ole	Plane pixel data pa	asses through the pipe color space conversion				
23	Reserv	ved							
_0	Forma	t:			MBZ				
22	Sprite This bi	Sour t enat	ce Key Enable	or keying. Sprite pix	el values that match (within range) the key will become				
	transpa	arent.	Source key ca	n not be enabled if	destination key is enabled.				
	Value N		1	lame	Description				
	0b		Disable [Defau	Sprite source key is disabled					
_	10		Enable		Sprite source key is enabled				
21	Reserv	ved							
	Forma	t:			MBZ				
20	RGB Color Order This field is used to select the color order when using RGB data formats, except RGB 32-bit XR_BIAS								



	Valu	e		Name		Description
	0b	BGR	X [Default]	1	В	GRX (MSB-X:R:G:B)
	1b	RGB	X		R	GBX (MSB-X:B:G:R)
10	Sprite Y	UV to RGI	3 CSC Dis			
19	This bit c	ontrols the	sprite inte	rnal YUV	to RGB color	space conversion. RGB source pixel form
	automati	cally bypa	ss the sprite	e internal	color space c	onversion.
	Value	Na	me			Description
	0b E	Enable [De	fault]	YUV pixe	el data goes th	rough the sprite color conversion
	1b [Disable		YUV pixe	el data bypass	es the sprite color conversion
18	Sprite Y	UV to RGI	3 CSC For	mat		
	This bit s	pecifies th	e source Y	UV forma	t for the sprite	internal YUV to RGB color space convers
	operation	n. This field	l is ignored	l when sou	urce data is R	GB.
	Value		Name	•		Description
	0b	BT.601	[Default]		ITU-R Re	commendation BT.601
	1b	BT.709			ITU-R Re	commendation BT.709
17:1	6 YUV 422	Byte Ord	er			
	This field	is used to	select the	byte orde	r when using	YUV 4:2:2 data formats. For other formats
	tield is ig	nored.	b la se			Description
			Name		<u></u>	
	000		Defaultj			:8:8 MSB-V:Y2:U:Y1)
	106					(8:8 MSB-12:V:11:U)
	100					.0.0 MSD-U. 12. V. 11)
		VIUI			101 (0.0	.0.0 1000-12.0.11.0
	In addition registers surface in Valu	on to settir depending mage and le	ig this bit, s g on tiled su adjust the p	software m urface sele plane posi Name	nust also set t ect) to the low ition to match	he surface address offset (linear or tiled of er right corner of the unrotated and unsca the physical orientation of the display. Description
	0b	Noi	ne [Default	:]		No rotation
	1b	180				180 degree rotation
14	Trickle F	eed Enab	le			
	Value	Name				Description
	0b En	able	Trickle F	-eed Enat	oled - Data re	quests are sent whenever there is space in
		sable	Trickle F	Feed Disa	bled - Data re	quests are sent in bursts
	Sprite C		able	500 Di00	Data Pata 10	
1	This bit o	annia DIS	rite internal	damma d	orrection	
13			Name	gamina C		Description
13	1b	Disable		Di	isable sprite i	nternal gamma correction
13		Enable	Default1	F	nable sprite in	ternal gamma correction
13	0b					
13	0b	ч .				
13 12:1	0b 1 Reserve	d				



			SPR_	CTL								
		Value Name Description										
		0b Linear [Default] Plane uses linear memory										
		1b	X-Tiled	Planes uses X-Tiled memory								
g	9:3	Reserved										
		Format: MBZ										
2	2	Sprite Destination Key										
		This bit enables the destination key function.										
		When blending together sprite and primary planes, if the primary plane pixel matches the key value,										
		then the spri	te pixel is output, otherwise the p	rimary pixel is output.								
		Destination	Key can not be enabled if source	key is enabled.								
		Value	Name	Description								
		0b	Disable [Default]	Destination Key is disabled								
		1b	Enable	Destination Key is enabled								
1	1:0	Reserved										
		Format:		MBZ								

Sprite Source Pixel Format Mapping of Bits to Colors:

Note: For RGB formats, see the primary plane source pixel format mapping table

SPRITE YUV 4:2:2	Y1	U	Y2	v
YUV 4:2:2 YUYV	7:0	15:8	23:16	31:24
YUV 4:2:2 UYVY	15:8	7:0	31:24	23:16
YUV 4:2:2 YVYU	7:0	31:24	23:16	15:8
YUV 4:2:2 VYUY	15:8	23:16	31:24	7:0
SPRITE YUV 4:4:4	Ignored	Y	U	v
YUV 32-bit 4:4:4	31:24	23:16	15:8	7:0

5.4.2 SPR_LINOFF-Sprite Linear Offset

	SPR_LINOFF		
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank or pipe disabled		
Address:	70284h-70287h		
Name:	Sprite A Linear Offset		
ShortName:	SPR_LINOFF_A		
Address:	71284h-71287h		
Name:	Sprite B Linear Offset		
ShortName:	SPR_LINOFF_B		



	SPR_LINOFF				
Address:	72284h-72287h				
Name:	Sprite C Linear Offset				
ShortName	: SPR_LINOFF_C				
DWord Bit	Description				
0 31:0	Linear Offset				
	This register specifies the panning for the plane surface in linear memory.				
	This value is added to the surface address to get the address of the first pixel to be displayed.				
	This offset must be at least pixel aligned for unrotated RGB or YUV 4:4:4 formats and even pixel				
	aligned for unrotated YUV 4:2:2 formats.				
	When performing 180 degree rotation, the unpanned offset must be the difference between the last				
	pixel of the last line of the display data in its unrotated orientation and the display surface address.				
	When the surface is tiled, the tiled offset is programmed and the contents of this register are ignored.				
	When using sprite scaling the offset is done on the source pixels.				

5.4.3 SPR_STRIDE-Sprite Stride

	SPR_STRIDE		
Register Space:	Space: MMIO: 0/2/0		
Project:			
Default Value: 0x0000000			
Access:	R/W		
Size (in bits):	32		
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed		
Double Buffer Armed By:	Write to SPR_SURF		
Address:	70288h-7028Bh		
Name:	Sprite A Stride		
ShortName:	SPR_STRIDE_A		
Address:	71288h-7128Bh		
Name:	Sprite B Stride		
ShortName:	me: SPR_STRIDE_B		
Address:	ddress: 72288h-7228Bh		
Name:	ne: Sprite C Stride		
ShortName:	SPR_STRIDE_C		
DWord Bit	Description		
0 31:15 Reserved	Reserved		
14:6 Stride This is the stride for plane. When using must be at least 51 command streame sprite scaling is no	This is the stride for the plane in bytes. This value is used to determine the line to line increment for the plane. When using linear memory, this must be at least 64 byte aligned. When using tiled memory, this must be at least 512 byte aligned. This register may be updated through MMIO writes or through a command streamer initiated synchronous flip. The stride is limited to a maximum of 16K bytes when sprite scaling is not enabled, 4K bytes when sprite scaling is enabled.		
5:0 Reserved	Reserved		



5.4.4 SPR_POS-Sprite Position

		SPR_POS			
Register Space	e:	MMIO: 0/2/0			
Project:					
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Double Buffer	Update Po	bint: Start of vertical blank or pipe disabled or sprite disabled, after armed			
Double Buffer	Armed By	: Write to SPR_SURF			
Address:		7028Ch-7028Fh			
Name:		Sprite A Position			
ShortName:		SPR_POS_A			
Address:		7128Ch-7128Fh			
Name:		Sprite B Position			
ShortName:		SPR_POS_B			
Address:		7228Ch-7228Fh			
Name:		Sprite C Position			
ShortName:		SPR_POS_C			
This register specifies the screen position of the sprite. The sprite must be completely contained within the pipe source area. Pipe source size >= sprite position + sprite size The origin of the sprite position is always the upper left corner of the display pipe source image area. When performing 180 degree rotation, the sprite image is rotated by hardware, but the position is not, so it must be adjusted by software if it is desired to maintain the same apparent position on a physically rotated display.					
DWord	Bit	Description Peserved			
0 3	51.20	rmat: MBZ			
2	27:16	Position is specifies the vertical position of the sprite upper left corner in lines.			
1	15:12	Reserved			
		Format: MBZ			
1	11:0	X Position This specifies the horizontal position of the sprite upper left corner in pixels.			



5.4.5 SPR_SIZE-Sprite Size

	SPR_SIZE					
Register Space:	ace: MMIO: 0/2/0					
Project:						
Default Value:	0x0000000					
Access:	R/W					
Size (in bits):	32					
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed					
Double Buffer Armed By:	Write to SPR_SURF					
Address:	70290h-70293h					
Name:	Sprite A Size					
ShortName:	SPR_SIZE_A					
Address:	71290h-71293h					
Name:	Sprite B Size					
ShortName:	SPR_SIZE_B					
Address:	72290h-72293h					
Name:	Sprite C Size					
ShortName:	SPR_SIZE_C					
This register specifies the size of the sprite. The sprite must be completely contained within the pipe source area.						
Pipe source size >= sprite positic	size >= sprite position + sprite sizeThe sprite must be at least one pixel high and one pixel wide.					
0 31.28 Reserved	Description					
Format:	ormat: MBZ					
27:16 Height This specifies the h	Height This specifies the height of the sprite in lines. The value in the register is the height minus one.					
15:12 Reserved	2Reserved					
Format:	MBZ					
11:0 Width This specifies the w should be less than YUV 4:2:2 source p	Width This specifies the width of the sprite in pixels. The value in the register is the width minus one. This should be less than or equal to the stride in pixels. The width (prior to minus one) must be even when a YUV 4:2:2 source pixel format is used.					



5.4.6 SPR_SURF-Sprite Surface Base Address

	SPR_SURF				
Register Space:	MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical blank or pipe disabled				
Address:	7029Ch-7029Fh				
Name:	Sprite A Surface Base Address				
ShortName:	SPR_SURF_A				
Address:	7129Ch-7129Fh				
Name:	Sprite B Surface Base Address				
ShortName:	SPR_SURF_B				
Address:	7229Ch-7229Fh				
Name:	Sprite C Surface Base Address				
ShortName:	SPR_SURF_C				
Writes to this register arm sprite	egisters for this pipe				
DWord Bit	Description				
6 31:12 Surface Base Add	Format: Craphicsdress[31:12]				
This address specif	ies the surface base address.				
It represents an off	set from the graphics memory aperture base and is mapped to physical pages				
through the global (STT.				
It must be at least	It must be at least 4KB aligned.				
This register may b	This register may be updated through MMIO writes or through a command streamer initiated				
synchronous hip.	synchronous flip. Programming Notes				
Workaround · To pr	Workaround : To prevent false VT-d type 6 errors, use 128KB address alignment and allocate an extra				
64 Page Table Entr	ies (PTEs) beyond the end of the displayed surface.				
Only the PTEs will	be used, not the pages themselves.				
11:3 Reserved	Reserved				
1:0 Reserved	Reserved				



5.4.7 SPR_TILEOFF-Sprite Tiled Offset

		SPR_TILEOFF		
Register Space	e: MMIO: 0/2/0			
Project:				
Default Value:	/alue: 0x00000000			
Access:		R/W		
Size (in bits):		32		
Double Buffer	Update Point:	Start of vertical blank or pipe disabled		
Address:		702A4h-702A7h		
Name:		Sprite A Tiled Offset		
ShortName:		SPR_TILEOFF_A		
Address:		712A4h-712A7h		
Name:		Sprite B Tiled Offset		
ShortName:		SPR_TILEOFF_B		
Address:	722A4h-722A7h			
Name:	Sprite C Tiled Offset			
ShortName:	SPR_TILEOFF_C			
This register specifies the panning for the plane surface in tiled memory. When the surface is in linear memory, the linear offset is programmed and the contents of this register are ignored. When the surface is tiled, the start position is specified in this register as a (x, y) offset from the beginning of the surface. When performing 180 degree rotation, the unpanned offset must be programmed to the last pixel of the last line of				
the display dat	a. An arite scaling the offset is done (on the source pixels		
This offset mu	ist be even pixel aligned for un	rotated YUV 4:2:2 formats.		
DWord Bit		Description		
0 31:28	Reserved	407		
	Format:	MBZ		
27:16	Start Y Position The vertical offset in lines of the beginning of the active display plane relative to the display surface			
15.12	Reserved			
10.12	Format:	Format: MBZ		
11:0	Start X Position The horizontal offset in pixels of the beginning of the active display plane relative to the display surface.			



5.4.8 SPR_KEYVAL-Sprite Key Color Value

	SPR_KEYVAL		
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	Je: 0x0000000		
Access:	R/W		
Size (in bits):	32		
Double Buffer Update P	oint: Start of vertical blank or pipe disabled		
Address:	70294h-70297h		
Name:	Sprite A Key Color Value		
ShortName:	SPR_KEYVAL_A		
Address:	71294h-71297h		
Name:	Sprite B Key Color Value		
ShortName:	SPR_KEYVAL_B		
Address:	72294h-72297h		
Name:	Sprite C Key Color Value		
ShortName:	SPR_KEYVAL_C		
For source key when sp used together with the Y matches the source key	For source key when sprite source is YUV, this register specifies the source key YUV minimum color value to be used together with the YUV maximum color value and the color channel enable bits to determine if the sprite		
For source key when sp	rite source is RGB, this register specifies the source key RGB color value to be used		
together with the color c	nannel enable bits to determine if the sprite matches the source key color.		
mask bits to determine it	the primary matches the destination key color.		
A key match can only o	ccur for positive pixel values in the 0 to 1 range. Extended range pixel values will not match.		
DWord Bit	Description		
0 31:24 Reserved	Reserved		
23.16 V R Min I	V R Min Dest Key Value		
Specifies sprite Rec	Specifies the color key minimum value for the sprite V channel source key, the compare value for sprite Red channel source key, or the compare value for the primary Red channel destination key.		
15:8 Y G Min I Specifies sprite Gre	Y G Min Dest Key Value Specifies the color key minimum value for the sprite Y channel source key, the compare value for sprite Green channel source key, or the compare value for the primary Green channel destination key.		
7:0 U B Min I Specifies sprite Blu	U B Min Dest Key Value Specifies the color key minimum value for the sprite U channel source key, the compare value for sprite Blue channel source key, or the compare value for the primary Blue channel destination key.		



5.4.9 SPR_KEYMSK-Sprite Key Mask

SPR_KEYMSK						
Register Spa	ce:	MMIO: 0/2/0				
Project:						
Default Value	:	0x0000000				
Access:		R/W				
Size (in bits):		32				
Double Buffe	r Update Po	oint: Start of vertical blank or pipe disabled				
Address:		70298h-7029Bh				
Name:		Sprite A Key Mask				
ShortName:		SPR_KEYMSK_A				
Address:		71298h-7129Bh				
Name:		Sprite B Key Mask				
ShortName:		SPR_KEYMSK_B				
Address:		72298h-7229Bh				
Name:		Sprite C Key Mask				
ShortName:		SPR KEYMSK C				
for key comparison will always match on the full range of values. For destination key, this register specifies the key mask to be used with the color value bits to determine if the primary plane pixels match the key. A zero bit in the mask indicates that the corresponding bit match failure should be ignored when determining if the pixel matches. Programming Notes Restriction : Source key and destination key are mutually exclusive modes of operation, they can not be used simultaneously. For the function that is not enabled, the associated bits in this register should be programmed to						
zeroes.	Bit	Description				
0	31:27	Reserved				
		Format: MBZ				
	26	V R Source Key Channel Enable Enables the V/Red channel for source key color comparison.				
	25	Y G Source Key Channel Enable Enables the Y/Green channel for source key color comparison.				
	24	U B Source Key Channel Enable Enables the U/Blue channel for source key color comparison.				
	23:16	R Dest Key Mask Value Specifies the destination color key mask for the Red channel				
	15:8	G Dest Key Mask Value Specifies the destination color key mask for the Green channel				
	7:0	3 Dest Key Mask Value Specifies the destination color key mask for the Blue channel				



5.4.10 SPR_KEYMAX-Sprite Key Color Max

		SPR_KEYMAX			
Register Spa	ace:	MMIO: 0/2/0			
Project:					
Default Value	e:	0x0000000			
Access:		R/W			
Size (in bits)	:	32			
Double Buffe	er Update	Point: Start of vertical blank or pipe disabled			
Address:		702A0h-702A3h			
Name:		Sprite A Key Color Max			
ShortName:		SPR_KEYMAX_A			
Address:		712A0h-712A3h			
Name:		Sprite B Key Color Max			
ShortName:		SPR_KEYMAX_B			
Address:		722A0h-722A3h			
Name:		Sprite C Key Color Max			
ShortName:		SPR_KEYMAX_C			
For source key when sprite source is YUV, this register specifies the source key YUV maximum color value to be used together with the YUV minimum color value and the color channel enable bits to determine if the sprite matche					
DWord	Bit	Description			
0	31:24	Reserved			
 		Format: MBZ			
	23:16	V Source Key Max Value Specifies the color key maximum value for the sprite V channel source key			
	15.8	Y Source Key Max Value			
	10.0	Specifies the color key maximum value for the sprite Y channel source key			
	7:0	U Source Key Max Value Specifies the color key maximum value for the sprite U channel source key			



5.4.11 SPR_SCALE-Sprite Scaler Control

SPR_SCALE					
Register Space:	ace: MMIO: 0/2/0				
Project:					
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Double Buffer Update Point:	Start of vertical blank or pipe disabled or sprite disabled, after armed				
Double Buffer Armed By:	Write to SPR_SURF				
Address:	70304h-70307h				
Name:	Sprite A Scaler Control				
ShortName:	SPR_SCALE_A				
Address:	71304h-71307h				
Name:	Sprite B Scaler Control				
ShortName:	SPR_SCALE_B				
Address:	72304h-72307h				
Name:	Sprite C Scaler Control				
ShortName:	SPR_SCALE_C				
When scaling is enabled, the SP register gives the source (input to destination size.	caing. R_SIZE register gives the destination (output to pipe) size of the sprite and this o sprite) size of the sprite, then the source size will be scaled up or down to the				
	Programming Notes				
Restriction : Sprite scaling should not be enabled with the RGB XR_BIAS 10:10:10 format, RGB 64-bit format, or ar YUV format containing extended range data. Source and destination sizes must be 3x3 (3x6 when interlacing) or greater when scaling is enabled. Upscaling of any amount is allowed. Downscaling less than 2X (source/destination) is allowed. Downscaling greater than or equal to 2X is not supported.					
Horizontal downscaling limits the maximum pixel rate. See the section on Display Pixel Rate Limitations.					
DWord Bit	Description				
Format: This field enables th Source width can b For best picture qu	Scaling Enable Format: Enable This field enables the scaling function. Source width can be no more than 4k bytes with scaling enabled. For best picture quality, disable when scaling is not required.				
	Value Name Disable [Default]				
1b	Enable				
	Programming Notes				
Restriction : Scaling	Restriction : Scaling should not be left enabled when sprite is disabled.				
least one frame bef	least one frame before enabling sprite scaling, and kept disabled until sprite scaling is disabled.				



SPR_SCALE					
	Suggested sequence: 0. Driver notified that scaling will be enabled 1. Disable WM_LP (write WM_LP3 bit 31=0 first, then WM_LP2, then WM_LP1) 2. Wait for vertical blank 3. Enable scaling 4. Driver notified that scaling will not be enabled 5. Disable scaling 6. Restore WM_LP (restore WM_LP1 first, then WM_LP2, then WM_LP3)				
30:29	Filter Contro	l .			
	Filter selectio	n			
	Value	Nar	ne	Description	
	006	Medium		Medium Filtering	
	01D	Enhancing		Edge Ennancing Filtering	
	10D	Softening		Edge Softening Filtering	
	dTD	Reserved		Reserved	
	Value Ob 1b	Nan 0 [Default] 0.5	ne	Description Vertical initial phase of 0 Vertical initial phase of 0.5	
27	Field Enable Enable adjus	tment of the ver	tical offset o	f the filtered data.	
	Value	Name		Description	
	0b Disat	ole [Default]	Off (Vertica	al initial phase is 1/2 the scale factor)	
	1b Enab	le	On (Vertica	al initial phase is selected by the Field Offset bit)	
26:10	Source Width The horizontal size of the source image to be scaled in pixels. Max number of pixels is 2048; minimur is 3. The value programmed is one less than the number of pixels. Source width can be no more than 4k bytes, counting from a 64 byte alignment. The sprite width (actual width, not the width minus one value) is limited to even values when YUV 4:2:2 source pixel format is used.				
15:1 ⁻	Reserved				
	Format:			MBZ	
10:0	Source Height The vertical size of the source image to be scaled in lines. If the source is a field, this is the number of lines in the field. Max number of lines is 2048; minimum is 3 (6 when interlacing). The value programmed is one less than the number of lines. The height must be even when sprite scaling is enabled and the pipe has set planes to interlaced fetch. That means the programmed value must be odd.				



5.4.12 SPR_GAMC-Sprite Gamma Correction

SPR_GAMC REFERENCE POINT FORMAT				
Project:				
Size (in bit	s): 30			
Default Va	ue: 0x0000000			
This format is used to determine the first 16 reference points (points 0 to 15) for sprite gamma correction. The values are represented in an unsigned 0.10 format with 0 integer and 10 fractional bits. See SPR_GAMC for sprite gamma programming information				
DWord Bi	Description			
0 29:20 Red Gamma Reference Point				
	Format: U0.10			
This value specifies a reference point that is used for the red color channel sprite gamma of				
19:10 Green Gamma Reference Point				
	Format: U0.10			
	This value specifies a reference point that is used for the green color channel sprite gamma correction.			
9:0	Blue Gamma Reference Point			
	Format: U0.10			
This value specifies a reference point that is used for the blue color channel sprite gamma of				

SPR_GAMC				
Register Space:	MMIO: 0/2/0			
Project:				
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000			
Access:	R/W			
Size (in bits):	16x32			
Address:	70400h-7043Fh			
Name:	Sprite A Gamma Correction			
ShortName	e: SPR_GAMC_[0-15]_A			
Address:	71400h-7143Fh			
Name:	Sprite B Gamma Correction			
ShortName	e: SPR_GAMC_[0-15]_B			
Address:	72400h-7243Fh			
Name:	Sprite C Gamma Correction			
ShortName	e: SPR_GAMC_[0-15]_C			
These registers are used to determine the characteristics of the gamma correction for the sprite pixel data pre- blending. Additional gamma correction can be done in the display pipe gamma if desired.				



SPR GAMC

The gamma correction curve is represented by specifying a set of gamma entry reference points spaced equally along the curve for values between -1 and 1. For extended values there is an extended gamma entry reference point at the maximum alowed input value.

All input values are clamped to the greater than -3.0 and less than 3.0 range before the gamma calculation.

* For input values greater than or equal to 0 and less than 1.0, the input value is used to linearly interpolate between two adjacent points of the first 17 gamma entries to create the result value. The first 16 entries are stored in SPR_GAMC with 10 bits per color in a 0.10 format with 0 integer and 10 fractional. The 17th entry is stored in the SPR_GAMC16 register with 11 bits per color in a 1.10 format with 1 integer and 10 fractional bits.

* For input values greater than or equal to 1.0 and less than 3.0, the input value is used to linearly interpolate between the 17th and 18th gamma entries to create the result value. The 18th entry is stored in the SPR_GAMC17 register with 12 bits per color in a 2.10 format with 2 integer and 10 fractional bits.

* For negative input values, gamma is mirrored along the X-axis, giving the same result as positive input values, except for a negative sign. When gamma input may be negative, the first gamma point should be programmed to a value of 0.0 in order to have a symmetric mirroring.

To program the gamma correction entries, calculate the desired gamma curve for inputs from 0 to 3.0. The curve must be flat or increasing, never decreasing. For inputs of 0 to 1.0, multiply the input value by 16 to find the gamma entry number, then store the desired gamma result in that entry. For inputs greater than 1.0 and less than or equal to 3.0, store the result for an input of 3.0 in the 18th gamma entry (SRP_GAMC17).

The gamma correction registers should only be updated when the sprite is off, otherwise screen artifacts may show temporarily.

or disabled through the sprite control res

DWord	Bit	Description		
0	31:30	Reserved	Reserved	
		Format:	MBZ	
	29:0	GAMC0		
		Default Value:	0000000h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
1	31:30	Reserved		
		Format:	MBZ	
	29:0	GAMC1		
		Default Value:	04010040h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
2	31:30	Reserved		
2		Format:	MBZ	
	29:0	GAMC2		
		Default Value:	08020080h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
3	31:30	Reserved		
		Format:	MBZ	
1	29:0	GAMC3		
		Default Value:	0C0300C0h	
		Format:	SPR_GAMC REFERENCE POINT FORMAT	
4	31:30	Reserved		



			SPR_GAMC
		Format:	MBZ
' 	29:0	GAMC4	
		Default Value:	10040100h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
5	31:30	Reserved	
		Format:	MBZ
	29:0	GAMC5	
		Default Value:	14050140h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
6	31:30	Reserved	
		Format:	MBZ
	29:0	GAMC6	
		Default Value:	18060180h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
7	31:30	Reserved	
		Format:	MBZ
	29:0	GAMC7	
		Default Value:	1C0701C0h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
8	31:30	Reserved	
		Format:	MBZ
	29:0	GAMC8	
		Default Value:	20080200h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
9	31:30	Reserved	
ļ		Format:	MBZ
	29:0	GAMC9	0.40000.401
		Default Value:	
		Format:	SPR_GAMC REFERENCE POINT FORMAT
10	31:30	Reserved	MD7
		Format:	IVIBZ
	29:0	Default Value:	280A0280b
		Format:	SPR GAMC REFERENCE POINT FORMAT
4.4	24.20	Posorvod	
11	31:30	Format:	MB7
	20.0	GAMC11	
	29.0	Default Value:	2C0B02C0h
		Format:	SPR_GAMC REFERENCE POINT FORMAT
10	21.20	Reserved	
12	51.50	Format [.]	MB7
1	20.0	GAMC12	inde inde
	29.0	Default Value:	300C0300h
		Format:	SPR GAMC REFERENCE POINT FORMAT
13	31.30	Reserved	
10	51.50	Format:	MBZ
1	20.0	GAMC13	p
	20.0		



			SPR_GAMC	
		Default Value:	340D0340h	
		Format:	SPR_GAMC REFERENCE POIN	IT FORMAT
14	31:30	Reserved		
		Format:		MBZ
1	29:0	GAMC14		
		Default Value:	380E0380h	
		Format:	SPR_GAMC REFERENCE POIN	IT FORMAT
15	31:30	Reserved		
		Format:		MBZ
1	29:0	GAMC15		
		Default Value:	3C0F03C0h	
		Format:	SPR_GAMC REFERENCE POIN	IT FORMAT

5.4.13 SPR_GAMC16-Sprite Gamma Correction Point 16

SPR_GAMC16			
Register Space:	MMIO: 0/2/0		
Project:			
Default Value:	0x00000400, 0x00000400, 0x00000400		
Access:	R/W		
Size (in bits):	3x32		
Address:	70440h-7044Bh		
Name:	Sprite A Gamma Correction Point 16		
ShortName:	SPR_GAMC16_[0-2]_A		
Address:	71440h-7144Bh		
Name:	Sprite B Gamma Correction Point 16		
ShortName:	SPR_GAMC16_[0-2]_B		
Address:	72440h-7244Bh		
Name:	Sprite C Gamma Correction Point 16		
ShortName:	SPR_GAMC16_[0-2]_C		
These registers are used to determine the 17th reference point (point 16 when counting from 0) for sprite gamma correction.			
The values are represented in an unsigned 1.10 format with 1 integer and 10 fractional bits.			
See SPR_GAMC for sprite	gamma programming information.		
Restriction : The value shou	Id always be programmed to be less than or equal to 1.0		
DWord Bit	Description		
0 31:11 Reserved			
Format:	MBZ		
10:0 GAMC16R			
Default Value:	00000400h		
Format:	U1.10		



SPR_GAMC16				
		This value specifies the 17th reference point that is used correction.	for the red color channel sprite gamma	
1	31:11	Reserved		
		Format:	MBZ	
]	10:0	GAMC16G		
		Default Value:	00000400h	
		Format:	U1.10	
		This value specifies the 17th reference point that is used for the green color channel sprite gamma correction.		
2	31:11	Reserved		
		Format:	MBZ	
ĺ	10:0	GAMC16B		
		Default Value:	00000400h	
		Format:	U1.10	
		This value specifies the 17th reference point that is used correction.	for the blue color channel sprite gamma	



5.4.14 SPR_GAMC17-Sprite Gamma Correction Point 17

SPR_GAMC17				
Register Space: MMIO: 0/2/0				
Project:				
Default Value:	0x0000C00, 0x0000C00, 0x0000C00			
Access:	R/W			
Size (in bits):	3x32			
Address:	7044Ch-70457h			
Name:	Sprite A Gamma Correction Point 17			
ShortName:	SPR_GAMC17_[0-2]_A			
Address:	7144Ch-71457h			
Name:	Sprite B Gamma Correction Point 17			
ShortName:	SPR_GAMC17_[0-2]_B			
Address:	7244Ch-72457h			
Name:	Sprite C Gamma Correction Point 17			
ShortName:	SPR_GAMC17_[0-2]_C			
These registers are used to o	determine the 18th reference point (point 17 when counting from 0) for sprite gamma			
correction.				
See SPR GAMC for sprite (in an unsigned 2.10 format with 2 integer and 10 fractional bits.			
	Programming Notes			
Restriction : The value shoul	d always be programmed to be less than or equal to 3.0.			
DWord Bit	Description			
0 31:12 Reserved	MB7			
11:0 GAMC17R	MDL			
Default Value:	00000C00h			
Format:	U2.10			
This value spec	cifies the 18th reference point that is used for the red color channel sprite gamma			
correction.				
1 31:12 Reserved	1107			
Format:	IVIBZ			
11:0 GAWCI7G	00000000			
Format:	U2 10			
This value specifies the 18th reference point that is used for the green color channel sprite g				
correction.				
2 31:12 Reserved				
Format:	MBZ			
11:0 GAMC17B				
Default Value:	00000C00h			
Format:	U2.10			
This value spec	cities the 18th reference point that is used for the blue color channel sprite gamma			
conection.				



Revision History

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

§§