

# Intel<sup>®</sup> OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 5: Graphics Core<sup>™</sup> – Video Codec Engine Command Streamer (Ivy Bridge)

For the 2012 Intel<sup>®</sup> Core<sup>™</sup> Processor Family

May 2012

**Revision 1.0** 

#### **NOTICE:**

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



#### **Creative Commons License**

You are free to Share — to copy, distribute, display, and perform the work

#### Under the following conditions:

**Attribution**. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



# Contents

1. Vide	o Codec Engine Command Streamer	4
1.1 Re	gisters for Video Codec	4
1.1.1	Introduction	
1.1.2	Virtual Memory Control	
1.1.3	Mode and Misc Ctrl Registers	8
1.1.4	VCS_RINGBUF—Ring Buffer Registers	. 16
1.1.5	Watchdog Timer Registers	
1.1.6	Interrupt Control Registers	.23
1.1.7	Logical Context Support	. 30
1.1.8	Image Enhancement Registers	. 32
1.1.9	Registers in Media Engine	
1.2 Me	mory Interface Commands for Video Codec Engine	
1.2.1	Introduction	
1.2.2	MI_ARB_CHECK	
1.2.3	MI_ARB_ON_OFF	
1.2.4	MI_BATCH_BUFFER_END	
1.2.5	MI_CONDITIONAL_BATCH_BUFFER_END	
1.2.6	MI_BATCH_BUFFER_START	
1.2.7	MI_FLUSH_DW	
1.2.8	MI_LOAD_REGISTER_IMM	
1.2.9	MI_NOOP	
1.2.10	MI_SEMAPHORE_MBOX	
1.2.11	MI_STORE_REGISTER_MEM	
1.2.12	MI_STORE_DATA_IMM	
1.2.13	MI_STORE_DATA_INDEX	
1.2.14	MI_SUSPEND_FLUSH	
1.2.15		
1.2.16	MI_UPDATE_GTT	
1.2.17	MI_WAIT_FOR_EVENT	
1.2.18	MI_LOAD_REGISTER_MEM	. 69



# 1. Video Codec Engine Command Streamer

Full decode pipeline as well as encode pipeline are implemented in VCE.

VCE has its own command streamer and operates completely independently of the render (3D/Media) pipeline command streamer.

## **1.1 Registers for Video Codec**

#### 1.1.1 Introduction

This command streamer supports a completely independent set of registers. Only a subset of the MI Registers is supported for this 2<sup>nd</sup> command streamer. The effort is to keep the registers at the same offset as the render command streamer registers. The base of the registers for the video decode engine will be defined per project, the offsets will be maintained.

Base Address Value for the memory interface register offset for the Project           Stream Command Stream	
0x10000	
	eg: The Ring buffer tail pointer will be 0x10000 + 0x2030

## **1.1.2 Virtual Memory Control**

MFX engine Supports a 2-level mapping scheme for PPGTT, consisting of a first-level page directory containing page table base addresses, and the page tables themselves on the 2<sup>nd</sup> level, consisting of page addresses.

#### 1.1.2.1 VCS\_PP\_DCLV – VCS PPGTT Directory Cacheline Valid Register

VCS_PP_DCLV - VCS PI	PGTT Directory Cacheline Valid Register
Register Space:	MMIO: 0/2/0
Source:	VideoCS
Default Value:	0x0000000, 0x0000000
Access:	R/W
Size (in bits):	64
Address:	12220h

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group.

This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the **Force PD Restore** bit is set in the context descriptor. The context image of this register must be updated and maintained by SW; SW should not



## VCS\_PP\_DCLV - VCS PPGTT Directory Cacheline Valid Register

normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.

DWord	Bit	Description				
0	63:32	Reserved				
		Format: MBZ				
	31:0	PPGTT Directory Cache Restore [132] 16 entries				
		Format: Enable[32]				
			tory cache are considered valid and will be brought in on considered invalid and fetch of these entries will not be			



### 1.1.2.2 VCS\_EXCC—Execute Condition Code Register

·	VCS_EXCC - VCS Execute Condition Code Register				
Register Space	: MMIO: 0/2/0				
Noglobil OptionNumber 6/2/6Source:VideoCSDefault Value:0x00000000Access:R/W,ROSize (in bits):32Trusted Type:1Address:12028h					
commands. An evaluates to a into arbitration	Intains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event 1, while instruction is discarded if the condition evaluates to a 0. Once excluded, a ring is enabled when the selected condition evaluates to a 0.				
DWord Bit	Description				
0 31:16	Mask Bits				
	Format:       Mask[15:0]         These bits serve as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified.         Reading these bits always returns 0s.				
15:8	Reserved				
	Format: MBZ				
4:0	User Defined Condition Codes The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT FOR EVENT (Semaphore).				



#### 1.1.2.2.1 VCS\_HWS\_PGA — VCS Hardware Status Page Address Register

VCS	S_HWS_PGA - VCS Hardy	ware Status Page Address Regis	ter
Register Sp	pace:	MMIO: 0/2/0	
Source:		VideoCS	
Default Val	he:	0x0000000	
Access:		R/W	
Size (in bits	):	32	
Address:		04180h	
-	vare status into (typically cacheable) Syst	stem Memory address of the Hardware Status Page us tem Memory. ming Notes	ed to
		tly be dispatched to the video command streamer.	
DWord Bit		Description	
0 31:1	2 Address		
	Format: GraphicsAddr		
		31:12 of the 4 KB-aligned System Memory address of age. The Global GTT is used to map this page from the	
		Programming Notes	
	If the Per-Process Virtual Address Sp	bace bit is set, HW requires that the status page is prog	grammed
	to allow for the context switch status to	be reported.	
11:1	Reserved		
	Format:	MBZ	
0	Translation In Progress		
	Format:	U1	
	This field indicates that the translation for	or the hardware status page from the graphics virtual a	ddress to
	the physical address is pending. Softwa when there is a pending cycle for transl	are can use this indicator to prevent updating the status ation.	page



## 1.1.3 Mode and Misc Ctrl Registers

### 1.1.3.1 2<sup>nd</sup> Level Batch Buffer Address

2nd Level Batch Buffer Address					
Register Space:	Register Space: MMIO: 0/2/0				
Source:			VideoCS		
Default Value:			0x0000000		
Access:			R/W		
Size (in bits):			32		
Trusted Type:		1			
Address:		12144h			
			h buffer address. Since the 2nd level batch buffer logic ws the work-around address when it is active.		
DWord	Bit		Description		
0	31:2	WA Batch Buffer Address			
		Format:	U30		
		Pointer to the WA Batch Buffer Address.			
	1:0	Reserved			
		Format:	MBZ		



#### 1.1.3.2 VCS\_CXT\_SIZE - VCS Context Sizes

	VCS_	CXT_SIZE - VC	S Context Sizes	i	
Register Space:		MMIO: 0/2/	0		
Source:		VideoCS			
Default Value:		0x00040D0	00		
Access:		Read/32 bi	t Write Only		
Size (in bits):		32			
Address:			121A8h		
DWord	Bit		Description		
0	31:21	Reserved			
		Format: MBZ			
	20:16	VCS Context Size			
		Format:		U5	
		Value	Name	Project	
		4h	[Default]		
	15:13	Reserved			
		Format:		MBZ	
	12:8	VCR Context Size			
		Format:		U3	
		Value	Name	Project	
		Dh	[Default]		
	7:5	Reserved			
	Format: MBZ				



### 1.1.3.3 VCS\_MI\_MODE — VCS Mode Register for Software Interface

	V	CS_MI_MODE -	VCS Mode Register for Software Interface					
Regist	er Spa	ace:	MMIO: 0/2/0					
Source	e:		VideoCS					
Default Value: 0x0000000								
Access	s:		R/W					
Size (ii	n bits)	:	32					
Addres	ss:		1209Ch-1209Fh					
The MI		DE register contains infor	nation that controls software interface aspects of the command parser.					
DWord	Bit		Description					
0	31:16	Masks	ows the modification of the corresponding bit in Bits 15:0.					
r <mark>i</mark>	15	Suspend Flush						
	15	Mask:	MMIO(0x209c)#31					
		indon.						
		0h No Delay HW w 1h DelayFlush Susp	II not delay flush, this bit will get cleared by MI_SUSPEND_FLUSH as well nd flush is active					
1								
	14:12	Reserved Access:	R/W					
r <mark>i</mark>								
	11	Invalidate UHPTR enables	e alid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is					
		equal to UHPTR.						
	10	Reserved						
		Format:	MBZ					
1	9	Ring Idle (Read Only S						
		Access:	RO					
		Writes to this bit are not						
		Value	Name Parser not idle					
		0	Parser idle					
l.		Stop Ring						
	8	Stop King						
		Software must set this bit to force the Ring and Command Parser to Idle. Software must read a "1" in						
		Ring Idle bit after settin	this bit to ensure that the hardware is idle.					
		Software must clear thi	bit for Ring to resume normal operation.					
		Value	Name					
		0	Normal Operation					
		1	Parser is turned off					
	7:0	Reserved						
		Access:	R/W					



## 1.1.3.4 MFX\_MODE – Video Mode Register

				MFX	_MODE - Video Mode Re	gister
Register Space: MMIO: 0/2/0					2/0	
Source	:				VideoCS	
Default Value: 0x0000000					000	
Access	51				R/W	
Size (in	h bits):				32	
Trustec	d Type	e:			1	
Addres	s:				1229Ch	
This rec DWord		contair	ns a contro	ol bit fo	r the 2-level PPGTT functions. Description	
		Mask	Bits		Decemption	
		Forma			Mask[15:0]	
		Must b	be set to m	nodify c	corresponding bit in Bits 15:0. (All implement	ented bits)
	14	Reser	ved			
		Format:				MBZ
r <mark>i</mark> i		Reser				
		Projec				All
		Forma				MBZ
	9	Per-P	rocess G	TT Ena	ble	
		Forma	at:	Enable	e Per-Process GTT BS Mode Enable	
		<mark>Value</mark> 0h			<b>Descri</b> When clear, the Global GTT will be used	-
			[Default]		designated commands and for command translation space.	
1h PPGTT Enable When set, the PPGTT will be used to transla		nslate memory access from designated the PPGTT as their translation space.				
	7	Reserved				
Format: MBZ				MBZ		
6:5 Reserved						
		Project:				All
Format: MBZ			MBZ			
	4:0	Reser	ved			
	Fo		at:			MBZ



### 1.1.3.5 VCS\_INSTPM—VCS Instruction Parser Mode Register

		VCS_INSTPM ·	VCS Instruction Parser Mode Register		
Regist	er Spa	ace:	MMIO: 0/2/0		
Source			VideoCS		
Default Value: 0x0000000					
Access	5:		R/W		
Size (ii	n bits)	:	32		
Addres	SS:		120C0h-120C3h		
instruc Flush"	ctions ' opera	can be disabled (ignored	o control the operation of the VCS Instruction Parser. Certain classes of ) – often useful for detecting performance bottlenecks. Also, "Synchronizing seful for ensuring the completion (vs. only parsing) of rendering instructions.		
A 11 ma a a	a mura al l	hite and implemented	Programming Notes		
All rese		bits are implemented.	Description		
0		Masks	Description		
U U		Format:	Mask[15:0]		
		These bits serve as write enables for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.			
1	15:11	Reserved			
		Project:	All		
ļ		Format:	MBZ		
	10	Reserved			
			MD7		
ų.		Format:	MBZ		
	9	TLB Invalidate			
		Format:	U1		
		i offilat.			
		If set, this bit allows the the Sync flush enable.	command stream engine to invalidate the MFX TLBs. This bit is valid only with		
		Note: GFX soft resets do not invalidate TLBs, it is up to GFX driver to explicitly invalidate TLBs post reset./			
	8:7	Reserved			
		Format: MBZ			
'i	6 Memory Sync Enable				
		If set, this bit allows the v	video decode engine to write out the data from the local caches to memory.		
	5	Sync Flush Enable			
		<b>F</b> a mar a tr			
		Format:	Enable (Cleared by HW)		



VCS_INSTPM - VCS Instruction Parser Mode Register				
This field is used to request a Sync Flush operation. The device will automatically clear this bit before completing the operation. See Sync Flush ( <i>Programming Environment</i> ). Setting the Sync Flush Enable will cause a config write to MMIO register space with the address				
	0x4f100.  Programming Notes			
The command parser must be stopped prior to issuing this command by setting the <b>Stop Ri</b> register <b>BCS_MI_MODE</b> . Only after observing <b>Ring Idle</b> set in <b>BCS_MI_MODE</b> can a Sync issued by setting this bit. Once this bit becomes clear again, indicating flush complete, the c parser is re-enabled by clearing <b>Stop Ring</b> .				
4:0	Reserved			
	Access:	R/W		
	Format:	MBZ		

## 1.1.3.6 VCS\_NOPID — NOP Identification Register

	VCS_NOPID - VCS NOP	dentification Register	
Register Space:		MMIO: 0/2/0	
Source:		VideoCS	
Default Valu	ue:	0x0000000	
Access:		R/W	
Size (in bits	5):	32	
Address:	12094h-12097h		
	IOPID register contains the Noop Identification va s register to be updated.	lue specified by the last MI_NOOP instruction that	
DWord Bit		Description	
0 31:2	22 Reserved		
. –	Format:	MBZ	
21:0	) Identification Number		
	•	value specified by the last MI_NOOP instruction that	
	enabled this field to be updated.	amming Notes	
	riogia		
	•		
	<ul> <li>Although this is a R/W register, it should c access is needed for power management</li> </ul>	only be written to by the MI_NOOP command. Write support.	



### 1.1.3.7 VBSYNC – Video/Blitter Semaphore Sync Register

VBSYNC - Video/Blitter Semaphore Sync Register			
Register Space:	MMIO: 0/2/0		
Source:	VideoCS		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	12040h		
This register is written by BCS, read by VCS.			
DWord Bit	Description		
0 31:0 Semaphore Data			
Semaphore data for synchronization	between video codec engine and blitter engine.		

#### 1.1.3.8 VRSYNC – Video/Render Semaphore Sync Register

VRSYNC - Video/Render Semaphore Sync Register			
Register Space:	MMIO: 0/2/0		
Source:	VideoCS		
Default Value: 0x0000000			
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	12044h		
This register is written by CS, read by VCS.			
DWord Bit	Description		
	naphore Data naphore data for synchronization between video codec engine and render engine.		



### 1.1.3.9 GAC\_MODE — Mode Register for GAC

GAC_MODE - Mode Register for GAC						
Register Space	: MMIO: 0/2/0					
Source:	Source: VideoCS					
Default Value:	0x0000000					
Access:	R/W					
Size (in bits):	32					
Address:	120A0h-120A3h					
The GAC_MOD	E register contains information that controls configurations in the GAC.					
DWord Bit	Description					
0 31:16	Masks					
	Format: Mask[15:0]					
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.					
15:0	Reserved					
	Access: R/W					

#### 1.1.3.10 VCS\_PREEMPTION\_HINT\_UDW

VCS_	PREEMPTION_HINT_UDW - VCS_	PREEMPTION_HINT_UDW
Register Spa	ace: M	MIO: 0/2/0
Source:	Vi	ideoCS
Default Valu	ie: 0>	x0000000
Access:	R/	Ŵ
Size (in bits)	): 32	2
Address:	1240	C8h
•	contains the 4GB aligned base address of gfx 4GB virtua ce of the Batch Buffer corresponding to MI_ARB_CHECK	•
•	Programming Notes	
This registe	ng Restriction: er should NEVER be programmed in functional mode, deterministic behavior of UHPTR being sampled by a g	
DWord Bit	Descriptio	on
0 31:16	S <mark>Reserved</mark> Format:	MBZ
15:0	Preempted Hint Address	
	Format: GraphicsAddress[47:32]	
	This field contains the 4GB aligned base address of gfx 4	
	bit virtual address space of the batch buffer when Preem	nption Hint is set to Batch Buffer. This field is
	not valid when Preemption Hint is set to Ring Buffer.	



# 1.1.4 VCS\_RINGBUF—Ring Buffer Registers

RI	NG_BUFFER_TAIL - Ring Buffer Tail	
Register Space:	MMIO: 0/2/0	
Default Value:	0×0000000	
Access:	R/W	
Address:	02030h	
Name:	RCS Ring Buffer Tail	
ShortName:	RCS_RING_BUFFER_TAIL	
Address:	12030h	
Name:	VCS Ring Buffer Tail	
ShortName:	VCS_RING_BUFFER_TAIL	
Address:	22030h	
Name:	BCS Ring Buffer Tail	
ShortName:	BCS_RING_BUFFER_TAIL	
Refer to the Programming Interesting register set, restrictions on the used to pass instructions. Ring Buffer Tail Offsets must empty.	es starting address, length, head offset, tail offset, and control information. erface chapter for a detailed description of the parameters specified in this ring buffer e placement of ring buffer memory, arbitration rules, and in how the ring buffer can be be properly programmed before ring is enabled. A Ring Buffer can be enabled when	
DWord Bit	Description	
0 31:21 Reserved Format:	MBZ	
20:3 Tail Offset		
Format:	GraphicsAddress[20:3]	
This field is written by software to specify where the valid instructions placed in the ring buffer e value written points to the QWord past the last valid QWord of instructions. In other words, it can defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrap around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction data – which may require instruction padding by software. See <b>Head Offset</b> for more information		
2:0 Reserved		
Format:	MBZ	



RING_	BUFFER_HEAD - R	ing Buffer Head
Register Space:		MMIO: 0/2/0
Default Value:		0x0000000
Access:		R/W
Address:	02034h	
Name:	RCS Ring Buffer Head	
ShortName:	RCS_RING_BUFFER_HEAD	
Address:	12034h	
Name:	VCS Ring Buffer Head	
ShortName:	VCS_RING_BUFFER_HEAD	
Address:	22034h	
Name:	BCS Ring Buffer Head	
ShortName:	BCS_RING_BUFFER_HEAD	

This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

# Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

DWord	Bit		Description
0	31:21	Wrap Count	
		Format:	U11 count of ring buffer wraps
		start (i.e., whenev a virtual 4GB Hea	nented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffer back to the ver it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively creates ad "Pointer" which can be used as a tag associated with instructions placed in a ring Count itself will wrap to 0 upon overflow.
ή l	20:2	Head Offset	,
		Format:	GraphicsAddress[20:2] DWord Offset
		to select the first l enabled is UNDE	s the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is FINED). Subsequently, the device will increment this offset as it executes instructions the QWord specified by the <b>Tail Offset</b> . At this point the ring buffer is considered
	Programming Notes		Programming Notes
	A RB can be enabled empty or containing some number of valid instructions.		
	1	Reserved	
		Format:	MBZ
'İ	0	Wait for Condition	on Indicator
		Source:	RenderCS



			RING_BUFFER_HEAD - Ring Buffer Head	
			ead only value used to indicate whether or not the command streamer is currently waiting for al code to be cleared from 0x2028	
Î	0	Reserved		
		Source:	Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	
		Format:	MBZ	

		RING_BUFFER_START - Ring Buffer Start	
Register S	Space:	MMIO: 0/2/0	
Default Va	alue:	0x0000000	
Access:		R/W	
Address:		02038h	
Name:		RCS Ring Buffer Start	
ShortNam	ne:	RCS_RING_BUFFER_START	
Address:		12038h	
Name:		VCS Ring Buffer Start	
ShortNam	ne:	VCS_RING_BUFFER_START	
Address:		22038h	
Name:		BCS Ring Buffer Start	
ShortNam	ne:	BCS_RING_BUFFER_START	
to the com Dword reg Programm	imand ister se ing Inte s on the	are used to define and operate the "ring buffer" mechanism which can be used to pass instructions interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 et that includes starting address, length, head offset, tail offset, and control information. Refer to the erface chapter for a detailed description of the parameters specified in this ring buffer register set, e placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass	
DWord	Bit	Description	
0 3		2       Starting Address         Format:       GraphicsAddress[31:12]RingBuffer         This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer.         Address bits 31 down to 29 must be zero.         All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.	
	11:0	Reserved	
		Format: MBZ	



	RING_E	BUFFER_CT	L - Ring Buffer Control	
Register Space	e:		MMIO: 0/2/0	
Default Value:			0x0000000	
Access:			R/W	
Address:		0203Ch		
Name:		RCS Ring Buffer	Control	
ShortName:		RCS_RING_BUFFER_CTL		
Address:		 1203Ch		
Name:		VCS Ring Buffer	Control	
ShortName:		VCS_RING_BUF		
Address:		2203Ch		
Name:		BCS Ring Buffer	Control	
ShortName:		BCS_RING_BUF		
the command in Dword register Programming In restrictions on t instructions. <b>Ring Buffer He</b> enabled when	nterface. The buffer set that includes sta nterface chapter for the placement of ring ead and Tail Offsets	itself is located in a j rting address, length a detailed descriptio g buffer memory, arb	buffer mechanism which can be used to pass instruction obysical memory region. The ring buffer is defined by a shead offset, tail offset, and control information. Refer n of the parameters specified in this ring buffer register itration rules, and in how the ring buffer can be used to programmed before it is enabled. A Ring Buffer can	a 4 to the set, pass
DWord Bit	Description			
	eserved		Description	
0 31:21 <b>R</b> e	eserved ormat:		MBZ	
0 31:21 <b>R</b> Fo			·	
0 31:21 <b>R</b> ( Fc 20:12 <b>B</b> (	ormat:	U9-1 in 4 KB pa	MBZ	
0 31:21 <b>R</b> Fo 20:12 <b>B</b> Fo	ormat: <b>uffer Length</b> ormat:	SW to specify the le	MBZ	age =
0 31:21 Re Fc 20:12 Bi Fc Th 4	ormat: uffer Length ormat: his field is written by	SW to specify the le les = 2 MB] Name	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description	age =
0 31:21 <b>R</b> Fc 20:12 <b>B</b> Fc Tr 4	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value	SW to specify the le les = 2 MB] Name	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB	age =
0 31:21 Re FC 20:12 Bu FC Th 4 0 11	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value	SW to specify the le les = 2 MB] Name	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description	age =
0 31:21 Re 20:12 Bi Fo 20:12 Bi Fo 11 Ri In So	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a "	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB	
0 31:21 <b>R</b> FC 20:12 <b>B</b> FC Th 4 11 11 <b>R</b> In SC ar	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a "	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w the wait will be term	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB 512 pages = 2 MB IT_FOR_EVENT instruction and is currently waiting. rite of "0" has no effect. When the RB is waiting for an inated and the RB will be returned to arbitration.	event
0 31:21 Re Fo 20:12 Bu Fo 11 Th 4 11 Ri 50 ar 10 Se 10 Se 10 Se	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a " hd this bit is cleared, emaphore Wait	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w the wait will be term	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB 512 pages = 2 MB IT_FOR_EVENT instruction and is currently waiting. rite of "0" has no effect. When the RB is waiting for an inated and the RB will be returned to arbitration.	
0 31:21 R FC 20:12 B FC 11 Tr 4 11 RI In SC ar 10 Se In CC	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a " hd this bit is cleared, emaphore Wait dicates that this ring	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w the wait will be term	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB 512 pages = 2 MB IT_FOR_EVENT instruction and is currently waiting. rite of "0" has no effect. When the RB is waiting for an inated and the RB will be returned to arbitration. Description	event
0 31:21 Re 20:12 Bi 20:12 Bi 10 Fr 11 Ri 11 Ri 10 Se 10 Se 9 Re	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a " nd this bit is cleared, emaphore Wait dicates that this ring ompare and is currer	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w the wait will be term	MBZ ges – 1 ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p Description 1 page = 4 KB 512 pages = 2 MB IT_FOR_EVENT instruction and is currently waiting. rite of "0" has no effect. When the RB is waiting for an inated and the RB will be returned to arbitration. Description	event
0 31:21 Re 20:12 Bu 20:12 Bu Fo 11 Tr 4 0 11 11 Ri So ar 10 Se 10 Se Fo 9 Re	ormat: uffer Length ormat: his field is written by KB, 1FFh = 512 pag Value FFh BWait dicates that this ring oftware can write a " hd this bit is cleared, emaphore Wait dicates that this ring ompare and is currer eserved	SW to specify the le les = 2 MB] Name has executed a WA 1" to clear this bit, w the wait will be term	MBZ  ges – 1  ngth of the ring buffer in 4 KB Pages.Range = [0 = 1 p  Description  1 page = 4 KB 512 pages = 2 MB  IT_FOR_EVENT instruction and is currently waiting. rite of "0" has no effect. When the RB is waiting for an inated and the RB will be returned to arbitration.  Description SEMAPHORE_MBOX instruction with register  MBZ	event



	RING_BUFFER_CTL - Ring Buffer Control		
	Format: MBZ		
8	Disable Register Accesses		
Ĩ	Source: VideoCS, VideoCS2, VideoEnhancementCS		
	Value Name Description		
	0 R/W Ring is allowed to access (read or write) MMIO space.		
	1 Read Only Ring is not allowed to <u>write</u> MMIO space. Ring <b>is</b> allowed to read registers.		
7:3	Reserved		
	Format: MBZ		
2:1	Automatic Report Head Pointer		
2.1	Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS		
	Description Proje		
	This field is written by software to control the automatic "reporting" (write) of this ring buffer's "Head Pointer" register (register DWord 1) to the corresponding location within the Hardware		
	Status Page. Automatic reporting can either be disabled or enabled at 4KB, 64KB or 128KB		
	boundaries within the ring buffer.		
	The head pointer will be reported to the head pointer location in the Per-Process Hardware		
	Status Page when it passes each 4KB page boundary. When the above-mentioned bit is set,		
	reporting will behave just as on the prior devices (as documented above), and option 2 is not		
	legal.		
	Value Name Description		
	0 MI_AUTOREPORT_OFF Automatic reporting disabled		
	1 MI_AUTOREPORT_64KB Report every 16 pages (64KB)		
	2 MI_AUTOREPORT_4KB Report every page (4KB)This mode must not be enabled in Ring		
	Buffer mode of scheduling to minimize the auto reports.		
	3 MI_AUTOREPORT_128KB Report every 32 pages (128KB)		
2:1	Reserved		
	Source: RenderCS		
	Format: MBZ		
0	Ring Buffer Enable		
	Format: Enable		
	This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of		
	whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state		
	currently loaded in hardware is considered invalid.		
	Programming Notes Projec		
	SW should follow the below programming notes while enabling render engine's ring buffer for		
	the first time, this would be coming out of boot, standby, hibernate or reset.		
	SW should set the Force Wakeup bit to prevent GT from entering C6.		
	SW should dispatch workload (dummy) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent		



## **RING\_BUFFER\_CTL - Ring Buffer Control**

device state. Indirect pointers used in 3D states should point to valid graphics surface existing in memory. PP\_DCLV followed by PP\_DIR\_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX\_MODE register.

Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.

#### 1.1.4.1 VCS\_UHPTR — Pending Head Pointer Register

e: MMIO: 0/2/0 0x00000000 R/W 02134h RCS Pending Head Pointer Register RCS_UHPTR 12134h VCS Pending Head Pointer Register VCS_UHPTR 22134h					
R/W 02134h RCS Pending Head Pointer Register RCS_UHPTR 12134h VCS Pending Head Pointer Register VCS_UHPTR					
02134h RCS Pending Head Pointer Register RCS_UHPTR 12134h VCS Pending Head Pointer Register VCS_UHPTR					
RCS Pending Head Pointer Register RCS_UHPTR 12134h VCS Pending Head Pointer Register VCS_UHPTR					
RCS_UHPTR 12134h VCS Pending Head Pointer Register VCS_UHPTR					
12134h VCS Pending Head Pointer Register VCS_UHPTR					
VCS Pending Head Pointer Register VCS_UHPTR					
VCS_UHPTR					
22134h					
ress: 22134h					
Name: BCS Pending Head Pointer Register					
ShortName: BCS_UHPTR					
Programming Notes					
UHPTR to preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the text status before submitting the new workload. In case SW doesn't want to save the state of the text, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status e with the new workloads.					
Description					
lead Pointer Address					
Format: GraphicsAddress[31:3]					
This register represents the GFX address offset where execution should continue in the ring buffer ollowing execution of an MI_ARB_CHECK command.					
Reserved					
Format: MBZ					
0       Head Pointer Valid         This bit is set by the software to request a pre-emption.         It is reset by hardware when an MI_ARB_CHECK command is parsed by the command streame         The hardware uses the head pointer programmed in this register at the time the reset is generate         Value       Name         0       InValid No valid updated head pointer register, resume execution at the current location in					



## UHPTR - Pending Head Pointer Register

ring buffer Valid Indicates that there is an updated head pointer programmed in this register

### 1.1.5 Watchdog Timer Registers

#### 1.1.5.1 VCS\_CNTR—Counter for the bit stream decode engine

<b>v</b>	CS_	_CNTR - VCS Counter for the bit stream dec	ode engine			
Register S	pace:	MMIO: 0/2/0				
Source: VideoCS Default Value: 0xFFFFFF						
Access: R/W						
Size (in bits): 32						
Address:	Address: 12178h-1217Bh					
DWord	Bit	Description				
0	31:0					
		Default Value: ffff	ffffh			
		Writing a Zero value to this register starts the counting. Writing a Value of FFFF FFFF to this counter stops the counter.				



# 1.1.5.2 VCS\_THRSH—VCS Threshold for the counter of bit stream decode engine

#### VCS\_THRSH - VCS Threshold for the counter of bit stream decode engine **Register Space:** MMIO: 0/2/0 Source: VideoCS Default Value: 0x00150000 Access: R/W Size (in bits): 32 Address: 1217Ch-1217Fh **DWord Bit Description** 31:0 Threshold Value 0 Default Value: 00150000h The value in this register reflects the number of clocks the bit stream decode engine is expected to run. If the value is exceeded the counter is reset and an interrupt may be enabled in the device.

## 1.1.6 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

#### **Bit Definition for Interrupt Control Registers**

Bit	Description			
31:21	Reserved. MBZ: These bits may be assigned to interrupts on future products/steppings.			
20	Context Switch Interrupt: Set when a context switch has just occurred.			
19	Page Fault: This bit is set whenever there is a pending page or directory fault.         This bit is set whenever there is a pending page or directory fault in Video command streamer.			
18	<b>Timeout Counter Expired:</b> Set when the VCS timeout counter has reached the timeout thresh-hold value.			
17	Reserved			
16	<b>MI_FLUSH_DW Notify Interrupt:</b> The Pipe Control packet (Fences) specified in <i>3D pipeline</i> document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.			
15	Video Command Parser Master Error: When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and			



Bit	Description					
	the interrupt to occur.					
	Page Table Error: Indicates a page table error.					
	<b>Instruction Parser Error</b> : The Video Instruction Parser encounters an error while parsing an instruction.					
14	<b>Sync Status:</b> This bit is set when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The event will happen after all the MFX engines are flushed. The HW Status DWord write resulting from this event will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the MFX cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled					
13	Reserved: MBZ					
12	Video Command Parser User Interrupt: This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.					
11:0	Reserved: MBZ					

The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
8	Context Switch Interrupt: Set when a context switch has just occurred.	Not supported to be unmasked
7	<b>Pade Fault:</b> This bit is set whenever there is a pending PP(-1) (pade or	Set when event occurs, cleared when event cleared
6	<b>Media Decode Pipeline Counter Exceeded Notify Interrupt:</b> The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	Reserved	
4	MI_FLUSH_DW packet - Notify Enable	0
3		Set when error occurs, cleared when error cleared
2	Sync Status	Set every SyncFlush Event
0	User Interrupt	0



VCS_HWSTAM - VCS Hardware Status Mask Register						
Register Spa	ce:	MMIO: 0/2/0				
Project: All						
Source:		VideoCS				
Default Value: 0xFFFFFFF						
Access:		R/W				
Size (in bits):	Size (in bits): 32					
Trusted Type	Trusted Type: 1					
Address:		12098h				
Access: RO f	Access: RO for Reserved Control bits					
The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are "mask"						
	bits that prevent the corresponding bits in the Interrupt Status Register from generating a "Hardware Status Write"					
(PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when						
		egister bit changes state.				
Programming Notes						
To write	the inte	rrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).				
At most	1 bit car	n be unmasked at any given time.				
DWord	Bit	Description				
0	31:0	Hardware Status Mask Register				
		Default Value: FFFFFFFh				

Refer to the table in the Interrupt Control Register section for bit definitions.

Array of Masks

#### 1.1.6.1 VCS\_HWSTAM - VCS Hardware Status Mask Register

Format:



	······································							
	VCS_IMR - VCS Interrupt Mask Register							
	Register Spa	ace:	MMIO: 0/2/0					
	Project:		All					
	Source:		VideoCS					
	Default Value	e:	0xFFFFFF					
	Access:		R/W					
	Size (in bits):	:	32					
	Address:		120A8h					
	The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked.							
	Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until clear							
by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts.								
	DWord	Bit	Description					
	0 3 <sup>-</sup>	1:0	Interrupt Mask Bits					
			Format: Array of interrupt mask bits Refer to the Interrupt Control Register section for bit					

#### 1.1.6.2 VCS\_IMR - VCS Interrupt Mask Register

#### 1.1.6.3 VCS Hardware - Detected Error Bit Definitions (for EIR, EMR, ESR)

Name

[Default]

Masked

Not Masked

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1'(except for the unrecoverable bits described below).

This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the

Will be reported in the IIR Will not be reported in the IIR

Description

The following table describes the Hardware-Detected Error bits:

definitions.

Value

FFFF FFFFh

IIR.

0h

1h

	VCS Hardware-Detected Error Bit Definitions						
Source:		VideoCS					
Default Value:		e: 0x0000000					
<b>DWord</b>	Bit	Description					
0	15:3	Reserved					
		Format: MBZ					
1	2	Reserved					
		Format: MBZ					



0	Format: Instruction Error This bit is set whe Instruction errors	n the Renderer I	MBZ	
	This bit is set whe	n the Renderer I	Instruction Parser detects an error while parsing an instruction	
			Instruction Parser detects an error while parsing an instruction	
	Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).			
	Deleatured wir i	nstruction Opcod		
	Value	Name	Description	
	1		Instruction Error detected	

#### 1.1.6.3.1 VCS\_EIR — Error Identity Register

	VCS_EIR - VCS Error Identity Register						
Register Space: MMIO: 0/2/0					: 0/2/0		
Project: All							
Source:				Video	CS		
Default	Value	e:		0x000	00000		
Access:	:			R/WC			
Size (in	bits):			32			
Address	s:			120B0h			
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this regi will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected er (by writing a 1 to the appropriate bit(s) except for the unrecoverable bits described).					used by software to clear detected errors		
DWord		Description					
0 3		Reserved					
.  _	Format: MBZ				MBZ		
1		Error Ide					
Format: Array of Error condition bits ee the table titled Hardware-Detected Error Bits					ware-Detected Error Bits		
		This register contains the persistent values of ESR error status bits that are unmasked via the EMR					
		register. The logical OR of all (defined) bits in this register is reported in the Master Error bit of the					
				egister. In order to clear an error condition,	-		
		writing a ? Master Er		ppropriate bit(s) in this field. If required, so	ftware should then proceed to clear the		
		Val		Name	Description		



VCS_EIR - VCS Error Identity Register				
1	0h	[Default]		
	1h	Error occurred	Error occurred	
		Prog	ramming Notes	
	ndition to be cleared. However, the Page Table Error bit			
	(Bit 4) can	not be cleared except by reset (i.e.,	it is a fatal error).	

#### 1.1.6.3.2 VCS\_EMR - VCS Error Mask Register

	VCS_EMR - VCS Error Mask Register					
Register S	Space:			MMIO: 0/2/0		
Source:	Source: VideoCS					
Default Va	alue:		0x0000FFFF			
Access:				R/W		
Size (in bi	ts):			32		
Address:				120B4h		
The EMR register is used by software to control which Error Status Register bits are "masked" or "unmaske "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a C interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.			ster Error ISR bit and possibly triggering a CPU asked" bits will not be reported in the EIR and			
DWord	Bit		escription			
0 31:16 Reserved						
		Format:		MBZ		
	15:0	Error Mask Bits				
		Format: Array of error	condition mask bits S	ee the table titled Hardware-Detected Error Bits.		
			a bit mask that selects	which error condition bits (from the ESR) are		
		reported in the EIR.				
		Value	Name	Description		
		FFFF FFFFh	[Default]			
		0h	Not Masked	Will be reported in the EIR		
1h Masked Will not be reported in the EIR				Will not be reported in the EIR		



#### 1.1.6.3.3 VCS\_ESR - VCS Error Status Register

VCS_ESR - VCS Error Status Register					
Register Space: MMIO: 0/2/0					
Source: VideoCS					
Default Val	ue:		0x000	00000	
Access:			RO		
Size (in bits	s):		32		
Address:			120B8h		
The ESP re	aistor og	ntains the out	reant values of all Hardware Detected Er	ror condition bits (these are all by definition	
persistent).	The EM	R register sele	ects which of these error conditions are r	eported in the persistent EIR (i.e., set bits	
DWord	Bit	software) and thereby causing a Master Error interrupt condition to be reported in the ISR.			
0	31:16	Reserved			
		Format:		MBZ	
	15:0	Error Status Format: Arra	s Bits ay of error condition bits See the table titl	ed Hardware-Detected Error Bits.	
This register contains the non-persistent values of all hardware-detected			hardware-detected error condition bits.		
		Value	Name	Description	
		-	Default]		
	L	1h E	rror Condition Detected	Error Condition detected	



Г

## 1.1.7 Logical Context Support

#### 1.1.7.1 BB\_ADDR—Batch Buffer Head Pointer Register

BB_	ADDR - Batch Buffer Head Pointer Register			
Register Space:	MMIO: 0/2/0			
Default Value:	0x0000000			
Access:	RO			
Size (in bits):	32			
Address:	02140h			
Name:	RCS Batch Buffer Head Pointer Register			
ShortName:	RCS_BB_ADDR			
Address:	12140h			
Name:	VCS Batch Buffer Head Pointer Register			
ShortName:	VCS_BB_ADDR			
Address:	1A140h			
Name:	VECS Batch Buffer Head Pointer Register			
ShortName:	VECS_BB_ADDR			
Address:	22140h			
Name:	BCS Batch Buffer Head Pointer Register			
ShortName:	BCS_BB_ADDR			
This register contains the	current DWord Graphics Memory Address of the last-initiated batch buffer.			
	Programming Notes			
Programming Restrictio	n: This register should NEVER be programmed by driver. This is for HW internal use only. Description			
) 31:3 Batch Buffer				
	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS			
	GraphicsAddress[31:3] cifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is			
	ning commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will			
be meaningle				
31:2 Batch Buffer	Head Pointer			
Source:	RenderCS			
Format:	GraphicsAddress[31:2]			
	cifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is ning commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will ss.			
2 Reserved				



BB_ADDR - Batch Buffer Head Pointer Register						
	Source: BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS					
	Format: MBZ					
1	Reserved					
	Format: MBZ					
0	Valid					
	Format:		U1			
	Value	News	Description			
	Value	Name	Description			
	0h	Invalid [Default]	Batch buffer Invalid			
	1h	Valid	Batch buffer Valid			

#### 1.1.7.2 BB\_STATE - Batch Buffer State Register

tterCS, VideoCS, VideoCS2, VideoEnhancementCS 00000000 [IVB:GT1]
0000000 [IVB:GT1]
· · · · · · · · · · · · · · · · · · ·
)
12110h
VCS Batch Buffer State Register
VCS_BB_STATE
1A110h
VECS Batch Buffer State Register
VECS_BB_STATE
22110h
BCS Batch Buffer State Register
BCS_BB_STATE

should always set these fields via the MI\_BATCH\_BUFFER\_START command when initiating a batch buffer.

This register is saved and restored with context. DW

DWord	Bit	Description			
0	31:7	eserved			
		Project:	All		
		Format:	MBZ		
	6	nd Level Buffer Security Indicator			



		BB_	STATI	E - Batch B	uffer Sta	ate Register
	Source:			VideoCS, VideoC	S2	
	If set, VC	S is fetchin	g 2nd lev	el batch command	ds from a PPO	GTT address space. If clear, GGTT. If clear,
	-	buffer is s	ecure and	d will be accessed via the GGTT.		
	Value			Name		Description
	0h	[Default]				
	0h					Located in GGTT memory
	1h	MIBUFFE	R_NONS	ECURE		Located in PPGTT memory
6	Reserved	<u> </u>				
	-					
	Source:			VideoCS, VideoC	S2	
	Format:			MBZ		
6	Reserved	t l				
	Source:			, VideoEnhancem	entCS	
	Format: MBZ					
5	1st Level Buffer Security Indicator					
	Format:		MI_1	stBufferSecurityT	уре	
It will be ac			via the P	vel batch comman PGTT. If clear, nd will be accesse		GTT address space. If clear, GGTT.
	Value			Name		Description
	0h	MIBUFFE	R_SECU	RE [Default]		Located in GGTT memory
	1h	MIBUFFE	R_NONS	ECURE		Located in PPGTT memory
4	Reserved	3				
	Project:	: All				
	Source:				BlitterCS	
	Format:				MBZ	
3:0	Reserved	t				
	Project:					All
	Format:					MBZ

## 1.1.8 Image Enhancement Registers

These registers contain the statistical data collected by Image Enhancement filters in Sampler (The denoise, deinterlace and film mode detection filter block) and Render Cache (The color enhancement filter block).



## 1.1.8.1 Denoise, Deinterlace and FMD Registers

		Image Enhancement MMIO Registers					
Register	MMIO: 0	/2/0					
Space:							
Source:	VideoCS	CS					
Default	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000					
		x00000000, 0x00000000, 0x00000000, 0x00000000					
		000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,					
	0x00000	000, 0x0000000, 0x0000000, 0x0000000, 0x0000000					
Access:	RO						
Size (in	26x32						
bits):							
	1						
Type:							
Address:		05000h					
Address C	Offset:						
05000h –	05028h:	FMD Variances for Video Stream 0					
0502Ch: 0	GNE for V	/ideo Stream 0					
05030h: N	lumber of	f Valid GNE Blocks for Stream 0					
05034h –	0505Ch:	FMD Variances for Video Stream 1					
05060h: G	GNE for V	ideo Stream 1					
05064h: N	lumber of	f Valid GNE Blocks for Stream 1					
The Deno	ise and D	Deinterlace features of Image Enhancement produce statistics across entire video frames for					
		ese features. Each of the supported video streams has a separate set of registers. The registers'					
contents a	are descri	bed in detail in Volume 5c Shared Functions, in the Deinterlacer and Denoise Filter section.					
Those rea	listore arc	e reset to zero when the read completes.					
DWord	Bit	Description					
0	31:0	FMD Variance[0] for Video Stream 0					
		(For details, refer to the Simple Differences section in Volume 5c Shared Functions.)					
	- · -	END Verience[4] for Video Chroom O					
1	31:0	FMD Variance[1] for Video Stream 0					
1 2	31:0	FMD Variance[2] for Video Stream 0					
1 2 3	31:0 31:0	FMD Variance[2] for Video Stream 0         FMD Variance[3] for Video Stream 0					
1 2 3 4	31:0 31:0 31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0					
4 5	31:0 31:0 31:0 31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0					
4 5 6	31:0 31:0 31:0 31:0 31:0 31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0FMD Variance[6] for Video Stream 0					
4 5 6 7	31:0 31:0 31:0 31:0 31:0 31:0 31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0FMD Variance[6] for Video Stream 0FMD Variance[7] for Video Stream 0					
4 5 6 7 8	31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0FMD Variance[6] for Video Stream 0FMD Variance[7] for Video Stream 0FMD Variance[8] for Video Stream 0FMD Variance[8] for Video Stream 0					
4 5 6 7 8 9	31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0FMD Variance[6] for Video Stream 0FMD Variance[7] for Video Stream 0FMD Variance[8] for Video Stream 0FMD Variance[8] for Video Stream 0FMD Variance[9] for Video Stream 0					
4 5 6	31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0         31:0	FMD Variance[2] for Video Stream 0FMD Variance[3] for Video Stream 0FMD Variance[4] for Video Stream 0FMD Variance[5] for Video Stream 0FMD Variance[6] for Video Stream 0FMD Variance[7] for Video Stream 0FMD Variance[8] for Video Stream 0FMD Variance[8] for Video Stream 0					



	Image Enhancement MMIO Registers				
		(For details, refer to the Block Noise Estimate section in Volume 5c Shared Functions.)			
12	31:0	GNE Count for Video Stream 0			
13	31:0	FMD Variance[0] for Video Stream 1			
		(For details, refer to the Simple Differences section in Volume 5c Shared Functions.)			
14	31:0	FMD Variance[1] for Video Stream 1			
15	31:0	FMD Variance[2] for Video Stream 1			
16	31:0	FMD Variance[3] for Video Stream 1			
17	31:0	FMD Variance[4] for Video Stream 1			
18	31:0	FMD Variance[5] for Video Stream 1			
19	31:0	FMD Variance[6] for Video Stream 1			
20	31:0	FMD Variance[7] for Video Stream 1			
21	31:0	FMD Variance[8] for Video Stream 1			
22	31:0	FMD Variance[9] for Video Stream 1			
21 22 23	31:0	FMD Variance[10] for Video Stream 1			
24	31:0	GNE Sum for Video Stream 1			
		(For details, refer to the Block Noise Estimate section in Volume 5c Shared Functions.)			
25	31:0	GNE Count for Video Stream 1			

### 1.1.8.2 Color Enhancement Registers

Color Enhancement Registers					
Register Space:	MMIO: 0/2/0				
Source:	VideoCS				
Default Value:	0x0000000, 0x00000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000				
Access:	RO				
Size (in bits):	48x32				
Trusted Type:	1				
Address:	05000h				
05080h: /	Address Offset: 05080h: ACE Histogram Bin 0 (bits 15:0), Bin 1 (bits 31:16) 05084h to 517c: ACE Histogram Bins 2 through 127 (even bins in bits 15:0, odd bins in bits 31:16)				



	Color Enhancement Registers				
05070h: Skin Data Ymax (bits 25:16), Ymin (bits 9:0), other bits zero 05074h: Number of skin pixels (bits 20:0, other bits zero) These registers are reset to zero when the read completes.					
DWord	Bit	Description			
0	31:16	ACE Histogram Bin 1			
ľ	15:0	ACE Histogram Bin 0			
163	31:0	ACE Histogram Bins 2 through 127 (even bins in bits 15:0, odd in 31:16)			
64	31:26	Reserved			
		Format: MBZ			
	25:16	Skin Data Ymax	1		
1	15:10	Reserved	1		
		Format: MBZ			
	9:0	Skin Data Ymin			

## 1.1.9 Registers in Media Engine

#### 1.1.9.1 Introduction

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the Memory Interface Functions, Memory Interface Instructions, and Programming Environment chapters.



#### 1.1.9.2 **GAC PWR CTX STORAGE REGISTERS**

#### GFX\_PEND\_TLB – Max Outstanding Media pending TLB requests 1.1.9.2.1

	GFX_PEND_	TLB - TLBPEND Control Register			
Register S	pace:	MMIO: 0/2/0			
Source:		VideoCS			
Default Va	lue:	0x0000000			
Access:		R/W			
Size (in bit	s):	32			
Trusted Ty	pe:	1			
Address:		14040h			
	nding Media pending TLB rec				
DWord Bi		Description			
0 30	Reserved Format:	MBZ			
	24 VMX BS Limit Count				
29.2	Format:	U6			
		Allowed internal pending read requests which require a TLB read.			
23	VMC Limit Enable bit				
	Format:	U1			
	This bit is used to enable the pending TLB requests limitation function for the VMC.				
		ternal pending read requests which require a TLB read will not exceed the			
	programmed counter value	2.			
22	Reserved				
	Format:	MBZ			
21:	16 VMC TLB Limit Count				
	Format:	U6			
	This is the MAX number of	Allowed internal pending read requests which require a TLB read.			
15	VMXRS Limit Enable bit Format:	U1			
	Format.	01			
	This bit is used to enable t	he pending TLB requests limitation function for the VMX Row store.			
	When not the number of it	nternal panding road requests which require a TLP road will not even at the			
	programmed counter value	nternal pending read requests which require a TLB read will not exceed the e.			
14	Reserved				
	Format:	MBZ			
13:8					
	Format:	U6			



	GFX_PEND_TLB - TLBPEND Control Register				
	This is the MAX number of Allowed internal pending read requests which require a TLB read.				
7	VCS Limit Enable bit				
	Format: U1				
	When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.				
	Reserved				
6					
6	Format: MBZ				
6 5:0					
6 5:0	Format: MBZ				

### 1.1.9.2.2 GAC\_ARB\_CTL\_REG - GAC\_GAB Arbitration Counters Register 1

G	AC_	ARB_CTL_REG - GAC_GAB Arbitration Counters Register 1	
Register Space: MMIO: 0/2/0			
Source	e:	VideoCS	
Defaul	lt Valu	ue: 0x00400002	
Acces	s:	R/W	
Size (i	in bits	): 32	
Truste	ed Typ	e: 1	
Addres	ss:	14050h	
GAC_C	GAB F	R/RO/W Arbitration Control Register	
DWord	d Bit		
0	31	GAC write request Limit Enable	
		Format: U1	
		As long As there is no conflict between GAC and GAB ,GAC will alow whoever shows up (if media present and no GAB, let meda and vice versa). If both are present, start counting and switch when programmable no of request is expired. Allow only One GAB request and reset the counter. Counter only counts while we service a particular client and another client is present, else counter will reset.	
	30	VLF Final write Limit Enable	
		Format: MBZ	
As long as there is no conflict Between VCS MFD and VLF Final Write, GAC will allow whom up (if VLF present and no VCSMFD, Let VLF and vice versa). If both are present, Start cour when programmable no of request is expired. Allow only One VCSMFD request And counte Counter only counts while we service a particular client and another client is present, else c reset.			



-	_ARB_CTL_REG -	GAC_GAB Arbitration Counters Register				
29:24	Write Req Limit Count					
	Format:	U6				
	The value programmed dete	ermines the number of GAC/VLF Writes will allow for Each time.				
23	GAC/GAB Cascaded Read Only Limit Enable					
	Format:	U1				
	up (if GAC present and no G switch when programmable	ct between GAC and GAB Read Requests, GAC will allow whoever s GAB, Let GAC and vice versa). If both are present, Start counting and no of request from either side is expired (reset the counter when swi ve service a particular client and other client is present, else counter w				
22	Fixed Priority Setting					
	Format:	MBZ				
		er is disabled, GAC uses the fixed arbitration setting given in this regis				
	Value	Name				
	0	GAC				
	1	GAB [Default]				
21	Reserved					
Γ.	Format:	MBZ				
20.4	GAC/GAB Read Only Limi					
20.10	Format:	U6				
		er of Read requests Allowed from Each Cascaded Agent. Default 0				
		ei of Nead Tequests Allowed from Each Cascaded Agent. Deladit o				
15	GAC/GAB Cascaded Read					
15						
15	GAC/GAB Cascaded Read	I Limit Enable				
15	GAC/GAB Cascaded Read	I Limit Enable				
15	GAC/GAB Cascaded Read Format: As long as there is no confli	Limit Enable				
15	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a	Limit Enable U1 In the setween GAC and GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count				
15	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm	Limit Enable U1 In the set ween GAC and GAB Read Only Requests, GAC will allow who ind no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher				
15	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts	Limit Enable U1 In the setween GAC and GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count				
15	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset.	Limit Enable U1 In the set ween GAC and GAB Read Only Requests, GAC will allow who ind no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher				
	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start coun able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else				
15	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else GAB				
	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format:	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start coun able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else				
	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else GAB				
	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format:	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else GAB				
14	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0	Limit Enable U1 In the second GAB Read Only Requests, GAC will allow who and no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter wher s while we service a particular client and other client is present, else GAB				
14	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0 Reserved Format:	I Limit Enable       U1         Ict Between GAC and GAB Read Only Requests, GAC will allow who nd no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter where s while we service a particular client and other client is present, else         GAB       MBZ				
14	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0 Reserved Format:	I Limit Enable       U1         Ict Between GAC and GAB Read Only Requests, GAC will allow who nd no GAB, Let GAC and vice versa). If both are present, Start count able no of request from either side is expired (reset the counter where s while we service a particular client and other client is present, else         GAB       MBZ				
14	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0 Reserved Format: GAC/GAB Read Limit Cou Format:	I Limit Enable       U1         Inter Value       U1         Inter Value       U1				
14 13 12:8	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0 Reserved Format: GAC/GAB Read Limit Cou Format: This is the Maximum numbe	I Limit Enable       U1         Ict Between GAC and GAB Read Only Requests, GAC will allow who nd no GAB, Let GAC and vice versa). If both are present, Start countable no of request from either side is expired (reset the counter where s while we service a particular client and other client is present, else         GAB       MBZ         Immeter Value       U6				
14	GAC/GAB Cascaded Read Format: As long as there is no confli shows up (if GAC present a and switch when programm switch). Counter only counts counter will reset. Default 0 Default priority 0-GAC, 1-C Format: Default 0 Reserved Format: GAC/GAB Read Limit Cou Format:	I Limit Enable       U1         Ict Between GAC and GAB Read Only Requests, GAC will allow who nd no GAB, Let GAC and vice versa). If both are present, Start countable no of request from either side is expired (reset the counter where s while we service a particular client and other client is present, else         GAB       MBZ         Immeter Value       U6				



٦

# GAC\_ARB\_CTL\_REG - GAC\_GAB Arbitration Counters Register 1

Default Value:	000010b	
Format:	U6	
Minimum value the PPGGTT LRA can have (effectively partitioning the TLB between PPGTT and		
GGTT). Currently, only 2 entries are allocated to GGTT in ASmodel. TLB64 is shared by GGTT and		
PPGTT entries, are 2 LRAs, the GGTT one running from 0 up to PPGTT_MIN -1 (which is 2, but could		
be changed if needed), and the PPGTT one running from PPGTT_MIN up to 63.		

### 1.1.9.3 GFX TLB In Use Virtual Address Registers

#### 1.1.9.3.1 TLB064\_VA — Virtual Page Address Registers

TLB064_VA - TLB064_VA Virtual Page Address Registers					
Register Space:		MMIO: 0/2/0			
Source:		VideoCS			
Default Value:		0x0000000			
Access:		RO			
Size (in bits):		32			
Trusted Type:		1			
Address:		14800h-148FCh			
This register is dire	ctly mapped to	the current Virtual Addresses in the TLB064 (VCS and VMC TLB).			
DWord	Bit	Description			
0	31:12	Address			
		Format: GraphicsAddress[31:12]			
		Page virtual address.			
	11:0	Reserved			
		Format: MBZ			



## 1.1.9.3.2 TLB132\_VA — Virtual Page Address Registers

TLB1	32_VA -	TLB132_VA	Virtual Page Address Registers		
Register Space:			MMIO: 0/2/0		
Source:			VideoCS		
Source.			VIGEOCS		
Default Value:			0x0000000		
Access:			RO		
Size (in bits):			32		
Address:		14900h-149FCh			
U			ual Addresses in the TLB132 (All The Media Clients TLB).		
Default Value = UU	UUUUUUUh Tr	usted Type = 1			
DWord	Bit	Description			
0	31:12	Address			
		Format:	GraphicsAddress[31:12]		
		Page virtual address.			
	11:0	Reserved			
		Format:	MBZ		

### 1.1.9.3.3 TLB232\_VA — Virtual Page Address Registers

TLB2	32_VA -	TLB232_VA Virtual Page Address Registers		
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x0000000		
Access:		RO		
Size (in bits):	32			
Trusted Type:		1		
Address:	14A00h-14AFCh			
This register is dire	ctly mapped to	o the current Virtual Addresses in the TLB232 (VDS and VLF FW TLB).		
DWord	Bit	Description		
0	31:12	Address		
		Format: GraphicsAddress[31:12]		
		Page virtual address.		
	11:0	Reserved		
		Format: MBZ		



1.1.9.3.4	<b>TLB304</b>	VA —	Virtual P	age /	Address	Registers

TLB304_VA - <sup>-</sup>	TLB304_VA Virtual Page Address Registers		
Register Space:	MMIO: 0/2/0		
Source:	VideoCS		
Default Value:	0x0000000		
Access:	RO		
Size (in bits):	32		
Trusted Type:	1		
Address:	14B00h-14BFCh		
This register is directly mapped to	the current Virtual Addresses in the TLB304 (VCR TLB).		
DWord Bit	Description		
0 31:12	Address		
	Format: GraphicsAddress[31:12]		
	Page virtual address.		
11:0	Reserved		
	Format: MBZ		

#### 1.1.9.3.5 TLB064\_VLD — Valid Bit Vector 0 for TLB

MTTLB	MTTLB064_VLD0 - Valid Bit Vector 0 for TLB064			
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value: 0x0000000				
Access: RO				
Size (in bits): 32				
Trusted Type:		1		
Address:	Address: 14780h-14783h			
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).				
DWord	Bit	Description		
0	31:0 Valid bits per entry			



#### 1.1.9.3.6 TLB064\_VLD — Valid Bit Vector 1 for TLB

MTTLB064_VLD1 - Valid Bit Vector 1 for TLB064					
Register Space: MMIO:		MMIO: 0/2/0			
Source:		VideoCS			
Default Value:	Default Value: 0x0000000				
Access:	Access: RO				
Size (in bits): 32					
Trusted Type:	rusted Type: 1				
Address:	Address: 14784h-14787h				
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).					
DWord	Bit	Description			
0	31:0 Valid bits per entry				

#### TLB132\_VLD — Valid Bit Vector 0 for TLB 1.1.9.3.7

MTTLB132_VLD0 - Valid Bit Vector 0 for TLB132				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:	efault Value: 0x0000000			
Access:	RO			
Size (in bits):	32			
Trusted Type:		1		
Address:	uddress: 14788h-1478Bh			
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).				
DWord	Bit	Description		
0	31:0 Valid bits per entry			



MTTLB132_VLD1 - Valid Bit Vector 1 for TLB132				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:	0x0000000			
Access:		RO		
Size (in bits):		32		
Trusted Type:		1		
Address: 1478Ch-1478Fh				
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).				
DWord	Bit Description			
0	31:0	Valid bits per entry		

### 1.1.9.3.9 TLB232\_VLD — Valid Bit Vector 0 for TLB

MTTLB232_VLD0 - Valid Bit Vector 0 for TLB232			
Register Space:		MMIO: 0/2/0	
Source:		VideoCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:	14790h-14793h		
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).			
DWord	Bit	Description	
0	31:0	Valid bits per entry	



#### 1.1.9.3.10 TLB232\_VLD — Valid Bit Vector 1 for MTTLB

MTTLB232_VLD1 - Valid Bit Vector 1 for TLB232				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x0000000		
Access:		RO		
Size (in bits):		32		
Trusted Type:		1		
Address:	14	794h-14797h		
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).				
DWord	Bit	Description		
0	31:0	Valid bits per entry		

#### 1.1.9.3.11 TLB304\_VLD — Valid Bit Vector 0 for TLB304

MTTLB304_VLD0 - Valid Bit Vector 0 for TLB304			
Register Space:		MMIO: 0/2/0	
Source:		VideoCS	
Default Value:	0x0000000		
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:	14798h-1479Bh		
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).			
DWord	Bit Description		
0	31:0 Valid bits per entry		



MTTLB304_VLD1 - Valid Bit Vector 1 for TLB304			
Register Space:		MMIO: 0/2/0	
Source:		VideoCS	
Default Value:	e: 0x0000000		
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:	147	'9Ch-1479Fh	
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB). Default Value = 00000000h Trusted Type = 1			
DWord	Bit	Description	
0	31:0	Valid bits per entry	

#### 1.1.9.3.12 TLB304\_VLD — Valid Bit Vector 1 for TLB304

#### 1.1.9.4 GFX Pending TLB Cycles Information Registers

The following registers contain information about cycles that did not complete their TLB translation.

Information is organized as 64 entries, where each entry has a valid and ready bit, collapsed into separate registers.

#### 1.1.9.4.1 VCS\_TLBPEND\_VLD0 - VCS Valid Bit Vector 0 for TLBPEND Registers

VCS_TLBPEND_VLD0 - VCS Valid Bit Vector 0 for TLBPEND Registers				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:	0x0000000			
Access:	R/W			
Size (in bits):	32			
Trusted Type:	1			
Address: 14700h-14703h				
This register contains the valid bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).				
DWord	DWord Bit Description			
0	31:0 Valid bits per entry			



#### 1.1.9.4.2 VCS\_TLBPEND\_VLD1 - VCS Valid Bit Vector 1 for TLBPEND Registers

VCS_TLBPEND_VLD1 - VCS Valid Bit Vector 1 for TLBPEND Registers				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):		32		
Trusted Type:		1		
Address:	14704h	-14707h		
This register contains the valid bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).				
DWord	Bit	Description		
0	31:0	Valid bits per entry		

#### 1.1.9.4.3 VCS\_TLBPEND\_RDY0 - VCS Ready Bit Vector 0 for TLBPEND Registers

VCS_TLBPEND		CS Ready Bit Vector 0 for TLBPEND Registers
Register Space:		MMIO: 0/2/0
Source:		VideoCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:	14708	h-1470Bh
This register contains the ready	bits for entries 0-31	of TLBPEND structure (Cycles pending TLB translation).
DWord	Bit	Description
0	31:0	Ready bits per entry



#### 1.1.9.4.4 VCS\_TLBPEND\_RDY1 - VCS Ready Bit Vector 1 for TLBPEND Registers

Г

VCS_TLBPEND_RDY1 - VCS Ready Bit Vector 1 for TLBPEND Registers				
Register Space:		MMIO: 0/2/0		
Source:		VideoCS		
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):		32		
Trusted Type:		1		
Address:	1470CI	n-1470Fh		
This register contains the ready bits for entries 32-63 of TLBPEND structure (Cycles pending TLB translation).				
DWord	Bit	Description		
0	31:0	Ready bits per entry		

#### 1.1.9.4.5 VCS\_TLBPEND\_SEC0 - VCS Section 0 of TLBPEND Entry

VCS_TLBPEND_SEC0 - VCS Section 0 of TLBPEND Entry				
Register Spa	ace:	MMIO: 0/2/0		
Source:		VideoCS		
Default Valu	le:	0x0000000		
Access:		R/W		
Size (in bits)	):	32		
Trusted Type	e:	1		
Address:	14400h-144F	Ch		
This register	is directly mapped to the TLBPEND Array in t	he Graphic Arbiter.		
DWord Bit		Description		
0 31	vtstatus This bit will be used in conjunction with the re below.	eady bit to determine the stage of the translation. See table		
30:28	B GTT bits Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.			
27:0	Current address			
	The value of this field depends on the stage	of the TLB translation for this entry:		
	<b>VA</b> – bits 27:20 = 00, bits 19:0 = Bits 31:12	of the Virtual Address of the cycle.		



VTDMODE	Val	Ready	Vtstatus	Meaning
	id			
DC	0	DC	DC	Entry is invalid
0	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
0	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous
				miss.
0	1	1	0	Not possible
0	1	1	1	TLB translation complete. Entry ready
1	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
1	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous
				miss.
1	1	1	0	GPA translation complete. Entry ready for VTD translation.
1	1	1	1	TLB translation complete. Entry ready

#### 1.1.9.4.6 TLBPEND\_SEC1 — Section 1 of TLBPEND Entry

	V	CS_TLBPEND_SEC1 - VCS Section	1 of TLBPEND Entry	
Registe	Register Space: MMIO: 0/2/0			
Source	e:	Vide	oCS	
Default	t Valu	e: 0x00	00000	
Access	s:	R/W		
Size (ir	n bits)	32		
Trustee				
Addres		14500h-145FCh		
		is directly mapped to the current Virtual Addresses in the M	TTLB (Texture and constant cache TLB)	
DWord		Description		
	31:28	Current address		
ļ		Bits 9:6 of the Virtual Address of the cycle.		
	27:24	Cacheability Control Bits		
		2	Graphics Data Type (GFDT)	
		This field contains the GFDT bit for this surface when write		
		be set by the GTT. The effective GFDT is the logical OR of	this field with the GFDT	
		from the GTT entry. This field is ignored for reads.		
		1:0	Cacheability Control	
		This field controls cacheability in the mid-level cache (MLC) (LLC).	) and last-level cache	
		00: use cacheability control bits from GTT entry		
		01: data is not cached in LLC or MLC		
		10: data is cached in LLC but not MLC		
		11: data is cached in both LLC and MLC		
	20	<b>ZLR bit</b> Flag to indicate this is a zero length read (A read used to ca	alculate a Physical Address for a write).	
		TAG		
		Cycle identification TAG.		
	3:0	SRC ID		



VCS_TLBPEN	D_SEC1 - VCS Section 1 of TLBPEND Entry
Encoding of unit gen	erating this cycle
	Value
SRCID	
	"00000"
	"00001"
VMX_RARD_SRCID	
VMX_BSRD_SRCID	
VMX_RSRD_SRCID	
	"00101"
	"00110"
VDS_ZLRD_SRCID	"00111"
VCS_WR_SRCID	"01000"
VMX_BSWR_SRCID	"01001"
VDS_WR_SRCID	"01010"
VOP_WR_SRCID	"01011"
VLF_RSWR_SRCID	"01100"
VLF_FDWR_SRCID	"01101"
VMX_RSWR_SRCID	"01110"
BSP_WR_SRCID	"01111"
	<u>"10001"</u>
	<u>"10010"</u>
VCS_RD_PROBE	<u>"10011"</u>

### 1.1.9.4.7 VCS\_TLBPEND\_SEC2 - VCS Section 2 of TLBPEND Entry

V	CS_TL	BPEND_SEC2 - VCS Section 2 of TLBPEND Entry
Register Space:		MMIO: 0/2/0
Source:		VideoCS
Default Value	ə:	0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type	e:	1
Address:		14600h-146FCh
This register i	is directly r	mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).
DWord	Bit	Description
0	31:11	Reserved
	10:8	Current address
		Bits 11:9 of the Virtual Address of the cycle.
	7:0	PAT entry Location of Physical Address in Physical Address Table.



### 1.1.9.5 VCS\_TIMESTAMP - VCS Reported Timestamp Count

	VCS_T	IMESTAMP - VCS Reported Timestamp Count
Register Space	e:	MMIO: 0/2/0
Project:		All
Source:		VideoCS
Default Value:		0x0000000, 0x0000000
Access:		RO. This register is not set by the context restore.
Size (in bits):		64
Address:		12358h
graphics reset. Note: This tim	It will main estamp reg	elapsed real-time value that can be used as a timestamp. This register is not reset by a tain its value unless a full chipset reset is performed. ister reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this :3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).
	63:36	Reserved
.		Format: MBZ
1	35:0	Timestamp Value
		Format: U32
		This register toggles every 80 ns. The upper 28 bits are zero.

# **1.2 Memory Interface Commands for Video Codec Engine**

### 1.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the Video Codec Engine.

The commands detailed in this chapter are used across the later products within the architecture. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for details.



# 1.2.2 MI\_ARB\_CHECK

MI_ARB_CHECK					
Project: All					
Source:			VideoCS		
Length Bias:			1		
			n. If executed as part of a Ring Buffer the command mp to the value of the head pointer programmed in		
		Programming N	lotes		
This instruction ca	annot be place	d in a batch buffer.			
DWord	Bit		Description		
0	31:29	MI Instruction Type			
		Default Value:	0h MI_INSTRUCTION		
		Format:	OpCode		
	28:23	MI Instruction Opcode			
		Default Value:	05h MI_ARB_CHECK		
		Format:	OpCode		
22:0 Reserved					
		Format:	MBZ		

# 1.2.3 MI\_ARB\_ON\_OFF

	MI_ARB_ON_OFF					
Source:			VideoCS			
Length Bias:			1			
remain disab of running ou switching is c	The MI_ARB_ON_OFF instruction is used to disable/enable context switching. Note that context switching will remain disabled until re-enabled through use of this command. This command will also prevent a switch in the case of running out of commands. This will effectively hang the device if allowed to occur while arbitration is off (context switching is disabled.) This command should always be used as an off-on pair with the sequence of instructions to b protected from context switch between MI_ARB_OFF and MI_ARB_ON.					
DWord	Bit		Description			
0	31:29	Command Type Default Value:	0h MI_COMMAND			
	28:23	MI Command Opcode Default Value: 08	h MI_ARB_ON_OFF			
	22:1	Reserved Format:	MBZ			
	0 Arbitration Enable					
	Format: Enable					
		This field enables or disables context Value	switches due to pre-emption. Name			
		0h	Disabled			
		<u>1h</u>	Enabled			



# 1.2.4 MI\_BATCH\_BUFFER\_END

The MI\_BATCH\_BUFFER\_END command format follows:

		MI_BATCI	H_BUFF	ER_END	
Project:				All	
Source:				VideoCS	
Length Bias:				1	
	The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buff initiated using a MI_BATCH_BUFFER_START command.				ommands stored in a batch buffer
DWord	Bit	Description			
0	31:29	Command Type			
		Default Value:		0h MI_COMMAI	ND
		Format:		OpCode	
	28:23	MI Command Opcode			
		Default Value:	0Ah MI_BA	TCH+_BUFFER	_END
Format: OpCode					
	22:0	Reserved			
		Format:			MBZ

# 1.2.5 MI\_CONDITIONAL\_BATCH\_BUFFER\_END

		MI_C	ONDITIONAL_BATCH_BUFFER_END
Source	e:		VideoCS
Length	n Bias:		2
			command is used to conditionally terminate the execution of commands stored in a BATCH_BUFFER_START command.
			Programming Notes
-		nd is only valid with	a 1st level batch buffer (bit 22 in MI_BATCH_BUFFER_START is set to 0).
DWord			Description
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
1	28:23	MI Command Opc	ode
		Default Value:	36h MI_CONDITIONAL_BATCH_BUFFER_END
i i	22	Use Global GTT	
		Default Value:	0h DefaultVaueDesc
		Format:	U1
		Format:	U1 FormatDesc
			d will use the global GTT to translate the Compare Address and this command must a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the



		MI_CONDITION/	AL_BATCH_BUFFER_END
1			
1	21	Compare Semaphore	
		Default Value:	0h DefaultVaueDesc
		Format:	U1
		memory. If the value at Compare Ad	ata Dword is compared to the value from the Compare Address in dress is greater than the Compare Data Dword, execution of nue.If clear, no comparison takes place.
r)	19:8	Reserved	
		Format:	MBZ
í	7:0	DWord Length	
		Default Value:	0h Excludes DWord (0,1)
		Format:	=n Total Length - 2
1	31:0	Compare Data Dword	l
·		Data dword to compare memory. The command buffer. If the compare is en dword, the execution of the comman	e Data dword is supplied by software to control execution of the nabled and the data at Semaphore Address is greater than this d buffer should continue.
2	31:3	Compare Address	
			sk (DW0) and Data Dword(DW1) from memory. HW will do AND Dword(DW1) and then compare the result against Semaphore Data
	2:0	Reserved	
		Format:	MBZ

# 1.2.6 MI\_BATCH\_BUFFER\_START

The MI\_BATCH\_BUFFER\_START command format follows:

MI_BATCH_BUFFER_START			
Source:	VideoCS		
Length Bias:	2		
For restrictions on the location of batc Functions.The batch buffer can be spe	ommand is used to initiate the execution of commands stored in a batch buffer. In buffers, see Batch Buffers in the Device Programming Interface chapter of MI ecified as secure or non-secure, determining the operations considered valid and any attached (chained) batch buffers. See Batch Buffer Protection in the er of MI Functions.		
DWord Bit	Description		
0 31:29 Command Type			
Default Value:	0h MI_COMMAND		
Format:	OpCode		
28:23 MI Command Opcode			
Default Value:	31h MI_BATCH_BUFFER_START		
Format:	OpCode		



22	2nd Level Batch E	Juffer		
		amer contains 3 storage elements; 1 for the ring head address, 1 for the batch		
		the 2nd level batch head address. When performing batch buffer chaining, har		
		head pointer of the 1st level batch address storage. There is no stack in hard		
		, hardware uses the 2nd level batch head address storage element. Upon		
		ER_END, it will automatically return to the 1st (traditional) level batch buffer ac		
	this allows hardwai	re to mimic a simple 3 level stack.  Description		
	0h 1st level	Place the batch buffer address in the 1st (traditional) level batch address sto		
	batch	element		
	1h 2nd level batch	Place the batch buffer address in the 2nd level batch address storage eleme		
		Programming Notes		
	A non-secure batch buffer.	e 2nd level batch buffer cannot be called from a non-secure 1st(traditional) leve		
	2nd level bate	ch buffer chaining is not supported.		
21:10	Reserved			
	Format:	MBZ		
8	Address Space Indicator			
	Format:	U32		
	Format:	MI_BufferSecurityType		
	Cortain operations	(e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibite		
		buffers. See Batch Buffer Protection in the Device Programming Interface cha		
		command streamer will not allow a batch buffer in PPGTT to call a batch buffer		
		taining the PPGTT value. It is illegal for the driver to program the value of this		
	to a different value than the current batch buffer executing this command.			
	This field must be 0 unless the Per-Process GTT Enable is 1.			
	This field must be ( Value	0 unless the Per-Process GTT Enable is 1.		
	This field must be ( Value 0 MIBU	0 unless the Per-Process GTT Enable is 1. Name		
7:0	This field must be ( Value 0 MIBU 1 MIBU	0 unless the Per-Process GTT Enable is 1.  Name FFER_SECURE (GGTT space)		
7:0	This field must be ( Value 0 MIBU 1 MIBU DWord Length	D unless the Per-Process GTT Enable is 1. Name FFER_SECURE (GGTT space) FFER_NONSECURE (PPGTT space)		
7:0	This field must be ( Value 0 MIBU 1 MIBU DWord Length Default Value:	D unless the Per-Process GTT Enable is 1.  Name  FFER_SECURE (GGTT space)  FFER_NONSECURE (PPGTT space)  Oh Excludes DWord (0,1)		
7:0	This field must be ( Value 0 MIBU 1 MIBU DWord Length	D unless the Per-Process GTT Enable is 1.  Name  FFER_SECURE (GGTT space)  FFER_NONSECURE (PPGTT space)		
7:0	This field must be ( Value 0 MIBU 1 MIBU DWord Length Default Value: Format:	D unless the Per-Process GTT Enable is 1.  Name  FFER_SECURE (GGTT space)  FFER_NONSECURE (PPGTT space)  Oh Excludes DWord (0,1)  =n Total Length - 2  PSS		
	This field must be ( Value 0 MIBU 1 MIBU DWord Length Default Value: Format:	D unless the Per-Process GTT Enable is 1.         Name         FFER_SECURE (GGTT space)         FFER_NONSECURE (PPGTT space)         0h Excludes DWord (0,1)         =n Total Length - 2		
	This field must be ( Value 0 MIBU 1 MIBU DWord Length Default Value: Format: Buffer Start Addre	D unless the Per-Process GTT Enable is 1.  Name  FFER_SECURE (GGTT space)  FFER_NONSECURE (PPGTT space)  Oh Excludes DWord (0,1)  =n Total Length - 2  PSS		
	This field must be ( Value 0 MIBU 1 MIBU DWord Length Default Value: Format: Buffer Start Addre	D unless the Per-Process GTT Enable is 1.  Name  FFER_SECURE (GGTT space)  FFER_NONSECURE (PPGTT space)  Oh Excludes DWord (0,1)  =n Total Length - 2  PSS		



		MI_BATCH_BUFFER_START
		command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.
		The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8).
1:	:0	Reserved
		Format: MBZ

# 1.2.7 MI\_FLUSH\_DW

T

	MI_FLUSH_DW				
Project: All					
Source: VideoCS					
Length Bias:	2				
flush until all dı to:Flush any di	H_DW command is used to perform an internal "flush" operation. The parser pauses on an internal awing engines have completed any pending operations. In addition, this command can also be used rty data to memory. Invalidate the TLB cache inside the hardware Usage note: After this command is a Store DWord enabled, CPU access to graphics memory will be coherent (assuming the Render not inhibited).				
DWord Bit	Description				
	Command Type				
	Default Value: 0h MI_COMMAND				
28:23	MI Command Opcode				
	Default Value: 26h MI_FLUSH_DW				
21	Store Data Index				
	Format: U1				
This field is valid only if the post-sync operation is not 0. If this bit is set, the store data actually an index into the hardware status page. If this bit is set, this command will index into the per-process hardware status page if within a non-secure batch buffer and if the Per-Process Virtual Address Space is set. HW status page is used.					
20:19	Reserved				
	Format: MBZ				
18	TLB Invalidate				
	Format: U1				
	Description         Project           If ENABLED, all TLBs will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.         If GFX_MODE(0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.				
17	Synchronize GFDT surface				



		MI_FLUSH_D	W			
	Format:			U1		
	If enabled, at the end of the current flush the last level cache is cleared of all the cachelines have been marked with the special GFDT flags. Store DW must be enabled					
16	Reserved					
	Format:		MBZ			
15:14	Post-Sync	Dperation				
	BitFieldDeso					
	ValueName		ription		Pr	
	0h	No write occurs as a result of this instruc	•	ed to implement a	<u> </u>	
		"trap" operation, etc.				
	1h	Write the QWord containing Immediate	Data Low, High DWs	to the Destination		
	2h	Reserved				
	3h	Write the TIMESTAMP register to the Do 80ns.				
		The upper 28 bits of the TIMESTAMP r	register are tied to '0'.			
	Programming Notes					
			5			
13:9	Reserved					
	Format:		MBZ			
8	Notify Enab	le				
	Project:					
	Format:			U1		
	If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.					
7	Video Pipel	ine Cache invalidate				
	Format: Enable the i	nvalidation of the video cache at the end		U1		
5:0	DWord Len					
	Format:	=n Total Length - 2				
	Value	Name			Pro	
04.0		sludes DWord $(0,1) = 1$ for DWord, 2 for 0				
31:3	Address	Graphics Address [21:2] U20				
	Format:	GraphicsAddress[31:3]U28				
	This field on	ecifies Bits 31:3 of the Address where the	DWord or OWord y	vill be stored Note	that	



				MI_FLUSH_DW	
	2		on Address Ty Idress space of	<b>/pe</b> If Destination Address	
		Value	Name	Descript	ion
		0h	PPGTT	Use PPGTT address space for DW write	
		1h	GGTT	Use GGTT address space for DW write	
				Programming Notes	
		Ignored if '	"No write" is th	e selected in Operation.	
	1:0	Reserved			
		Format:		MBZ	Ζ
23	31:0	Immediate	e Data		
		Format:		L	J64
				Word value to be written to the targeted lo	cation. DW2 is the lower DW if
				d when 15:14 in header is set to 1h	
		To avoid h '1'	itting a known	hardware bug, drivers cannot send a QW	write when bit 5 of the address is
				Value	Name
		[0,FFFFFF	FFh]		

# 1.2.8 MI\_LOAD\_REGISTER\_IMM

The MI\_LOAD\_REGISTER\_IMM command format is:

	MI_LOAD_REGISTER_IMM					
Project:	Project: All					
Source:			VideoCS			
Length B	lias:		2			
the speci next com	The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range). The register is loaded before the next command is executed.					
DWord	Bit	0	Description			
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
	00.00	Format:	OpCode			
	28:23	MI Command Opcode Default Value:	226 MI LOAD RECISTER IMM			
		Format:	22h MI_LOAD_REGISTER_IMM OpCode			
			Opcode			
	22:12	Reserved				
		Format:	MBZ			



		MI_LOAD_REGISTER_IMM
1	11:8	Byte Write Disables
		Format: Enable[4] (bit 8 corresponds to Data DWord [7:0]).
		Range: Must specify a valid register write operation If [11:8] is '1111b', then the register write will not occur. If [11:8] is '0000b', then the register DW will be updated. Any other value, the behavior will be specifically specified by the register or the behavior is
		undefined.
1	7:0	DWord Length
		Default Value: 0h Excludes DWord (0,1)
		Format: =n Total Length - 2
1	31:23	Reserved
		Format: MBZ
	22:2	Register Offset
		Format: MmioAddress[22:2]
		This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).Mapped
	1:0	Reserved
		Format: MBZ
2	31:0	Data DWord
		Format: U32 FormatDesc
		This field specifies the DWord value to be written to the targeted location.



# 1.2.9 MI\_NOOP

The MI\_NOOP command format is:

			MI_N	OOP		
Project:					All	
Source:					VideoCS	
Length E	Bias:				1	
The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).						er, there is one minor NOPID register. This
DWord	Bit			Descrip	ption	
0	31:29	Command Type			•	
		Default Value:		0h MI_C	COMMAND	
		Format:		OpCode	e	
1	28:23	MI Command Opc	ode			
		Default Value:		00	Dh MI_NOOP	
		Format:		Op	pCode	
1	22	Identification Nun	nber Register Write En	able		
		Format:			Enable	
		This field enables t	he value in the Identifica	ation Num	nber field to be writte	en into the MI NOPID
		register. If disabled function.	l, that register is unmodi	fied – ma	aking this command a	an effective "no operation"
		Value			Name	
		1	Write the NOP_ID regis	ster.		
1	21:0	Identification Nun	nber			
		Format:			U22	
		This field contains	a 22-bit number which c	an be wri	itten to the MI NOPI	D register.



# 1.2.10 MI\_SEMAPHORE\_MBOX

	MI_SEMAPHORE_MBOX					
Source:	VideoCS					
Length Bias	2					
	Description	Projec				
there is no update sem	and is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where update of the semaphore by the checking process (the consumer). Single-bit compare-and- antics are also provided. In either case, atomic access of semaphores need not be guaranteed as with the previous command. This command should eventually supersede the previous					
by the MI_S must be abl address spa their respec buffer or dir (always sha Semaphore	ation between contexts (especially between contexts running on 2 different engines) is provided SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion the to access a common memory location. This means the contexts must share the same virtual ace (have the same page directory), must have a common physical page mapped into both of tive address spaces, or the semaphore commands must be executing from a secure batch ectly from a ring with the Use Global GTT bit set such that they are "privileged" and will use the ared) global GTT.MI_SEMAPHORE with the Update Semaphore bit set (and the Compare bit clear) implements the Signal command, while the Wait command is indicated by Compare being set. Note that Wait can cause a context switch. Signal increments unconditionally.					
manageme						
Word Bit	Description					
31:29	Command Type Default Value: 0h MI_COMMAND					
28.22	28:23 MI Command Opcode Default Value: 16h MI_SEMAPHORE_MBOX					
20.2						
22	Use Global GTT					
22	Format: U1					
	If set, this command will use the global GTT to translate the Semaphore Address and this comm must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to tra the Semaphore Address. This bit will be ignored (and treated as if clear) if this command is exec from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this comm from a privileged (secure) batch buffer or directly from a ring buffer. Programming Notes	anslate cuted				
	This field is only valid when Compare Register Field is reset.					
21	Update Semaphore					
21	Format: U1					
	If set, the value from the Semaphore Data Dword is written to memory. If Compare Semaphore is also set, the semaphore is not updated if the semaphore comparison fails. If clear, the data at Semaphore Address is not changed.					
	Programming Notes					
	This field should be always clear when Compare Register Field is set.					
20	Compare Semaphore					
	Format: U1 If set, the value from the <b>Semaphore Data Dword</b> is compared to the value from the <b>Semapho</b> Address in memory when Compare Register is clear. If set, the value from the <b>Semaphore Da</b> te					



			MI_SEN	MAPHORE_MBOX		
		<b>Dword</b> is compared to the value from <b>MMIO Register</b> selected by <b>Register Select</b> field when Compare Register is set. If the value at <b>Semaphore Address/MMIO Register is greater than the</b> <b>Semaphore Data Dword</b> , execution is continued from the current command buffer. If clear, no comparison takes place. <b>Update Semaphore</b> <i>must</i> be set in this case.				
	19	Reserved				
		Format:		MBZ		
	18	Compare Register				
		Format:		Compare Type		
				used for compare. If clear, data in memory will be used for		
		•		Programming Notes		
		Compare Register fi	eld should be al <sup>ı</sup>	ways set.		
	17:16	Register Select				
		Format:	Я	Register Select		
		If compare register is	s set in bit[18], th	nis field indicates which register will be used.		
		Value		Name		
		0	BCS register (\	/BSYNC)		
		2	CS register (VF	RSYNC)		
		3	Reserved			
	15:8	Reserved				
		Format:		MBZ		
	7:0	DWord Length				
		Default Value:		0h Excludes DWord (0,1)		
		Format:		=n Total Length - 2		
1	31:0	Semaphore Data D	word			
•	51.0	Format:		U32		
		Data dword to compare/update memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than				
				mand buffer continues.		
2	31:2	PointerBitFieldNam	ne/MMIO Regist	er Address		
				ress[31:2]Semaphore		
				d, this field if the Graphics Memory Address of the 32 bit value for bit[18] is set, this field is the MMIO address of the register for the		
	1:0	Reserved				
	1.0	Format:		MBZ		



# 1.2.11 MI\_STORE\_REGISTER\_MEM

MI_STOR	E_REGISTER_MEM			
Project:	All			
Source: VideoCS				
Length Bias:	2			
The MI_STORE_REGISTER_MEM command requ	uests a register read from a specified memory mapped register			
	emory. The register address is specified along with the command			
to perform the read.	ogramming Notes			
The command temporarily halts command ex				
The memory address for the write is snooped				
This command will cause undefined data to b     PGTBL_CTL_0 or FENCE registers	be written to memory if given register addresses for the			
The following addresses should NOT be used for S	SRMs			
1. 0x8800 - 0x88FF				
2. >= 0x40000				
The only exception is an SRM cycle to 0x40000-0x	BFFFF when used as part of the LRI read-after-write requirement.			
DWord Bit	Description			
0 31:29 Command Type				
Default Value:	0h MI_COMMAND			
28:23 MI Command Opcode				
Default Value: 24h MI_STORE_REGISTER_MEM				
22 Use Global GTT This bit must be '1' if the Per Process	CTT Enable hit is clear			
Value Name	Description			
0h Per Process				
Graphics Address				
	nand will use the global GTT to translate the Address and this			
Address command	must be executing from a privileged (secure) batch buffer.			
Pr	ogramming Notes Project			
This will not be ignored when in a PP	GTT batch buffer.			
21:8 Reserved				
Format:	MBZ			
7:0 DWord Length				
Default Value:	1h Excludes DWord (0,1)			
Format:	=n Total Length - 2			
1 31:23 Reserved				
Format:	MBZ			
22:2 Register Address				
Format: MMIOAddress[22:				
This field specifies Bits 22:2 of the Register offset the DWord will be read from. As the register add				



			MI_STORE_REGISTER_MEM		
		must be DW	ord-aligned, Bits 1:0 of that address MBZ.		
	Programming Notes				
		Storing a VC	GA register is not permitted and will store an UNDEFINED value.		
			of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED		
		values will b	e written to memory if the addresses of these registers are specified.		
1	1:0	Reserved			
		Format:	MBZ		
2	31:2	Memory Ad	dress		
		Format:	GraphicsAddress[31:2]MMIO_Register		
		This field sp	ecifies the address of the memory location where the register value specified in the DWord		
			e written. The address specifies the DWord location of the data.Range =		
		GraphicsVirt	ualAddress[31:2] for a DWord register		
	1:0	Reserved			
		Format:	MBZ		

# 1.2.12 MI\_STORE\_DATA\_IMM

The MI\_STORE\_DATA\_IMM command format is:

	MI_STORE_DATA_IMM					
Source:	VideoCS					
Length Bias:	2					
the specified M	E_DATA_IMM command requests a write of the QWord or DWord constant supplied in the pace emory Address. As the write targets a System Memory Address, the write operation is cohered (i.e., the processor cache is snooped).					
	Programming Notes	Project				
so will cause th	This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.					
Use Global GT	T will not be ignored when in a PPGTT batch buffer.					
	can be used for general software synchronization through variables in cacheable memory tware does not need to poll un-cached memory or device registers).					
	simply initiates the write operation with command execution proceeding normally. Although					
	tion is guaranteed to complete "eventually", there is no mechanism to synchronize command					
	the completion (or even initiation) of these operations.					
DWord Bit	Description					
	ommand Type					
	efault Value: 0h MI_COMMAND					
	ormat: OpCode					
	I Command Opcode					
	efault Value: 20h MI_STORE_DATA_IMM					
E	ormat: OpCode					
22 U	se Global GTT					



Г

			MI_STORE_DATA_IMM				
		Format: U32 If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be '1' if the Per Process GTT Enable bit is clear.					
	21:8	Reserved					
		Format:	MBZ				
-	7:0	DWord Length					
			0h Excludes DWord (0,1) = 3 for QWord, 2 for DWord				
		Format:	=n Total Length - 2				
1	31:0	Reserved					
		Format: MBZ					
2	31:2	Address					
		Format:	GraphicsAddress[31:2]				
			s 31:2 of the Address where the DWord will be stored. As the store address must is 1:0 of that address MBZ. This address must be 8B aligned for a store "QW"				
	1:0	Reserved					
		Format:	MBZ				
3	31:0	Data DWord 0					
		Format:	U32 FormatDesc				
			DWord value to be written to the targeted location.For a QWord write this DWord the QWord to be reported (DW 0).				
4	31:0	Data DWord 1					
		Format:	U32 FormatDesc				
		This field specifies the	upper DWord value to be written to the targeted QWord location (DW 1).				



# 1.2.13 MI\_STORE\_DATA\_INDEX

The MI\_STORE\_DATA\_INDEX command format is:

	MI_STORE_DATA_INDEX					
Project:	Project: All					
Source: VideoCS						
Length	Length Bias: 2					
The MI_ specified	STO d offs	RE_DATA_INDEX command requests a write of the data constant supplied in the packet to the set from the System Address defined by the Hardware Status Page Address Register. As the write stem Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped)				
		Programming Notes				
		this command with an invalid or uninitialized value in the Hardware Status Page Address Register is FINED.				
		ommand can be used for general software synchronization through variables in cacheable memory (i.e., software does not need to poll uncached memory or device registers).				
wr	ite op	ommand simply initiates the write operation with command execution proceeding normally. Although the peration is guaranteed to complete "eventually", there is no mechanism to synchronize command ion with the completion (or even initiation) of these operations.				
DWord	Bit	Description				
		Command Type				
		Default Value: 0h MI_COMMAND				
		Format: OpCode				
İ	28:23	MI Command Opcode				
		Default Value: 21h MI_STORE_DATA_INDEX				
		Format: OpCode				
	22 Reserved					
		Format: MBZ				
	21	Reserved				
Γ						
		Format: MBZ				
	20.8	Reserved				
	_0.0	Format: MBZ				
	7.∩	DWord Length				
(	1.0					
1 3	31:12	Reserved				
1	11:2					
		Format: U10 FormatDesc; zero-based DWord offset into the HW status page				
		Format: GraphicsAddress[31:0]U32				
		This field specifies the offset (into the hardware status page) to which the data will be written. Note that				
		the first few DWords of this status page are reserved for special-purpose data storage – targeting these reserved locations via this command is UNDEFINED.For a QWord write, the offset is valid down to bit 3				
1 3	7:0 31:12 11:2	Reserved         Format:       MBZ         DWord Length       Default Value:       0h Excludes DWord (0,1) = 2 for QWord         Format:       =n Total Length - 2         Promat:       =n Total Length - 2         Promat:       MBZ         Offset       MBZ         Format:       Image: MBZ         Offset       MBZ         Format:       U10 FormatDesc; zero-based DWord offset into the HW status page         Format:       GraphicsAddress[31:0]U32         This field specifies the offset (into the hardware status page) to which the data will be written. Note the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page are reserved for special-purpose data storage – targeting the first few DWords of this status page				



	MI_STORE_DATA_INDEX						
		only.					
		Value Name					
		[16, 1023]					
	1:0	Reserved					
		Format:		MBZ			
2 31:0 Data DWord 0							
		Format:	U32 FormatDesc				
		This field specifies the upper DW	/ord value to be written to the ta	argeted QWord location (DW 1).			
3	31:0	Data Word 1					
		Format:	U32 FormatDesc				
		This field specifies the upper DW	I /ord value to be written to the ta	argeted QWord location (DW 1).			

# 1.2.14 MI\_SUSPEND\_FLUSH

MI_SUSPEND_FLUSH							
Project:		All					
Source:		VideoCS					
Length Bia	s:	1					
		Description	Project				
	-	lush or any flushes related to VT-d while enabled.					
DWord	Bit	Description					
0	0 31:29 Command Type						
]		Default Value: 0h MI_COMMAND					
1	28:23	MI Command Opcode					
		Default Value: 0Bh MI_SUSPEND_FLUSH					
	22:1	Reserved					
		Format: MBZ					
1	0	Suspend Flush					
	Format: Enable						
		Description	Project				
		This field suspends flush due and IOTLB invalidation.					



# 1.2.15 MI\_USER\_INTERRUPT

MI_USER_INTERRUPT						
Project:				All		
Source:				VideoCS		
Length Bias:				1		
	The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.					
DWord	Bit			Description		
0	31:29	Command Type				
		Default Value:		0h MI_COMMA	ND	
		Format:		OpCode		
	28:23	MI Command Opcode				
	Default Value: 02h MI_USER_INTERRUPT					
	Format: OpCode					
Ϊ	22:0 Reserved					
	L	Format:			MBZ	

# 1.2.16 MI\_UPDATE\_GTT

### 1.2.16.1 MI\_UPDATE\_GTT

	MI_UPDATE_GTT							
Source:			VideoCS					
Length Bia	as:		2					
predictable associated changed by the change relies on ch	The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow. An MI_FLUSH should be placed before this command, because work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only							
DWord	Bit		d no rendering). This is a privileged command.  Description					
0 3	1:29	Command 1	•					
		Default Valu	Default Value: 0h MI_COMMAND					
		Format:	OpCode					
2	8:23	MI Commar	nd Opcode					
		Default Valu	e: 23h MI_UPDATE_GTT					
	Format: OpCode							
2	22 Use Global GTT Reserved: Must be 1h. Updating Per Process Graphics Address is not supported							
Value Name Desc								
0h Per Process Graphics Address								
		1h	Global Graphics Address					



		MI_UPDATE_GTT					
1	21:6	1:6 Reserved					
		Format: MBZ					
ï	5:0	DWord Length					
		Default Value: 0h Excludes DWord (0,1)					
		Format: =n					
		Total Length - 2					
1	31:12	Entry Address					
		Format: GraphicsAddress[31:12]					
	This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.						
r)	11:0	Reserved					
		Format: MBZ					
2n	31:0	Entry Data					
		Format: Page Table Entry					
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.					

# 1.2.17 MI\_WAIT\_FOR\_EVENT

	MI_WAIT_FOR_EVENT				
Source:	:	VideoCS			
Length	Bias:	1			
specific in MI Fu specifie	event inction d cond	_FOR_EVENT command is used to pause command stream processing of this pipe only until a occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface s. Only one event/condition can be specified specifying multiple events is UNDEFINED.Note that if a lition does not exist (the condition code is inactive) at the time the parser executes this command, the ds, treating this command as a no-operation.			
DWord		Description			
0	31:29	Command Type			
		Default Value: 0h MI_COMMAND			
	28:23	MI Command Opcode			
		Default Value: 03h MI_WAIT_FOR_EVENT			
1	22:20	Reserved			
		Project: All			
		Format: MBZ			
1	19:16	Condition Code Wait Select			
	This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.				



	MI_WAIT_FOR_EVENT				
		Value	Name	Description	
		0h	Not enabled	Condition Code Wait Not Enabled	
		1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 – 4	
		6h-15h	Reserved		
				Programming Notes	
	Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.				
1	15:0	Reserved			
	L	Format:		MBZ	

# 1.2.18 MI\_LOAD\_REGISTER\_MEM

	MI_LOAD_REGISTER_MEM						
Source	<b>:</b> :			VideoCS			
Length	Bias:			2			
		D_REG	GISTER_MEM cor	nmand requests from a memory location and sto	ores that DWord to a register.		
DWord				Description			
0	31:29		nand Type				
		Defau	It Value:	0h MI_COMMAND			
1		Forma	at:	OpCode			
1	28:23	MI Co	mmand Opcode				
		Defau	It Value:	29h MI_LOAD_REGISTER_MEM			
		Forma	at:	OpCode			
	22	Use G	ilobal GTT				
		This bi	it must be 1 if the	Per-Process GTT Enable bit is clear.			
		Value	Name	Description			
		- · ·	Per Process				
			Graphics Address				
			Global Graphics				
			Address	command must be executing from a privilege	d (secure) batch buffer.		
1	21	Async	Mode Enable		l l l l l l l l l l l l l l l l l l l		
				ommand stream will not wait for completion of t	his command before executing		
		the ne	xt command.				
	20:8	Reser	ved				
		Forma	at:	MBZ			
7:0 DWord Length							
	Format:=n						
		Val	ue	Name	Description		
		01h	Excludes DV	/ord (0,1) [Default]	Total Length - 2		



			MI_LOAD_REGISTER_M	EM
1	31:26	Reserved		
		Format:		MBZ
	22:2	Register Addr	ess	
		Format:	MMIOAddress[22:2]MMIO_Register	
			fies Bits 25:2 of the Register offset the DWord wi d-aligned, Bits 1:0 of that address MBZ.	ill be written to. As the register address
1	1:0	Reserved		
		Format:		MBZ
2	31:2	Memory Addre	ess	
		Format:	GraphicsAddress[31:2]MMIO_Register	
		This field speci	fies the address of the memory location where th	ne register value specified in the DWord
		above will read	from. The address specifies the DWord location	of the data.
ľ	1:0	Reserved		· · · · · · · · · · · · · · · · · · ·
		Format:		MBZ



# **Revision History**

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

**§§**