

# Intel<sup>®</sup> OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 4: Graphics Core<sup>™</sup> – Blitter Engine (Ivy Bridge)

# For the 2012 Intel<sup>®</sup> Core<sup>™</sup> Processor Family

## May 2012

**Revision 1.0** 

#### NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



### **Creative Commons License**

You are free to Share — to copy, distribute, display, and perform the work

#### Under the following conditions:

**Attribution**. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



# Contents

1.	BLT E	ngine	6		
1.1	l In	troduction	6		
1.2	1.2 Classical BLT Engine Functional Description				
	1.2.1	Basic BLT Functional Considerations	7		
	1.2.2	Basic Graphics Data Considerations	19		
	1.2.3	BLT Programming Examples	24		
1.3	B BI	_T Instruction Overview	29		
1.4	l Bl	_T Engine State	29		
1.5	5 C	acheable Memory Support			
1.6	6 D	evice Cache Coherency: Render & Texture Caches			
1.7	7 BI	_T Engine Instructions			
	1.7.1	BLT Programming Restrictions			
1.8	B Fi	II/Move Instructions	31		
	1.8.1	COLOR_BLT (Fill)	31		
	1.8.2	SRC_COPY_BLT (Move)	32		
1.9	9 2[	D (X,Y) BLT Instructions	33		
	1.9.1	XY_SETUP_BLT	36		
	1.9.2	XY_SETUP_MONO_PATTERN_SL_BLT			
	1.9.3	XY_SETUP_CLIP_ BLT	40		
	1.9.4	XY_PIXEL_BLT	41		
	1.9.5	XY_SCANLINES_BLT	42		
	1.9.6	XY_TEXT_BLT	43		
	1.9.7	XY_TEXT_IMMEDIATE_BLT	44		
	1.9.8	XY_COLOR_BLT	45		
	1.9.9	XY_PAT_BLT	47		
	1.9.10	XY_PAT_CHROMA_BLT	48		
	1.9.11	XY_PAT_BLT_IMMEDIATE	50		
	1.9.12	XY_PAT_CHROMA_BLT_IMMEDIATE	52		
	1.9.13	XY_MONO_PAT_BLT	54		
	1.9.14	XY_SRC_COPY_BLT	62		
	1.9.15	XY_SRC_COPY_CHROMA_BLT	64		
1.9.16		XY_MONO_SRC_COPY_BLT			
	1.9.17	XY_MONO_SRC_COPY_ IMMEDIATE_BLT	68		
	1.9.18	XY_FULL_BLT	70		
1.9.19		XY_FULL_IMMEDIATE_PATTERN_BLT	72		



	1.9.20	XY_FULL_MONO_SRC_BLT	74
	1.9.21	XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLTBLT	77
	1.9.22	XY_FULL_MONO_PATTERN_BLT	79
	1.9.23	XY_FULL_MONO_PATTERN_MONO_SRC_BLT	82
1	.10 BLT	Engine Instruction Field Definitions	84
	1.10.1	BR00—BLT Opcode & Control	85
	1.10.2	BR01—Setup BLT Raster OP, Control, and Destination Offset	87
	1.10.3	BR05—Setup Expansion Background Color	89
	1.10.4	BR06—Setup Expansion Foreground Color	90
	1.10.5	BR07— Setup Blit Color Pattern Address	90
	1.10.6	BR09—Destination Address	91
	1.10.7	BR11—BLT Source Pitch (Offset)	91
	1.10.8	BR12—Source Address	92
	1.10.9	BR13—BLT Raster OP, Control, and Destination Pitch	92
	1.10.10	BR14—Destination Width & Height	94
	1.10.11	BR15—Color Pattern Address	94
	1.10.12	BR16—Pattern Expansion Background & Solid Pattern Color	95
	1.10.13	BR17—Pattern Expansion Foreground Color	95
	1.10.14	BR18—Source Expansion Background, and Destination Color	95
	1.10.15	BR19—Source Expansion Foreground Color	96
2.	Blitter (E	BIt) Engine Command Streamer	97
2	.1 Reg	isters for Blitter Engine	97
	2.1.1	Introduction	97
	2.1.2	GAB PWR CTX STORAGE REGISTERS	97
	2.1.3	GFX TLB In Use Virtual Address Registers	98
	2.1.4	GFX Pending TLB cycles information registers.	102
	2.1.5	GAB Error Reporting Register	105
			105
	2.1.6	Virtual Memory Control.	
	2.1.6 2.1.7		106
	-	Virtual Memory Control	106 108
	2.1.7	Virtual Memory Control Mode and Misc Ctrl Registers	106 108 112
	2.1.7 2.1.8	Virtual Memory Control Mode and Misc Ctrl Registers BCS_EXCC — BCS Execute Condition Code Register	106 108 112 115
	2.1.7 2.1.8 2.1.9	Virtual Memory Control Mode and Misc Ctrl Registers BCS_EXCC — BCS Execute Condition Code Register BCS_RINGBUF—Ring Buffer Registers	106 108 112 115 122
	<ul><li>2.1.7</li><li>2.1.8</li><li>2.1.9</li><li>2.1.10</li></ul>	Virtual Memory Control Mode and Misc Ctrl Registers BCS_EXCC — BCS Execute Condition Code Register BCS_RINGBUF—Ring Buffer Registers Interrupt Control Registers	106 108 112 115 122 127
2	<ul> <li>2.1.7</li> <li>2.1.8</li> <li>2.1.9</li> <li>2.1.10</li> <li>2.1.11</li> <li>2.1.12</li> </ul>	Virtual Memory Control Mode and Misc Ctrl Registers BCS_EXCC — BCS Execute Condition Code Register BCS_RINGBUF—Ring Buffer Registers Interrupt Control Registers Logical Context Support	106 108 112 115 122 127 133
2	<ul> <li>2.1.7</li> <li>2.1.8</li> <li>2.1.9</li> <li>2.1.10</li> <li>2.1.11</li> <li>2.1.12</li> </ul>	Virtual Memory Control Mode and Misc Ctrl Registers BCS_EXCC — BCS Execute Condition Code Register BCS_RINGBUF—Ring Buffer Registers Interrupt Control Registers Logical Context Support Software Control Bit Definitions	106 108 112 115 122 127 133 134



2.2.3	I_BATCH_BUFFER_END135	
2.2.4	MI_BATCH_BUFFER_START136	
2.2.5	MI_FLUSH_DW137	
2.2.6	MI_LOAD_REGISTER_IMM140	
2.2.7	MI_NOOP141	
2.2.8	MI_REPORT_HEAD142	
2.2.9	MI_SEMAPHORE_MBOX142	
2.2.10	MI_STORE_REGISTER_MEM144	
2.2.11	MI_STORE_DATA_IMM146	
2.2.12	MI_STORE_DATA_INDEX147	
2.2.13	MI_SUSPEND_FLUSH149	
2.2.14	MI_UPDATE_GTT149	
2.2.15	MI_USER_INTERRUPT150	
2.2.16	MI_WAIT_FOR_EVENT151	
2.2.17	MI_LOAD_REGISTER_MEM153	
2.2.18	MI_DISPLAY_FLIP155	



# 1. BLT Engine

## 1.1 Introduction

2D Rendering can be divided into 2 categories: classical BLTs, described here, and 3D BLTs. 3D BLTs are operations which can take advantage of the 3D drawing engine's functionality and access patterns.

Functions such as Alpha BLTs, arithmetic (bilinear) stretch BLTs, rotations, transposing pixel maps, color space conversion, and DIBs are all considered 3D BLTs and are covered in the 3D rendering section. DIBs can be thought of as an indexed texture which uses the texture palette for performing the data translation. All drawing engines have swappable context. The same hardware can be used by multiple driver threads where the current state of the hardware is saved to memory and the appropriate state is loaded from memory on thread switches.


All operands for both 3D and classical BLTs can be in graphics aperture or cacheable system memory. Some operands can be immediates which are sent through the command stream. Immediate operands are: patterns, monochrome sources, DIB palettes, and DIB source operands. All non-monochrome operands which are not tiled have a stride granularity of a double-word (4 bytes).

The classical BLT commands support both linear addressing and X, Y coordinates with and without clipping. All X1 and Y1 destination and clipping coordinates are inclusive, while X2 and Y2 are exclusive. Currently, only destination coordinates can be negative. The source and clipping coordinates must be positive. If clipping is disabled, but a negative destination coordinate is specified, the negative coordinate is clipped to 0. Linear address BLT commands must supply a non-zero height and width. If either height or width = 0, then no accesses occur.

## **1.2 Classical BLT Engine Functional Description**

The graphics controller provides a hardware-based BLT engine to off load the work of moving blocks of graphics data from the host CPU. Although the BLT engine is often used simply to copy a block of graphics data from the source to the destination, it also has the ability to perform more complex functions. The BLT engine is capable of receiving three different blocks of graphics data as input as shown in the figure below. The source data may exist in the frame buffer or the Graphics aperture. The pattern data always represents an 8x8 block of pixels that can be located in the frame buffer, Graphics aperture, or passed through a command packet. The pattern data must be located in linear memory. The data already residing at the destination may also be used as an input. The destination data can also be located in the frame buffer or graphics aperture.





#### **Block Diagram and Data Paths of the BLT Engine**

The BLT engine may use any combination of these three different blocks of graphics data as operands, in both bit-wise logical operations to generate the actual data to be written to the destination, and in perpixel write-masking to control the writing of data to the destination. It is intended that the BLT engine will perform these bit-wise and per-pixel operations on color graphics data that is at the same color depth that the rest of the graphics system has been set. However, if either the source or pattern data is monochrome, the BLT engine has the ability to put either block of graphics data through a process called "color expansion" that converts monochrome graphics data to color. Since the destination is often a location in the on-screen portion of the frame buffer, it is assumed that any data already at the destination will be of the appropriate color depth.

## **1.2.1 Basic BLT Functional Considerations**

#### 1.2.1.1 Color Depth Configuration and Color Expansion

The graphics system and BLT engine can be configured for color depths of 8, 16, and 32 bits per pixel.

The configuration of the BLT engine for a given color depth dictates the number of bytes of graphics data that the BLT engine will read and write for each pixel while performing a BLT operation. It is assumed that any graphics data already residing at the destination which is used as an input is already at the color depth to which the BLT engine is configured. Similarly, it is assumed that any source or pattern data used as an input has this same color depth, unless one or both is monochrome. If either the source or pattern



data is monochrome, the BLT engine performs a process called "color expansion" to convert such monochrome data to color at the color depth to which the BLT engine has been set.

During "color expansion" the individual bits of monochrome source or pattern data that correspond to individual pixels are converted into 1, 2, or 4 bytes (which ever is appropriate for the color depth to which the BLT engine has been set). If a given bit of monochrome source or pattern data carries a value of 1, then the byte(s) of color data resulting from the conversion process are set to carry the value of a specified foreground color. If a given bit of monochrome source or pattern data carries a value of 0, the resulting byte(s) are set to the value of a specified background color or not written if transparency is selected.

The BLT engine is set to a default configuration color depth of 8, 16, or 32 bits per pixel through BLT command packets. Whether the source and pattern data are color or monochrome must be specified using command packets. Foreground and background colors for the color expansion of both monochrome source and pattern data are also specified through the command packets. The source foreground and background colors used in the color expansion of monochrome source data are specified independently of those used for the color expansion of monochrome pattern data.

#### 1.2.1.2 Graphics Data Size Limitations

The BLT engine is capable of transferring very large quantities of graphics data. Any graphics data read from and written to the destination is permitted to represent a number of pixels that occupies up to 65,536 scan lines and up to 32,768 bytes per scan line at the destination. The maximum number of pixels that may be represented per scan line's worth of graphics data depends on the color depth.

Any source data used as an input must represent the same number of pixels as is represented by any data read from or written to the destination, and it must be organized so as to occupy the same number of scan lines and pixels per scan line.

The actual number of scan lines and bytes per scan line required to accommodate data read from or written to the destination are set in the destination width & height registers or using X and Y coordinates within the command packets. These two values are essential in the programming of the BLT engine, because the engine uses these two values to determine when a given BLT operation has been completed.

#### 1.2.1.3 Bit-Wise Operations

The BLT engine can perform any one of 256 possible bit-wise operations using various combinations of the three previously described blocks of graphics data that the BLT engine can receive as input.

The choice of bit-wise operation selects which of the three inputs will be used, as well as the particular logical operation to be performed on corresponding bits from each of the selected inputs. The BLT engine automatically foregoes reading any form of graphics data that has not been specified as an input by the choice of bit-wise operation. An 8-bit code written to the raster operation field of the command packets chooses the bit-wise operation. The following table lists the available bit-wise operations and their corresponding 8-bit codes.

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
00	writes all 0's	20	D and ( P and ( notS ))
01	not( D or ( P or S )))	21	not( S or( D xor P ))
02	D and ( not( P or S ))	22	D and ( notS )

#### Bit-Wise Operations and 8-Bit Codes (00-3F)



Code		Code	Value Written to Bits at Destination
			not( S or ( P and ( notD )))
			( S xor P ) and ( D xor S )
	not( D or P )	25	not( P xor ( D and ( not( S and P ))))
	not( P or ( not( D xor S )))	26	S xor ( D or ( P and S ))
07	not( P or ( D and S ))	27	S xor ( D or ( not( P xor S )))
08	S and ( D and ( notP ))	28	D and ( P xor S )
09	not( P or ( D xor S ))	29	not( P xor ( S xor ( D or ( P and S ))))
0A	D and ( notP )	2A	D and ( not( P and S ))
0B	not( P or ( S and ( notD )))		not( S xor (( S xor P ) and ( P xor D )))
	S and ( notP )	2C	S xor ( P and ( D or S ))
	not( P or ( D and ( notS )))		P xor ( S or ( notD ))
0E	not( P or ( not( D or S )))	2E	P xor(S or(D xor P ))
0F	notP	2F	not( P and ( S or ( notD )))
10	P and ( not( D or S ))	30	P and ( notS )
11	not( D or S )	31	not( S or ( D and ( notP )))
12	not( S or ( not( D xor P )))	32	S xor(D or(P or S ))
13	not( S or ( D and P ))	33	notS
14	not( D or ( not( P xor S )))	34	S xor ( P or ( D and S ))
15	not( D or ( P and S ))	35	S xor(P or(not( D xor S )))
16	P xor ( S xor (D and ( not( P and S ))))	36	S xor(D or P)
17	not( S xor (( S xor P ) and ( D xor S )))	37	not( S and ( D or P ))
18	(S xor P) and (P xor D)	38	P xor(S and(D or P ))
19	not( S xor ( D and ( not( P and S ))))	39	S xor ( P or ( notD ))
1A	P xor ( D or ( S and P ))	3A	S xor(P or(D xor S ))
1B	not( S xor ( D and ( P xor S )))	3B	not( S and ( P or ( notD )))
1C	P xor ( S or ( D and P ))	3C	P xor S
1D	not( D xor ( S and ( P xor D )))	3D	S xor(P or(not( D or S )))
		3E	S xor(P or(D and(notS )))
1F	not( P and ( D or S ))	3F	not( P and S )

S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination

#### **Bit-Wise Operations and 8-bit Codes (40 - 7F)**

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
40	P and ( S and ( notD ))	60	P and ( D xor S )
41	not( D or ( P xor S ))	61	not( D xor ( S xor ( P or ( D and S ))))
42	(S xor D) and (P xor D)	62	D xor ( S and ( P or D ))
43	not( S xor ( P and ( not( D and S ))))	63	S xor ( D or ( notP ))
44	S and ( notD )	64	S xor(D and(P or S ))
45	not( D or ( P and ( notS )))	65	D xor(S or(notP ))
46	D xor(S or(P and D ))	66	D xor S
47	not( P xor ( S and ( D xor P )))	67	S xor(D or(not( P or S )))
48	S and ( D xor P )	68	not( D xor ( S xor ( P or ( not( D or S



Code	Value Written to Bits at Destination		Value Written to Bits at Destination
			)))))
	not( P xor ( D xor ( S or ( P and D ))))		not( P xor ( D xor S ))
			D xor(P and S)
			not( P xor ( S xor ( D and ( P or S ))))
		6C	S xor(D and P)
	not( S xor (( S xor P ) or ( D xor S )))	6D	not( P xor ( D xor ( S and ( P or D ))))
		6E	S xor ( D and ( P or ( notS )))
4F	not( P and ( D or ( notS )))	6F	not( P and ( not( D xor S )))
			P and ( not( D and S ))
	not( D or ( S and ( notP )))	71	not( S xor (( S xor D ) and ( P xor D )))
52	D xor (P or ( S and D ))	72	S xor ( D or ( P xor S ))
53	not( S xor ( P and ( D xor S )))	73	not( S and ( D or ( notP )))
54	not( D or ( not( P or S )))	74	D xor ( S or ( P xor D ))
	notD	75	not( D and ( S or ( notP )))
	D xor(P or S)	76	S xor ( D or ( P and ( notS )))
57	not( D and ( P or S ))	77	not( D and S )
58	P xor ( D and ( S or P ))	78	P xor ( D and S )
59	D xor(P or(notS ))	79	not( D xor ( S xor ( P and ( D or S ))))
5A	D xor P	7A	D xor ( P and ( S or ( notD )))
5B	D xor ( P or ( not( S or D )))	7B	not( S and ( not( D xor P )))
5C	D xor ( P or ( S xor D ))	7C	S xor ( P and ( D or ( notS )))
5D	not( D and ( P or ( notS )))	7D	not( D and ( not( P xor S )))
5E	D xor ( P or ( S and ( notD )))	7E	(SxorP) or (DxorS)
5F	not( D and P )	7F	not( D and ( P and S ))

S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination

#### Bit-Wise Operations and 8-bit Codes (80 - BF)

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
80	D and ( P and S )	A0	D and P
81	not(( S xor P ) or ( D xor S ))	A1	not( P xor ( D or ( S and ( notP ))))
82	D and ( not( P xor S ))	A2	D and ( P or ( notS ))
83	not( S xor ( P and ( D or ( notS ))))	A3	not( D xor ( P or ( S xor D )))
84	S and ( not( D xor P ))	A4	not( P xor ( D or ( not( S or P ))))
85	not( P xor ( D and ( S or ( notP ))))	A5	not( P xor D )
86	D xor ( S xor ( P and ( D or S )))	A6	D xor ( S and ( notP ))
87	not( P xor ( D and S ))	A7	not( P xor ( D and ( S or P )))
88	D and S	A8	D and ( P or S )
89	not( S xor ( D or ( P and ( notS ))))	A9	not( D xor ( P or S ))
8A	D and ( S or ( notP ))	AA	D
8B	not( D xor ( S or ( P xor D )))	AB	D or ( not( P or S))
8C	S and ( D or ( notP ))	AC	S xor (P and ( D xor S ))
8D	not( S xor ( D or ( P xor S )))	AD	not( D xor ( P or ( S and D )))
8E	S xor (( S xor D ) and ( P xor D ))	AE	D or ( S and ( notP ))



Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
8F	not( P and ( not( D and S )))	AF	D or ( notP )
90	P and ( not( D xor S ))	B0	P and ( D or ( notS ))
91	not( S xor ( D and ( P or ( notS ))))	B1	not( P xor ( D or ( S xor P )))
92	D xor ( P xor ( S and ( D or P )))	B2	S xor (( S xor P ) or ( D xor S ))
93	not( S xor ( P and D ))	B3	not( S and ( not( D and P )))
94	P xor ( S xor ( D and ( P or S )))	B4	P xor ( S and ( notD ))
95	not( D xor ( P and S ))	B5	not( D xor ( P and ( S or D )))
96	D xor(P xor S)	B6	D xor(P xor(S or(D and P )))
97	P xor ( S xor ( D or ( not( P or S ))))	B7	not( S and ( D xor P ))
98	not( S xor ( D or ( not( P or S ))))	B8	P xor(S and(D xor P ))
99	not( D xor S )	B9	not( D xor ( S or ( P and D )))
9A	D xor ( P and ( notS ))	BA	D or ( P and ( notS ))
9B	not( S xor ( D and ( P or S )))	BB	D or(notS)
9C	S xor ( P and ( notD ))	BC	S xor ( P and ( not( D and S )))
9D	not( D xor ( S and ( P or D )))	BD	not(( S xor D ) and ( P xor D ))
9E	D xor ( S xor ( P or ( D and S )))	BE	D or(P xor S)
9F	not( P and ( D xor S ))	BF	D or ( not( P and S ))

S = Source Data

P = Pattern Data

D = Data Already Existing at the Destination

#### **Bit-Wise Operations and 8-bit Codes (C0 - FF)**

Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
C0	P and S	E0	P and ( D or S )
C1	not( S xor ( P or ( D and ( notS ))))	E1	not( P xor ( D or S ))
	not( S xor ( P or ( not( D or S ))))	E2	D xor ( S and ( P xor D ))
C3 C4	not( P xor S )	E3	not( P xor ( S or ( D and P )))
C4	S and ( P or ( notD ))	E4	S xor ( D and ( P xor S ))
C5	not( S xor ( P or ( D xor S )))	E5	not( P xor ( D or ( S and P )))
	S xor ( D and ( notP ))	E6	S xor ( D and ( not( P and S )))
C7	not( P xor ( S and ( D or P )))	E7	not(( S xor P ) and ( P xor D ))
C8	S and ( D or P )	E8	S xor (( S xor P ) and ( D xor S ))
C9	not( S xor ( P or D ))	E9	not( D xor ( S xor ( P and ( not( D and S )))))
	D xor ( P and ( S xor D ))	EA	D or ( P and S )
	not( S xor ( P or ( D and S )))	EB	D or ( not( P xor S ))
		EC	S or ( D and P )
		ED	S or ( not( D xor P ))
CE	S or ( D and ( notP ))	EE	D or S
CF	S or ( notP )	EF	S or ( D or ( notP ))
D0	P and ( S or ( notD ))	F0	Р
D1	not( P xor ( S or ( D xor P )))	F1	P or ( not( D or S ))
D2	P xor ( D and ( notS ))	F2	P or ( D and ( notS ))
D3	not( S xor ( P and ( D or S )))	F3	P or ( notS )
D4	S xor (( S xor P ) and ( P xor D ))	F4	P or ( S and ( notD ))
D5	not( D and ( not( P and S )))	F5	P or ( notD )
D6	P xor ( S xor ( D or ( P and S )))	F6	P or ( D xor S )



Code	Value Written to Bits at Destination	Code	Value Written to Bits at Destination
D7	not( D and ( P xor S ))	F7	P or ( not( D and S ))
D8	P xor ( D and ( S xor P ))	F8	P or ( D and S )
D9	not( S xor ( D or ( P and S )))	F9	P or ( not( D xor S ))
DA	D xor ( P and ( not( S and D )))	FA	D or P
DB	not(( S xor P ) and ( D xor S ))	FB	D or ( P or ( notS ))
DC	S or ( P and ( notD ))	FC	P or S
DD	S or ( notD )	FD	P or ( S or ( notD ))
DE	S or ( D xor P )	FE	D or ( P or S )
DF	S or ( not( D and P ))	FF	writes all 1's

S = Source Data


P = Pattern Data

D = Data Already Existing at the Destination

#### 1.2.1.4 Per-Pixel Write-Masking Operations

The BLT engine is able to perform per-pixel write-masking with various data sources used as pixel masks to constrain which pixels at the destination are to be written to by the BLT engine. As shown in the figure below, either monochrome source or monochrome pattern data may be used as pixel masks. Color pattern data cannot be used. Another available pixel mask is derived by comparing a particular color range per color channel to either the color already specified for a given pixel at the destination or source.





#### Block Diagram and Data Paths of the BLT Engine

The command packets can specify the monochrome source or the monochrome pattern data as a pixel mask. When this feature is used, the bits that carry a value of 0 cause the bytes of the corresponding pixel at the destination to not be written to by the BLT engine, thereby preserving whatever data was originally carried within those bytes. This feature can be used in writing characters to the display, while also preserving the pre-existing backgrounds behind those characters. When both operands are in the transparent mode, the logical AND of the 2 operands are used for the write enables per pixel.

The 3-bit field, destination transparency mode, within the command packets can select per-pixel writemasking with a mask based on the results of color comparisons. The monochrome source background and foreground are range compared with either the bytes for the pixels at the destination or the source operand. This operation is described in the BLT command packet and register descriptions.


#### **1.2.1.5** When the Source and Destination Locations Overlap

It is possible to have BLT operations in which the locations of the source and destination data overlap. This frequently occurs in BLT operations where a user is shifting the position of a graphical item on the display by only a few pixels. In these situations, the BLT engine must be programmed so that destination data is not written into destination locations that overlap with source locations before the source data at those locations has been read. Otherwise, the source data will become corrupted. The XY commands determine whether there is an overlap and perform the accesses in the proper direction to avoid data corruption.



The following figure shows how the source data can be corrupted when a rectangular block is copied from a source location to an overlapping destination location. The BLT engine typically reads from the source location and writes to the destination location starting with the left-most pixel in the top-most line of both, as shown in step (a). As shown in step (b), corruption of the source data has already started with the copying of the top-most line in step (a) — part of the source that originally contained lighter-colored pixels has now been overwritten with darker-colored pixels. More source data corruption occurs as steps (b) through (d) are performed. At step (e), another line of the source data is read, but the two right-most pixels of this line are in the region where the source and destination locations overlap, and where the source has already been overwritten as a result of the copying of the top-most line in step (a). Starting in step (f), darker-colored pixels can be seen in the destination where lighter-colored pixels should be. This errant effect occurs repeatedly throughout the remaining steps in this BLT operation. As more lines are copied from the source location to the destination location, it becomes clear that the end result is not what was originally intended.







#### Source Corruption in BLT with Overlapping Source and Destination Locations


The BLT engine can alter the order in which source data is read and destination data is written when necessary to avoid source data corruption problems when the source and destination locations overlap. The command packets provide the ability to change the point at which the BLT engine begins reading and



writing data from the upper left-hand corner (the usual starting point) to one of the other three corners. The BLT engine may be set to read data from the source and write it to the destination starting at any of the four corners of the panel.

The XY command packets perform the necessary comparisons and start at the proper corner of each operand which avoids data corruption.








#### **Correctly Performed BLT with Overlapping Source and Destination Locations**

The following figure illustrates how this feature of the BLT engine can be used to perform the same BLT operation as was illustrated in the figure above, while avoiding the corruption of source data. As shown in the figure below, the BLT engine reads the source data and writes the data to the destination starting with



the right-most pixel of the bottom-most line. By doing this, no pixel existing where the source and destination locations overlap will ever be written to before it is read from by the BLT engine. By the time the BLT operation has reached step (e) where two pixels existing where the source and destination locations overlap are about to be over written, the source data for those two pixels has already been read.



#### Suggested Starting Points for Possible Source and Destination Overlap Situations


The figure above shows the recommended lines and pixels to be used as starting points in each of 8 possible ways in which the source and destination locations may overlap. In general, the starting point should be within the area in which the source and destination overlap.



## **1.2.2 Basic Graphics Data Considerations**

#### 1.2.2.1 Contiguous vs. Discontinuous Graphics Data

Graphics data stored in memory, particularly in the frame buffer of a graphics system, has organizational characteristics that often distinguish it from other varieties of data. The main distinctive feature is the tendency for graphics data to be organized in a discontinuous block of graphics data made up of multiple sub-blocks of bytes, instead of a single contiguous block of bytes.




#### Representation of On-Screen Single 6-Pixel Line in the Frame Buffer

The figure above shows an example of contiguous graphics data — a horizontal line made up of six adjacent pixels within a single scan line on a display with a resolution of 640x480. Presuming that the graphics system driving this display has been set to 8 bits per pixel and that the frame buffer's starting address of 0h corresponds to the upper left-most pixel of this display, then the six pixels that make this horizontal line starting at coordinates (256, 256) occupies the six bytes starting at frame buffer address 28100h, and ending at address 28105h.

In this case, there is only one scan line's worth of graphics data in this single horizontal line, so the block of graphics data for all six of these pixels exists as a single, contiguous block comprised of only these six bytes. The starting address and the number of bytes are the only pieces of information that a BLT engine would require to read this block of data.

The simplicity of the above example of a single horizontal line contrasts sharply to the example of discontinuous graphics data depicted in the figure below. The simple six-pixel line of the figure above is now accompanied by three more six-pixel lines placed on subsequent scan lines, resulting in the 6x4 block of pixels shown.





#### Representation of On-Screen 6x4 Array of Pixels in the Frame Buffer



Since there are other pixels on each of the scan lines on which this 6x4 block exists that are not part of this 6x4 block, what appears to be a single 6x4 block of pixels on the display must be represented by a discontinuous block of graphics data made up of 4 separate sub-blocks of six bytes apiece in the frame buffer at addresses 28100h, 28380h, 28600h, and 28880h. This situation makes the task of reading what appears to be a simple 6x4 block of pixels more complex. However, there are two characteristics of this 6x4 block of pixels that help simplify the task of specifying the locations of all 24 bytes of this discontinuous block of graphics data: all four of the sub-blocks are of the same length, and the four sub-blocks are separated from each other at equal intervals.

The BLT engine is designed to make use of these characteristics of graphics data to simplify the programming required to handle discontinuous blocks of graphics data. For such a situation, the BLT engine requires only four pieces of information: the starting address of the first sub-block, the length of a sub-block, the offset (in bytes), pitch, of the starting address of each subsequent sub-block, and the quantity of sub-blocks.

#### 1.2.2.2 Source Data

The source data may exist in the frame buffer or elsewhere in the graphics aperture where the BLT engine may read it directly, or it may be provided to the BLT engine by the host CPU through the command packets. The block of source graphics data may be either contiguous or discontinuous, and may be either in color (with a color depth that matches that to which the BLT engine has been set) or monochrome.

The source select bit in the command packets specifies whether the source data exists in the frame buffer or is provided through the command packets. Monochrome source data is always specified as being supplied through an immediate command packet.



If the color source data resides within the frame buffer or elsewhere in the graphics aperture, then the Source Address Register, specified in the command packets is used to specify the address of the source.

In cases where the host CPU provides the source data, it does so by writing the source data to ring buffer directly after the BLT command that requires the data or uses an IMMEDIATE\_INDIRECT\_BLT command packet which has a size and pointer to the operand in Graphics aperture.

The block of bytes sent by the host CPU through the command packets must be quadword-aligned and the source data contained within the block of bytes must also be aligned.

To accommodate discontinuous source data, the source and destination pitch registers can be used to specify the offset in bytes from the beginning of one scan line's worth source data to the next. Otherwise, if the source data is contiguous, then an offset equal to the length of a scan line's worth of source data should be specified.

#### 1.2.2.3 Monochrome Source Data

The opcode of the command packet specifies whether the source data is color or monochrome. Since monochrome graphics data only uses one bit per pixel, each byte of monochrome source data typically carries data for 8 pixels which hinders the use of byte-oriented parameters when specifying the location and size of valid source data. Some additional parameters must be specified to ensure the proper reading and use of monochrome source data by the BLT engine. The BLT engine also provides additional options for the manipulation of monochrome source data versus color source data.

The various bit-wise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome data, the BLT engine converts it into color through a process called color expansion, which takes place as a BLT operation is performed. In color expansion the single bits of monochrome source data are converted into one, two, or four bytes (depending on the color depth) of color data that are set to carry value corresponding to either the foreground or background color that have been specified for use in this conversion process. If a given bit of monochrome source data carries a value of 1, then the byte(s) of color data resulting from the conversion process will be set to carry the value of the foreground color. If a given bit of monochrome source data carries a value of 0, then the resulting byte(s) will be set to the value of the background color. The foreground and background colors used in the color expansion of monochrome source data can be set in the source expansion foreground color register and the source expansion background color register.

The BLT Engine requires that the bit alignment of each scan line's worth of monochrome source data be specified. Each scan line's worth of monochrome source data is word aligned but can actually start on any bit boundary of the first byte. Monochrome text is special cased and it is bit or byte packed, where in bit packed there are no invalid pixels (bits) between scan lines. There is a 3 bit field which indicates the starting pixel position within the first byte for each scan line, Mono Source Start.

The BLT engine also provides various clipping options for use with specific BLT commands (BLT\_TEXT) with a monochrome source. Clipping is supported through: Clip rectangle Y addresses or coordinates and X coordinates along with scan line starting and ending addresses (with Y addresses) along with X starting and ending coordinates.

The maximum immediate source size is 128 bytes.

#### 1.2.2.4 Pattern Data


The color pattern data must exist within the frame buffer or Graphics aperture where the BLT engine may read it directly or it can be sent through the command stream. The pattern data must be located in linear memory.



Monochrome pattern data is supplied by the command packet when it is to be used. As shown in figure below, the block of pattern graphics data always represents a block of 8x8 pixels. The bits or bytes of a block of pattern data may be organized in the frame buffer memory in only one of three ways, depending upon its color depth which may be 8, 16, or 32 bits per pixel (whichever matches the color depth to which the BLT engine has been set), or monochrome.


The maximum color pattern size is 256 bytes.






The Pattern Address Register is used to specify the address of the color pattern data at which the block of pattern data begins. The three least significant bits of the address written to this register are ignored, because the address must be in terms of quadwords. This is because the pattern must always be located on an address boundary equal to its size. Monochrome patterns take up 8 bytes, or a single quadword of space, and are loaded through the command packet that uses it. Similarly, color patterns with color depths of 8, 16, and 32 bits per pixel must start on 64-byte, 128-byte and 256-byte boundaries, respectively. The next 3 figures show how monochrome, 8bpp, 16bpp, and 32bpp pattern data , respectively, is organized in memory.

#### 8bpp Pattern Data -- Occupies 64 Bytes (8 quadwords)



B6764-01






#### 16bpp Pattern Data -- Occupies 128 Bytes (16 quadwords)

B6765-01

#### 32bpp Pattern Data -- Occupies 256 Bytes (32 quadwords)



The opcode of the command packet specifies whether the pattern data is color or monochrome. The various bit-wise logical operations and per-pixel write-masking operations were designed to work with color data. In order to use monochrome pattern data, the BLT engine is designed to convert it into color through a process called "color expansion" which takes place as a BLT operation is performed. In color expansion, the single bits of monochrome pattern data are converted into one, two, or four bytes (depending on the color depth) of color data that are set to carry values corresponding to either the foreground or background color that have been specified for use in this process. The foreground color is used for pixels corresponding to a bit of monochrome pattern data that carry the value of 1, while the background color is used where the corresponding bit of monochrome pattern data carries the value of 0. The foreground and background colors used in the color expansion of monochrome pattern data can be set in the Pattern Expansion Foreground Color Register and Pattern Expansion Background Color Register.

#### 1.2.2.5 Destination Data

There are actually two different types of "destination data": the graphics data already residing at the location that is designated as the destination, and the data that is to be written into that very same location as a result of a BLT operation.

The location designated as the destination must be within the frame buffer or Graphics aperture where the BLT engine can read from it and write to it directly. The blocks of destination data to be read from and written to the destination may be either contiguous or discontinuous. All data written to the destination will have the color depth to which the BLT engine has been set. It is presumed that any data already existing



at the destination which will be read by the BLT engine will also be of this same color depth — the BLT engine neither reads nor writes monochrome destination data.

The Destination Address Register is used to specify the address of the destination.


To accommodate discontinuous destination data, the Source and Destination Pitch Registers can be used to specify the offset in bytes from the beginning of one scan line's worth of destination data to the next. Otherwise, if the destination data is contiguous, then an offset equal to the length of a scan line's worth of destination data should be specified.

## **1.2.3 BLT Programming Examples**

#### 1.2.3.1 Pattern Fill — A Very Simple BLT

In this example, a rectangular area on the screen is to be filled with a color pattern stored as pattern data in off-screen memory. The screen has a resolution of 1024x768 and the graphics system has been set to a color depth of 8 bits per pixel.

#### **On-Screen Destination for Example Pattern Fill BLT**




B6767-01

As shown in the figure above, the rectangular area to be filled has its upper left-hand corner at coordinates (128, 128) and its lower right-hand corner at coordinates (191, 191). These coordinates define a rectangle covering 64 scan lines, each scan line's worth of which is 64 pixels in length — in other words, an array of 64x64 pixels. Presuming that the pixel at coordinates (0, 0) corresponds to the byte at



address 00h in the frame buffer memory, the pixel at (128, 128) corresponds to the byte at address 20080h.



#### Pattern Data for Example Pattern Fill BLT

As shown in figure above, the pattern data occupies 64 bytes starting at address 100000h. As always, the pattern data represents an 8x8 array of pixels.

The BLT command packet is used to select the features to be used in this BLT operation, and must be programmed carefully. The vertical alignment field should be set to 0 to select the top-most horizontal row of the pattern as the starting row used in drawing the pattern starting with the top-most scan line covered by the destination. The pattern data is in color with a color depth of 8 bits per pixel, so the dynamic color enable should be asserted with the dynamic color depth field should be set to 0. Since this BLT operation does not use per-pixel write-masking (destination transparency mode), this field should be set to 0. Finally, the raster operation field should be programmed with the 8-bit value of F0h to select the bit-wise logical operation in which a simple copy of the pattern data to the destination takes place. Selecting this bit-wise operation in which no source data is used as an input causes the BLT engine to automatically forego either reading source data from the frame buffer.

The Destination Pitch Register must be programmed with number of bytes in the interval from the start of one scan line's worth of destination data to the next. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024.

Bits [31:3] of the Pattern Address Register must be programmed with the address of the pattern data.


Similarly, bits [31:0] of the Destination Address Register must be programmed with the byte address at the destination that will be written to first. In this case, the address is 20080h, which corresponds to the byte representing the pixel at coordinates (128, 128).

This BLT operation does not use the values in the Source Address Register or the Source Expansion Background or Foreground Color Registers.

The Destination Width and Height Registers (or the Destination X and Y Coordinates) must be programmed with values that describe to the BLT engine the 64x64 pixel size of the destination location. The height should be set to carry the value of 40h, indicating that the destination location covers 64 scan lines. The width should be set to carry the value of 40h, indicating that each scan line's worth of destination data occupies 64 bytes. All of this information is written to the ring buffer using the PAT\_BLT (or XY\_PAT\_BLT) command packet.



#### **Results of Example Pattern Fill BLT**




The figure above shows the end result of performing this BLT operation. The 8x8 pattern has been repeatedly copied ("tiled") into the entire 64x64 area at the destination.

#### **1.2.3.2** Drawing Characters Using a Font Stored in System Memory

In this example BLT operation, a lowercase letter "f" is to be drawn in black on a display with a gray background. The resolution of the display is 1024x768, and the graphics system has been set to a color depth of 8 bits per pixel.






#### **On-Screen Destination for Example Character Drawing BLT**

The figure above shows the display on which this letter "f" is to be drawn. As shown in this figure, the entire display has been filled with a gray color. The letter "f" is to be drawn into an 8x8 region on the display with the upper left-hand corner at the coordinates (128, 128).

#### Source Data in System Memory for Example Character Drawing BLT



B6771-01

The figure above shows both the 8x8 pattern making up the letter "f" and how it is represented somewhere in the host's system memory — the actual address in system memory is not important. The letter "f" is represented in system memory by a block of monochrome graphics data that occupies 8 bytes. Each byte carries the 8 bits needed to represent the 8 pixels in each scan line's worth of this graphics data. This type of pattern is often used to store character fonts in system memory.

During this BLT operation, the host CPU will read this representation of the letter "f" from system memory, and write it to the BLT engine by performing memory writes to the ring buffer as an immediate monochrome BLT operand following the BLT\_TEXT command. The BLT engine will receive this data through the command stream and use it as the source data for this BLT operation. The BLT engine will be set to the same color depth as the graphics system — 8 bits per pixel, in this case. Since the source data in this BLT operation is monochrome, color expansion must be used to convert it to an 8 bpp color depth. To ensure that the gray background behind this letter "f" is preserved, per-pixel write masking will be performed, using the monochrome source data as the pixel mask.



The BLT Setup and Text\_immediate command packets are used to select the features to be used in this BLT operation. Only the fields required by these two command packets must be programmed carefully. The BLT engine ignores all other registers and fields. The source select field in the Text\_immediate command must be set to 1, to indicate that the source data is provided by the host CPU through the command packet. Finally, the raster operation field should be programmed with the 8-bit value CCh to select the bit-wise logical operation that simply copies the source data to the destination. Selecting this bit-wise operation in which no pattern data is used as an input, causes the BLT engine to automatically forego reading pattern data from the frame buffer.

The Setup Pattern/Source Expansion Foreground Color Register to specify the color with which the letter "f" will be drawn. There is no Source address. All scan lines of the glyph are bit packed and the clipping is controlled by the ClipRect registers from the SETUP\_BLT command and the Destination Y1, Y2, X1, and X2 registers in the TEXT\_BLT command. Only the pixels that are within (inclusive comparisons) the clip rectangle are written to the destination surface.


The Destination Pitch Register must be programmed with a value equal to the number of bytes in the interval between the first bytes of each adjacent scan line's worth of destination data. Since the color depth is 8 bits per pixel and the horizontal resolution of the display is 1024 pixels, the value to be programmed into these bits is 400h, which is equal to the decimal value of 1024. Since the source data used in this BLT operation is monochrome, the BLT engine will not use a byte-oriented pitch value for the source data.

Since the source data is monochrome, color expansion is required to convert it to color with a color depth of 8 bits per pixel. Since the Setup Pattern/Source Expansion Foreground Color Register is selected to specify the foreground color of black to be used in drawing the letter "f", this register must be programmed with the value for that color. With the graphics system set for a color depth of 8 bits per pixel, the actual colors are specified in the RAMDAC palette, and the 8 bits stored in the frame buffer for each pixel actually specify the index used to select a color from that palette. This example assumes that the color specified at index 00h in the palette is black, and therefore bits [7:0] of this register should be set to 00h to select black as the foreground color. The BLT engine ignores bits [31:8] of this register because the selected color depth is 8 bits per pixel. Even though the color expansion being performed on the source data normally requires that both the foreground and background colors be specified, the value used to specify the background color is not important in this example. Per-pixel write-masking is being performed with the monochrome source data as the pixel mask, which means that none of the pixels in the source data that will be converted to the background color will ever be written to the destination. Since these pixels will never be seen, the value programmed into the Pattern/Source Expansion Background Color Register to specify a background color is not important.

The Destination Width and Height Registers are not used. The Y1, Y2, X1, and X2 are used to describe to the BLT engine the 8x8 pixel size of the destination location. The Destination Y1 and Y2 address (or coordinate) registers must be programmed with the starting and ending scan line address (or Y coordinates) of the destination data. This address is specified as an offset from the start of the frame buffer of the scan line at the destination that will be written to first. The destination X1 and X2 registers must be programmed with the starting pixel offsets from the beginning of the scan line.

This BLT operation does not use the values in the Pattern Address Register, the Source Expansion Background Color Register, or the Source Expansion Foreground Color Register.





#### **Results of Example Character Drawing BLT**

The preceding shows the end result of performing this BLT operation. Only the pixels that form part of the actual letter "f" have been drawn into the 8x8 destination location on the display, leaving the other pixels within the destination with their original gray color.

## 1.3 BLT Instruction Overview

This chapter defines the instructions used to control the 2D (BLT) rendering function.

The instructions detailed in this chapter are used across devices. However, slight changes may be present in some instructions (i.e., for features added or removed), or some instructions may be removed entirely. Refer to the *Device Dependencies* chapter for summary information regarding device-specific behaviors/interfaces/features.

The XY instructions offload the drivers by providing X and Y coordinates and taking care of the access directions for overlapping BLTs without fields specified by the driver.

Color pixel sizes supported are 8, 16, and 32 bits per pixel (bpp). All pixels are naturally aligned.

## 1.4 BLT Engine State

Most of the BLT instructions are state-free, which means that all states required to execute the command is within the instruction. If clipping is not used, then there is no shared state for many of the BLT instructions. This allows the BLT Engine to be shared by many drivers with minimal synchronization between the drivers.

Instructions which share state are:

All instructions that are X,Y commands and use the Clipping Rectangle by asserting the Clip Enable field

All XY\_Setup Commands (XY\_SETUP\_BLT and XY\_SETUP\_MONO\_PATTERN\_SL\_BLT, XY\_SETUP\_CLIP\_BLT) load the shared state for the following commands:

XY\_PIXEL\_BLT

(Negative Stride (=Pitch) Not Allowed)



XY\_SCANLINES\_BLT XY\_TEXT\_BLT XY\_TEXT\_IMMEDIATE\_BLT

(Negative Stride (=Pitch) Not Allowed) (Negative Stride (=Pitch) Not Allowed)

State registers that are saved & restored in the Logical Context:

- BR1+ Setup Control (Solid Pattern Select, Clipping Enable, Mono Source Transparency Mode, Mono Pattern Transparency Mode, Color Depth[1:0], Raster Operation[7:0], & Destination Pitch[15:0]) + 32bpp Channel Mask[1:0], Mono / Color Pattern
- BR05 Setup Background Color
- BR06 Setup Foreground Color
- BR07 Setup Pattern Base Address
- BR09 Setup Destination Base Address
- BR20 DW0 for a Monochrome Pattern
- BR21 DW1 for a Monochrome Pattern
- BR24 ClipRectY1'X1
- BR25 ClipRectY2'X2

## 1.5 Cacheable Memory Support

The BLT Engine can be used to transfer data <u>between</u> cacheable ("system") memory and uncached ("main", or "UC") graphics memory using the BLT instructions. The GTT must be properly programmed to map memory pages as cacheable or UC. Only linear-mapped (not tiled) surfaces can be mapped as cacheable.

Transfers between cacheable sources and cacheable destinations are <u>not</u> supported. Patterns and monochrome sources can not be located in cacheable memory.

Cacheable write operands <u>do not snoop</u> the processor's cache nor update memory until evicted from the render cache. Cacheable read or write operands are not snooped (nor invalidated) from either internal cache by external (processor, hublink,...) accesses.

## **1.6 Device Cache Coherency: Render & Texture Caches**

Software must initiate cache flushes to enforce coherency between the render and texture caches, i.e., both the render and texture caches must be flushed before a BLT destination surface can be reused as a texture source. Color sources and destinations use the render cache, while patterns and monochrome sources use the texture cache.

## **1.7 BLT Engine Instructions**

The Instruction Target field is used as an opcode by the BLT Engine state machine to qualify the control bits that are relevant for executing the instruction. The descriptions for each DWord and bit field are contained in the *BLT Engine Instruction Field Definition* section. Each DWord field is described as a register, but none of these registers can be written of read through a memory mapped location – they are internal state only.

## 1.7.1 BLT Programming Restrictions

**Overlapping Source/Destination BLTs:** The following condition must be avoided when programming the Blt engine: Linear surfaces with a cache line in scan line Y for the source stream overlapping with a cache line in scan line Y-1 for the dest stream (=> non-aligned surface pitches). The cache coherency



rules combined with the Blitter data consumption rules result in UNDEFINED operation. (Note that this restriction will likely follow forward to future products due to architectural complexities.) There are two suggested software workarounds:

In order to perform coherent overlapping Blts, (a) the Source and Destination Base Address registers must hold the same value (without alignment restriction), and (b) the Source and Destination Pitch registers (BR11,BR13) must both be a multiple of 64 bytes.

If (a) isn't possible, do overlapping source copy BLTs as two blits, using a separate intermediate surface.

All reserved fields must be programmed to 0s.

When using monosource or text data (bit/byte/word aligned): do not program pixel widths greater than 32,745 pixels.

The other way to do this is driver should always program a dummy 3D

NON-PIPELINE state following the BLT commands.

**Immediate Commands:** There must be at least 1 command after any immediate blitter commands before head == tail. This can be a simple MI\_NOOP.

## **1.8 Fill/Move Instructions**

These instructions use linear addresses with width and height. BLT clipping is not supported.

## 1.8.1 COLOR\_BLT (Fill)

COLOR_BLT						
Length Bias:			2			
Length Dias.			۷۲			
COLOR_BLT is the simplest BLT operation. It performs a color fill to the destination (with a possible ROP). The only operand is the destination operand which is written dependent on the raster operation. The solid pattern color is stored in the pattern background register.						
	This instruction is optimized to run at the maximum memory write bandwidth. The typical Raster operation code = F0 which performs a copy of the pattern background register to the destination.					
DWord	Bit		Description			
0	31:29	Client				
		Default Value:	02h 2D Processor			
BR00		Format:	Opcode			
	28:22	Instruction Target	(Opcode)			
		Default Value:	40h			
		Format:	Opcode			
	21:20	32bpp Byte Mask This field is only use	ed for 32bpp.			
		Value	Name			



		(	COLOR_BLT				
		1xb     Write Alpha Channel       x1b     Write RGB Channel       Reserved					
	19:5						
		Format:	MBZ				
	5:0	DWord Length					
		Default Value:	03h				
1	31:26	Reserved					
		Format:	MBZ				
BR13	25:24	Color Depth					
		Value	Name				
		00b	8 Bit Color				
		01b	16 Bit Color(565)				
		10b	16 Bit Color(1555)				
		11b	32 Bit Color				
	23:16	Raster Operation					
	15:0	Destination Pitch (Signed) Destination pitch in bytes (Same as before).					
2	31:16	Destination Height (in scan lines)					
BR14	15:0	Destination Byte Width (in bytes)					
3	31:0	Destination Address Address of the first byte to be written.					
BR09							
4	31:0	Solid Pattern Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]					
BR16							

## 1.8.2 SRC\_COPY\_BLT (Move)

SRC_COPY_BLT							
Length Bias:			2				
This BLT instruction performs a color source copy where the only operands involved is a color source and destination of the same bit width. The source and destination operands may overlap. The command must indicate the horizontal and vertical directions: either forward or backwards to avoid data corruption. The X direction (horizontal) field applies to both the							
destination and source operands. The source and destination pitches (stride) are signed.							
DWord	Bit		Description				
0	31:29	Client					
		Default Value:	02h 2D Processor				
BR00		Format:	Opcode				
	28:22	Instruction Target(Opcode)					



		SRC_COPY_BLT				
	Default Value:		43h			
	Format:		Opcode			
21:20	32bpp Byte Mask This field is only used for 32bpp.					
			Name			
10.5						
19.5			MBZ			
5.0						
5.0			04h			
31						
51			MBZ			
30	X Direction					
	(1 = written from right to left (decrementing = backwards); 0 = incrementing)					
29:26	Reserved					
	Format:		MBZ			
25:24	Color Depth	Color Depth				
	Value		Name			
	00b					
		32 Bit Color				
23:16						
15:0	Destination Pitch (signed)					
15:0	Destination Byte Width (in bytes)					
31:0	Destination Address Address of the first byte to be written.					
31:16	Reserved	Reserved				
	Format:		MBZ			
15:0	Source Pitch (double word aligned and signed)					
31:0	Source Address					
		byte to be read.				
	19:5         5:0         31         30         29:26         25:24         23:16         15:0         31:16         15:0         31:0         31:16	21:20       32bpp Byte Mask This field is only use Value         1xb       x1b         19:5       Reserved Format:         5:0       DWord Length Default Value:         31       Reserved Format:         30       X Direction (1 = written from rig)         29:26       Reserved Format:         25:24       Color Depth Value         00b       01b         10b       11b         23:16       Raster Operation         15:0       Destination Pitch in Destination pitch in         31:16       Destination Addres         31:16       Reserved Format:         31:16       Reserved Formation pitch in         31:16       Destination Addres         31:16       Reserved Format:         31:10       Destination Addres         31:10       Source Pitch (double word aligne)         31:0       Source Address	Default Value:         Format:         21:20       32bpp Byte Mask This field is only used for 32bpp.         Value         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:5       Reserved         Format:       5:0         DWord Length         Default Value:         31       Reserved         Format:       30         X Direction (1 = written from right to left (decrementing = back)         29:26       Reserved         Format:       30         25:24       Color Depth         00b       8 Bit Color         01b       16 Bit Color(565)         10b       16 Bit Color(565)         10b       16 Bit Color(565)         11b       32 Bit Color         23:16       Raster Operation         15:0       Destination Pitch (signed)         Destination pitch in bytes (Same as before).         31:16       Destination Address         Address of the first byte to be written.         31:0       Source Pitch (double word aligned and signed)			


## 1.9 2D (X,Y) BLT Instructions

Most BLT instructions (prefixed with "XY\_") use 2D X,Y coordinate specifications vs. lower-level linear addresses. These instructions also support simple 2D clipping against a clip rectangle.



The top and left Clipping coordinates are inclusive. The bottom and right coordinates are exclusive. The BLT Engine performs a trivial reject for all CLIP BLT instructions before performing any accesses.

Negative destination and source coordinates are supported. In the case of negative source coordinates, the destination X1 and Y1 are modified by the absolute value of the negative source coordinate before the destination clip checking and final drawing coordinates are calculated. The absolute value of the source negative coordinate is added to the corresponding destination coordinate. The BLT engine clipping also checks for (DX2 [ or = DX1) or (DY2 [ or = DY1) after this calculation and if true, then the BLT is totally rejected.



DX1, DY1, CX1, and CY1 are inclusive, while DX2, DY2, CX2, and CY2 are exclusive.

Destination pixel address = (Destination Base Address + (Destination Y coordinate \* Destination pitch) + (Destination X coordinate \* bytes per pixel)).


Source pixel address = (Source Base Address + (Source Y coordinate \* Source pitch) + (Source X coordinate \* bytes per pixel)).

Since there is 1 set of Clip Rectangle registers, the Interrupt Ring BLT commands either MUST NEVER enable clipping with these command and never use the XY\_Pixel\_BLT, XY\_Scanline\_BLT, nor XY\_Text\_BLT commands or it must use context switching. The Interrupt rings can also use the non-clipped, linear address commands specified before this section.

The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards



access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses are performed backwards.



35



## 1.9.1 XY\_SETUP\_BLT

## XY\_SETUP\_BLT

Length Bias:

2

This setup instruction supplies common setup information including clipping coordinates used by the XY commands: XY\_PIXEL\_BLT, XY\_SCANLINE\_BLT, XY\_TEXT\_BLT, and XY\_TEXT\_BLT\_IMMEDIATE.

These are the only instructions that require that state be saved between instructions other than the Clipping parameters. There are 5 dedicated registers to contain the state for the 3 setup BLT instructions (XY\_SETUP\_BLT, XY\_SETUP\_MONO\_PATTERN\_SL\_BLT, and XY\_SETUP\_CLIP\_BLT. All other BLTs use a temporary version of these. The 5 double word registers are: DW1 (Setup Control), DW6 (Setup Foreground color), DW5 (Setup Background color), DW7 (Setup Pattern address), and DW4 (Setup Destination Base Address).

Difford		Description						
BR00	31:29							
		Default Value:			02h 2D Processor			
		Format:			Opcode			
		Instruction Target(Opcode)						
		Default Value:			01h			
		Format:			Opcode			
	21:20	32 bpp Byte Mask						
		Val			Name			
		1xb		Write Alpha Channel				
r.		x1b		Write RGB Channel				
		Reserved						
		Format:			MBZ			
		Tiling Enable						
		Value		Nam	ne	Description		
		0b		bled (Linear Blit)				
		1b	Tiling Enal	bled		(Tile-X or Tile-Y)		
ľ		Reserved						
		Format:			MBZ			
	7:0	DWord Length						
		Default Valu	e:		06h			
1	31	Reserved						
		Format: MBZ						
		Clipping Enabled						
		Value			Name			
					Disabled			
		1b			Enabled			
		Mono Source Transparency Mode						
		Value		Name				
		0b		Ise Background				
		1b	Т	Transparency Enabled				
	28:26	Reserved						
	-							



			XY_SETUP_BLT				
		Format:	MBZ				
	25:24	Color Depth					
		Value	Name				
			8 Bit Color				
		01b	16 Bit Color(565)				
		10b	16 Bit Color(1555)				
ļ			32 Bit Color				
	23:16	Raster Operation					
	10.0	<b>Destination Pitch in DWords</b> 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).					
2	31:16	ClipRect Y1 Coordinate (30:16 = 15 bit positive nu					
BR24	15:0	ClipRect X1 Coordinate (14:00 = 15 bit positive nu					
3	31:16	ClipRect Y2 Coordinate (30:16 = 15 bit positive nu					
BR25	15:0	ClipRect X2 Coordinate (Right) (14:00 = 15 bit positive number)					
4 BR09		Setup Destination Base Base address of the desti address is limited to 4Kby	nation surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this				
5 BR05		<b>Setup Background Cold</b> 8 bit = [7:0], 16 bit = [15:0					
6		<b>Setup Foreground Colo</b> 8 bit = [7:0], 16 bit = [15:0	r ], 32 bit = [31:0] (SLB and TB only)				
BR06	21.0	Setup Pattern Base Add	less for Color Pattern				
7 BR07	31:0		(SLB only) (Note no NPO2 change here). The pattern data must be located				



## 1.9.2 XY\_SETUP\_MONO\_PATTERN\_SL\_BLT

## XY\_SETUP\_MONO\_PATTERN\_SL\_BLT

Length	Bias:				2			
 This se	tup ins	struction supplies c	ommon	setup information	on including clipping coordinates used exclusively wit	h the		
					an line of monochrome pattern and destination are the			
operan		wed.						
DWord		<b></b>			Description			
0	31:29	Client						
		Default Value:			02h 2D Processor			
BR00			Format: Opcode					
	28:22		Instruction Target(Opcode)					
		Default Value:			11h			
ļ		Format: Opcode						
	21:20	32 bpp Byte Masi	<b>(</b>					
		Value			Name			
		1xb		rite Alpha Chan				
 			1b Write RGB Channel					
	19:12	Reserved			h			
		Format:			MBZ			
	11	Tiling Enable						
		Value		Name				
				sabled (Linear B				
		1b Tiling Enabled (Tile-X or Tile-Y						
	10:8	Reserved						
]		Format: MBZ						
1	7:0	DWord Length						
		Default Value: 07h						
1	31	Solid Pattern Select						
		(SLB and Pixel onl	у)					
BR01		Value			Name			
		0		No Solid Patte	ern			
l G				Solid Pattern				
	30	Clipping Enabled	Value		Name			
		0b	value		Disabled			
		00 1b			Enabled			
r <mark>i</mark>								
	29	<b>Reserved</b> Format:			MBZ			
l G					MBZ			
	28	Mono Pattern Tra Value	nspare	ncy Mode	Namo			
		0b		Background	Name			
		1b		sparency Enab	led			
r <mark>i</mark>	07.00		μια					
	27:26	<b>Reserved</b> Format:			MBZ			
	25:24	Color Depth Value			Nomo			
		value			Name			



		XY_SETUP_MONO_PATTERN_SL_BLT						
		00b 8 Bit Color						
		01b 16 Bit Color(565)						
		10b 16 Bit Color(1555)						
		11b 32 Bit Color						
	23:16	6 Raster Operation						
	15:0	<ul> <li>15:0 Destination Pitch in DWords</li> <li>2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).</li> </ul>						
2	31:16	6 ClipRect Y1 Coordinate (Top) (30:16 = 15 bit positive number)						
BR24	15:0	ClipRect X1 Coordinate (Left) (14:00 = 15 bit positive number)						
3	31:16	6 ClipRect Y2 Coordinate (Bottom) (30:16 = 15 bit positive number)						
BR25	15:0	ClipRect X2 Coordinate (Right) (14:00 = 15 bit positive number)						
4 BR09	31:0	Setup Destination Base Address Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.						
5 BR05	31:0	Setup Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] All						
6 BR06	31:0	Setup Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] (SLB and TB only)						
7 BR20	31:0	DW0 (least significant) for a Monochrome Pattern						
8 8 BR21	31:0	DW1 (most significant) for a Monochrome Pattern						



## 1.9.3 XY\_SETUP\_CLIP\_BLT

]		XY_	SETUP_CLIP_BL	r		
Length Bias:				2		
	•		coordinate registers. These a	re the same clipping registers as the		
Setup clipping re		e				
DWord 0	Bit	Client	Descri	otion		
0	31:29	Default Value	026.21	) Processor		
BR00		Format:				
	28:22		arget(Opcode)	···		
	20.22	Default Value		03h		
		Format:	·	Opcode		
·¦	21:12	Reserved				
		Format:		MBZ		
4						
	11	Tiling Enable		Name		
		0b	Tiling Disabled (Linear Blit)	Name		
		1b	Tiling Enabled (Tile-X or Tile-	Y		
r <mark>i</mark>	10:8	Reserved		·		
	10.0	Format:		MBZ		
4	7:0	DWord Leng	<u>ь</u>			
	7:0	Default Value		01h		
1	24.40		Coordinate (Top)	p III		
1	31:16	-	· · · ·			
BR24	15:0	(30:16 = 15 bit positive number) ClipRect X1 Coordinate (Left)				
	10.0		t positive number)			
2	31:16	·	Coordinate (Bottom)			
			t positive number)			
BR25	15:0	ClipRect X2	Coordinate (Right)			
		(14:00 = 15 b	t positive number)			



# 1.9.4 XY\_PIXEL\_BLT

			XY_PIXEL_B	LT			
Length Bias:					2		
4 comparisons	s, then the p	oixel supplie	stination Y coordinate is comp d in the XY_SETUP_BLT inst a Y coordinate * Destination p	ruction is written wit	th the raster operation to		
Negative Strid			vith 0's or 1's. There is no sou the Setup command is Not Al	owed			
DWord	Bit		C	escription			
0	31:29	Client					
BR00			Default Value: 02h 2D Processor Format: Opcode				
BRUU	00.00		Instruction Target(Opcode)				
	28:22	Default Va		24	lb		
		Format:	alue.				
.l							
	21:12	Reserved			7		
,		Format:		MBZ	<u></u>		
	11	Tiling Ena			Description		
		Value 0b	Name           Tiling Disabled (Linear Blit)		Description		
		05 1b	Tiling Enabled		(Tile-X or Tile-Y)		
4		-					
	10:8	Reserved Format:			7		
ļ				MBZ			
	7:0	DWord Le			0.01-		
		Default Va			00h		
1	31:16		on Y1 Coordinate (Top)				
BR22	15.0		ed number. on X1 Coordinate (Left)				
DRZZ	15:0		ed number.				



## 1.9.5 XY\_SCANLINES\_BLT

			XY_SCANLINE	ES_BLT			
Length Bias:					2		
All scan line	s and pixel		thin the ClipRect Y and X co tination X coordinates are w		Only pixels within the		
destination of	coordinates	s. The pixel of		e is the (destination X	The alignment is relative to the coordinate + horizontal seed) seed) modulo 8.		
			ETUP_MONO_PATTERN_S				
DWord	Bit			Description			
0	31:29	Client					
		Default Val	ue:	02h 2D Processor			
BR00		Format:		Opcode			
Ì	28:22	Instruction	n Target(Opcode)				
	20.22	Default Val		25	Sh		
		Format:			pcode		
4				0			
	21:15	Reserved			-		
		Format:		MBZ	<u></u>		
	14:12		rizontal Seed				
		Pixel of the	scan line to start on corresp	onding to DST X=0.			
	11	Tiling Enal	ble		l l l l l l l l l l l l l l l l l l l		
		Value	Name		Description		
		0b	Tiling Disabled (Linear Blit)				
		1b	Tiling Enabled		(Tile-X or Tile-Y)		
	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.					
ĺ	7:0	DWord Lei	ngth				
		Default Val			01h		
1	31:16		n Y1 Coordinate (Top)				
	51.10	16 bit signe					
BR22	15:0	-	n X1 Coordinate (Left)				
2	31:16		n Y2 Coordinate (Bottom)				
	45.0	16 bit signe					
BR23	15:0	16 bit signe	n X2 Coordinate (Right) ed number.				



# 1.9.6 XY\_TEXT\_BLT

		XY_TEX	(T_BLT				
Length E	Bias:			2			
All source	ce scan lin	es and pixels that fall within the ClipRec stination X1 and Y1 coordinate.	t Y and X coordinate	es are written. The source address			
scan line	e with no b	byte packed. Bit packed means that the it padding. Byte packed means that the last bit of the current line.					
		color registers are always in the SETUF Pitch) is NOT ALLOWED.	P_BLT.				
DWord	Bit		Description				
)	31:29	Client					
		Default Value:	02h 2D Processo	or			
3R00		Format:	Opcode				
	28:22	Instruction Target(Opcode)					
		Default Value:	26h				
		Format: Opcode					
	21:17	Reserved					
		Format: MBZ					
	16	Bit / Byte Packed					
		Byte packed is for the NT driver.					
		Value	Dit	Name			
		0	Bit Byte				
			Dyte				
	15:12	Reserved					
		Format:		MBZ			
	11	Tiling Enable		Description			
	11	Value Nar		Description			
	11	Value Nar 0b Tiling Disabled (Linear Blit)					
		Value         Nar           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled		Description (Tile-X or Tile-Y)			
	11 10:8	Value         Nar           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           Reserved         Item State	)	(Tile-X or Tile-Y)			
	10:8	Value         Nar           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           Reserved         Format:	)				
		Value     Nar       0b     Tiling Disabled (Linear Blit)       1b     Tiling Enabled       Reserved       Format:     DWord Length	)	(Tile-X or Tile-Y)			
	10:8 7:0	Value     Nar       0b     Tiling Disabled (Linear Blit)       1b     Tiling Enabled       Reserved     Format:       DWord Length     Default Value:	)	(Tile-X or Tile-Y)			
	10:8	Value         Nar           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           Reserved         Format:           DWord Length         Default Value:           Destination Y1 Coordinate (Top)	)	(Tile-X or Tile-Y)			
1 3R22	10:8 7:0	Value     Nar       0b     Tiling Disabled (Linear Blit)       1b     Tiling Enabled       Reserved     Format:       DWord Length     Default Value:	)	(Tile-X or Tile-Y)			



		XY_TEXT_BLT
2	31:16	Destination Y2 Coordinate (Bottom)
		16 bit signed number.
BR23	15:0	Destination X2 Coordinate (Right)
		16 bit signed number.
3	31:0	Source Address
		(address of the first byte on scan line corresponding to Dst X1,Y1). (Note no NPO2 change here)
BR12		

# 1.9.7 XY\_TEXT\_IMMEDIATE\_BLT

		XY_TEX	T_IMMEDIATE_BLT
Project:			
Length Bias	:		2
This instruc reading a se			rough the instruction stream that eliminates the read latency of
	ion stream	versus to graphics access	nd either small or only accessed once, it can be copied directly to ible memory. The IMMEDIATE_BLT data MUST transfer an even
	lipRect X		ren number of doublewords. All source scan lines and pixels that fall ten. The source data corresponds to Destination X1 and Y1
		or registers are always in t	he SETUP_BLT. NEGATIVE STRIDE (= PITCH) IS NOT
ALLOWED.		or registers are always in t	``````````````````````````````````````
ALLOWED. DWord	Bit	or registers are always in t	he SETUP_BLT. NEGATIVE STRIDE (= PITCH) IS NOT Description
ALLOWED.			``````````````````````````````````````
ALLOWED. DWord	Bit	Client	Description
ALLOWED. DWord 0	Bit	Client Default Value: Format:	Description 02h 2D Processor Opcode
ALLOWED. DWord 0	Bit 31:29	Client Default Value:	Description 02h 2D Processor Opcode
ALLOWED. DWord 0	Bit 31:29	Client Default Value: Format: Instruction Target(Opco	Description 02h 2D Processor Opcode ode)
ALLOWED. DWord 0	Bit 31:29 28:22	Client Default Value: Format: Instruction Target(Opco Default Value:	Description 02h 2D Processor Opcode ode) 31h
ALLOWED. DWord 0	Bit 31:29	Client Default Value: Format: Instruction Target(Opco Default Value: Format:	Description 02h 2D Processor Opcode ode) 31h
ALLOWED. DWord 0	<b>Bit</b> 31:29 28:22 21:17	Client Default Value: Format: Instruction Target(Opco Default Value: Format: Reserved Format:	Description 02h 2D Processor Opcode ode) 31h Opcode
ALLOWED. DWord 0	Bit 31:29 28:22	Client Default Value: Format: Instruction Target(Opco Default Value: Format: Reserved Format: Bit / Byte Packed	Description 02h 2D Processor Opcode ode) 31h Opcode MBZ
ALLOWED. DWord 0	<b>Bit</b> 31:29 28:22 21:17	Client Default Value: Format: Instruction Target(Opco Default Value: Format: Reserved Format:	Description O2h 2D Processor Opcode Ode) 31h Opcode MBZ driver.
ALLOWED. DWord 0	<b>Bit</b> 31:29 28:22 21:17	Client Default Value: Format: Instruction Target(Opco Default Value: Format: Reserved Format: Bit / Byte Packed Byte packed is for the NT	Description 02h 2D Processor Opcode ode) 31h Opcode MBZ driver.



2

			XY_TEXT_IMMEDIATE	_BLT				
1	15:12	Reserved						
		Format:		MBZ				
	11	Tiling Ena	3					
		Value	Name		Description			
		0b	Tiling Disabled (Linear Blit)					
		1b	Tiling Enabled		(Tile-X or Tile-Y)			
	10:8	Reserved						
		Format:	Format: MBZ					
1	7:0	DWord Le	ngth					
		01 + DWL :	= (Number of Immediate double word	ls)h				
1	31:16	Destinatio	Destination Y1 Coordinate (Top)					
		16 bit signe						
BR22	15:0		n X1 Coordinate (Left)					
_		16 bit signe						
2	31:16		n Y2 Coordinate (Bottom)					
			16 bit signed number.					
BR23	15:0		Destination X2 Coordinate (Right)					
-		16 bit signe						
3	31:0		Data DW 0					
4	31:0		Data DW 1		<b>`</b>			
5n	<u>31:0</u>	immediate	Data DWs 2 through DWORD_LEN	IGTH (DWL-1	)			

## 1.9.8 XY\_COLOR\_BLT

# XY\_COLOR\_BLT

Length Bias:

COLOR\_BLT is the simplest BLT operation. It performs a color fill to the destination (with a possible ROP). The only operand is the destination operand which is written dependent on the raster operation. The solid pattern color is stored in the pattern background register.

This instruction is optimized to run at the maximum memory write bandwidth.

The typical (and fastest) Raster operation code = F0 which performs a copy of the pattern background register to the destination.

DWord	Bit		Description				
0	31:29	Client					
		Default Value:	02h 2D Processor				
BR00		Format:	Opcode				
1	28:22	Instruction Target(Opcode)					
		Default Value:	/alue: 50h				
		Format: Opcode					
	21:20	32bpp Byte Mask					



		X	<mark>۲_CO</mark>	LOR_BLT	-		
	This field is only us	ed for 32bpp	).				
	Value				Name		
	1xb Write Alpha Channel						
	x1b	Write R0	GB Chan	nel			
19:12	Reserved						
	Format: MBZ						
11	Tiling Enable						
	Value Name		ne	e Description			
			near Blit)				
		Enabled				(Tile-X or Tile-Y)	
10:8						_	
					MBZ	2	
7:0	<b>Z</b>						
						04h	
31	1				h 45 -	7	
					MBZ	-	
30						Name	
		alue		Disabled		Name	
20.20							
29:26							
05.04							
25:24					Name		
		8 Bit 0	Color		Tunio		
	01b		16 Bit Color(565)				
	10b						
	11b	32 Bit	Color				
23:16	Raster Operation						
15.0	Destination Pitch	in DWords					
	For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for						
31:16			op)				
15.0	Ŭ Ŭ		oft)				
15:0			eny				
31.16	—		ottom)				
01.10			,				
15:0	Destination X2 Co	oordinate (R	ight)				
31:0							
			surface:	X=0, Y=0. Whe	en Tiling is	enabled (Bit_11 enabled), this	
		0 /14 01/100					
01.0	address is limited t						
31:0	Solid Pattern Cold 8 bit = [7:0], 16 bit	or	oit - [31.0	1			
	11         10:8         7:0         31         30         29:26         25:24         23:16         15:0         31:16         15:0         31:16         15:0	Value         1xb         1xb         11       Tiling Enable         Value         0b       Tiling         11       Tiling Enable         Value         Ob       Tiling         10:8       Reserved         Format:       OWord Length         Default Value:       OB         7:0       DWord Length         Default Value:       OB         31       Reserved         Format:         30       Clipping Enabled         0       0       0       0         1b       29:26       Reserved         Format:       25:24       Color Depth         00b       01b       00b         01b       10b       10b         11b       23:16       Raster Operation         15:0       Destination Pitch         2's complement       For Tiled surfaces         Tile-Y and can be or       31:16 <td co<="" td=""><td>This field is only used for 32bpp         Value         1xb       Write Al         x1b       Write R0         19:12       Reserved         Format:       11         11       Tiling Enable         Value       0b         0b       Tiling Disabled (Lir         1b       Tiling Enable         Value       0b         0b       Tiling Enabled         10:8       Reserved         Format:       7:0         DWord Length       Default Value:         31       Reserved         Format:       30         Clipping Enabled       Value         0b       1         1b       29:26       Reserved         Format:       20         25:24       Color Depth         Value       00b       8 Bit (O)         01b       16 Bit         10b       16 Bit         11b       32 Bit         23:16       Raster Operation         15:0       Destination Pitch in DWords         2's complement       For Tiled surfaces (bit_11 enab         For Tiled surfaces (bit_11 enab       Tile-Y and can be upto 128Kby</td><td>This field is only used for 32bpp.         Value         1xb       Write Alpha Chai         x1b       Write RGB Chan         19:12       Reserved         Format:       Nat         11       Tiling Enable       Nat         0b       Tiling Disabled (Linear Bilt)         1b       Tiling Enabled         10:8       Reserved         Format:       Ob         7:0       DWord Length         Default Value:       Option         31       Reserved         Format:       Option         30       Clipping Enabled         1b       Value         0b       Ib         29:26       Reserved         Format:       Option         25:24       Color Depth         Value       Option         00b       8 Bit Color         01b       16 Bit Color(56         10b       16 Bit Color(56         10b</td><td>This field is only used for 32bpp.         Value         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:12       Reserved         Format:       Name         0b       Tiling Enable       Name         0b       Tiling Enabled       Name         0b       Tiling Enabled       Name         10:8       Reserved       Name         Format:       OWord Length       Default Value:         31       Reserved       Format:         7:0       DWord Length       Default Value:         331       Reserved       Format:         300       Clipping Enabled       Disabled         1b       Tabled       Value         0b       Disabled       Disabled         1b       Enabled       Value         0b       Bit Color       Disabled         1b       32 Bit Color       Value         0b       A Bit Color(565)       Dob       Destination Pitch in DWords         2's complement       For Tile Surfaces (bit_11 enabled) this pitch is of 512B; Tile-Y and can be upto 128Kbytes (or 32KDwords).       S1:16         15:0       Destination Y1 Coordinate (Top) 16 bit s</td><td>Value         Name           1xb         Write Alpha Channel           x1b         Write RGB Channel           19:12         Reserved           Format:         MB2           11         Tiling Enable           Value         Name           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           10:8         Reserved           Format:         MB2           7:0         DWord Length           Default Value:         MB2           31         Reserved           Format:         MB2           30         Clipping Enabled           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           20:21         Color Depth           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           25:24         Color Depth           Value         Name           00b         8 Bit Color           01b         16 Bit Color(565)           10b         16 Bi</td></td>	<td>This field is only used for 32bpp         Value         1xb       Write Al         x1b       Write R0         19:12       Reserved         Format:       11         11       Tiling Enable         Value       0b         0b       Tiling Disabled (Lir         1b       Tiling Enable         Value       0b         0b       Tiling Enabled         10:8       Reserved         Format:       7:0         DWord Length       Default Value:         31       Reserved         Format:       30         Clipping Enabled       Value         0b       1         1b       29:26       Reserved         Format:       20         25:24       Color Depth         Value       00b       8 Bit (O)         01b       16 Bit         10b       16 Bit         11b       32 Bit         23:16       Raster Operation         15:0       Destination Pitch in DWords         2's complement       For Tiled surfaces (bit_11 enab         For Tiled surfaces (bit_11 enab       Tile-Y and can be upto 128Kby</td> <td>This field is only used for 32bpp.         Value         1xb       Write Alpha Chai         x1b       Write RGB Chan         19:12       Reserved         Format:       Nat         11       Tiling Enable       Nat         0b       Tiling Disabled (Linear Bilt)         1b       Tiling Enabled         10:8       Reserved         Format:       Ob         7:0       DWord Length         Default Value:       Option         31       Reserved         Format:       Option         30       Clipping Enabled         1b       Value         0b       Ib         29:26       Reserved         Format:       Option         25:24       Color Depth         Value       Option         00b       8 Bit Color         01b       16 Bit Color(56         10b       16 Bit Color(56         10b</td> <td>This field is only used for 32bpp.         Value         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:12       Reserved         Format:       Name         0b       Tiling Enable       Name         0b       Tiling Enabled       Name         0b       Tiling Enabled       Name         10:8       Reserved       Name         Format:       OWord Length       Default Value:         31       Reserved       Format:         7:0       DWord Length       Default Value:         331       Reserved       Format:         300       Clipping Enabled       Disabled         1b       Tabled       Value         0b       Disabled       Disabled         1b       Enabled       Value         0b       Bit Color       Disabled         1b       32 Bit Color       Value         0b       A Bit Color(565)       Dob       Destination Pitch in DWords         2's complement       For Tile Surfaces (bit_11 enabled) this pitch is of 512B; Tile-Y and can be upto 128Kbytes (or 32KDwords).       S1:16         15:0       Destination Y1 Coordinate (Top) 16 bit s</td> <td>Value         Name           1xb         Write Alpha Channel           x1b         Write RGB Channel           19:12         Reserved           Format:         MB2           11         Tiling Enable           Value         Name           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           10:8         Reserved           Format:         MB2           7:0         DWord Length           Default Value:         MB2           31         Reserved           Format:         MB2           30         Clipping Enabled           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           20:21         Color Depth           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           25:24         Color Depth           Value         Name           00b         8 Bit Color           01b         16 Bit Color(565)           10b         16 Bi</td>	This field is only used for 32bpp         Value         1xb       Write Al         x1b       Write R0         19:12       Reserved         Format:       11         11       Tiling Enable         Value       0b         0b       Tiling Disabled (Lir         1b       Tiling Enable         Value       0b         0b       Tiling Enabled         10:8       Reserved         Format:       7:0         DWord Length       Default Value:         31       Reserved         Format:       30         Clipping Enabled       Value         0b       1         1b       29:26       Reserved         Format:       20         25:24       Color Depth         Value       00b       8 Bit (O)         01b       16 Bit         10b       16 Bit         11b       32 Bit         23:16       Raster Operation         15:0       Destination Pitch in DWords         2's complement       For Tiled surfaces (bit_11 enab         For Tiled surfaces (bit_11 enab       Tile-Y and can be upto 128Kby	This field is only used for 32bpp.         Value         1xb       Write Alpha Chai         x1b       Write RGB Chan         19:12       Reserved         Format:       Nat         11       Tiling Enable       Nat         0b       Tiling Disabled (Linear Bilt)         1b       Tiling Enabled         10:8       Reserved         Format:       Ob         7:0       DWord Length         Default Value:       Option         31       Reserved         Format:       Option         30       Clipping Enabled         1b       Value         0b       Ib         29:26       Reserved         Format:       Option         25:24       Color Depth         Value       Option         00b       8 Bit Color         01b       16 Bit Color(56         10b       16 Bit Color(56         10b	This field is only used for 32bpp.         Value         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:12       Reserved         Format:       Name         0b       Tiling Enable       Name         0b       Tiling Enabled       Name         0b       Tiling Enabled       Name         10:8       Reserved       Name         Format:       OWord Length       Default Value:         31       Reserved       Format:         7:0       DWord Length       Default Value:         331       Reserved       Format:         300       Clipping Enabled       Disabled         1b       Tabled       Value         0b       Disabled       Disabled         1b       Enabled       Value         0b       Bit Color       Disabled         1b       32 Bit Color       Value         0b       A Bit Color(565)       Dob       Destination Pitch in DWords         2's complement       For Tile Surfaces (bit_11 enabled) this pitch is of 512B; Tile-Y and can be upto 128Kbytes (or 32KDwords).       S1:16         15:0       Destination Y1 Coordinate (Top) 16 bit s	Value         Name           1xb         Write Alpha Channel           x1b         Write RGB Channel           19:12         Reserved           Format:         MB2           11         Tiling Enable           Value         Name           0b         Tiling Disabled (Linear Blit)           1b         Tiling Enabled           10:8         Reserved           Format:         MB2           7:0         DWord Length           Default Value:         MB2           31         Reserved           Format:         MB2           30         Clipping Enabled           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           20:21         Color Depth           Value         Disabled           1b         Enabled           29:26         Reserved           Format:         MB2           25:24         Color Depth           Value         Name           00b         8 Bit Color           01b         16 Bit Color(565)           10b         16 Bi



# 1.9.9 XY\_PAT\_BLT

XY_PAT_BLT									
Length	Length Bias: 2								
PAT_B	PAT_BLT is used when there is no source and the color pattern is not trivial (is not a solid color only).								
	If clipping is enabled, all scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.								
destina	tion co	ordinates. Th	ne pixel of t	he pattern used / s	can line is the (destinat	ical). The alignment is relative to the tion X coordinate + horizontal seed) ertical seed) modulo 8.			
DWord	Bit			· · · · ·	Description				
0	31:29	Client							
		Default Valu	e:		02h 2D Processor				
BR00		Format:			Opcode				
]	28:22	Instruction	Target(Op	code)					
		Default Value:				51h			
		Format:				Opcode			
	21:20	32bpp Byte	Mask						
		This field is c		or 32bpp.					
		Valu			Name	9			
		00b		[Default]					
		1xb		Write Alpha Chanr					
		x1b		Write RGB Channe	el				
	19:15	Reserved							
		Format:			Μ	BZ			
		Pattern Hori Pixel of the s		ed start on correspon	ding to DST X=0.				
i i	11	Tiling Enabl	е						
		Value		Nam	e	Description			
				bled (Linear Blit)					
		1b	Tiling Enat	oled		(Tile-X or Tile-Y)			
1		Pattern Vert		tern to start on cor	responding to DST Y=0	).			
ľ	7:0	DWord Leng	gth						
		Default Valu				04h			
1	31	Reserved							
	Format: MBZ								
BR13	30	Clipping En	abled						
			Value			Name			
		0b			Disabled				
		1b			Enabled				
	29:26	Reserved							
		Format:			М	BZ			



			XY_PAT_BLT					
1	25:24	25:24 Color Depth						
		Value	Name					
		00b	8 Bit Color					
		01b	16 Bit Color(565)					
		10b	16 Bit Color(1555)					
		11b	32 Bit Color					
	23:16	Raster Operation						
	<ul> <li>15:0 Destination Pitch in DWords</li> <li>2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enable this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kby (or 32KDwords).</li> </ul>							
2	31:16	Destination Y1 Coordin 16 bit signed number.	ate (Top)					
BR22	15:0		Destination X1 Coordinate (Left)					
3	31:16	Destination Y2 Coordin 16 bit signed number.	Destination Y2 Coordinate (Bottom) 16 bit signed number.					
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.						
4	31:0	Destination Base Address Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this						
BR09		address is limited to 4Kby	/tes.					
5	31:0	Pattern Base Address (28:06 are implemented) (Note no NPO2 change here) . The pattern data must be located in linear						
BR15		memory.						

# 1.9.10 XY\_PAT\_CHROMA\_BLT

XY_PAT_CHROMA_BLT									
Length E	sias:		2						
PAT_BI	PAT_BLT is used when there is no source and the color pattern is not trivial (is not a solid color only).								
	All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.								
The Pat	tern S	eds correspond to Destination $X = 0$ (borized)	ontal) and $Y = 0$ (vertical). The alignment is relative to the						
		· · · · · · · · · · · · · · · · · · ·	an line is the (destination X coordinate + horizontal seed)						
		· · ·	tion Y coordinate + vertical seed) modulo 8.						
DWord			Description						
0	31:29	Client							
		Default Value:	02h 2D Processor						
BR00		Format:	Opcode						



			X	Y_PAT_CHROMA_B	LT		
1	28:22	Instruction	Target(Opco	ode)			
		Default Value:			76h		
		Format:			Орсос	le	
	21:20	32bpp Byte					
			only used for				
		Val 00b			Name		
		1xb	-	Default] /rite Alpha Channel			
		x1b		/rite RGB Channel			
r <mark>i</mark>	10.17		cy Range M				
	13.17			roma-key modes ONLY (SRC ILLE	EGAL)		
4	16:15	Reserved	,	, , , , , , , , , , , , , , , , , , ,	,		
		Format:			MBZ		
r)	14:12	Pattern Hor	izontal Seed	l			
		Pixel of the	scan line to s	tart on corresponding to DST X=0.			
ï	11	Tiling Enab	le				
		Value		Name		Description	
		0b		ed (Linear Blit)			
ļ		1b	Tiling Enable	ed	(Tile	e-X or Tile-Y)	
		Pattern Ver					
				ern to start on corresponding to DS	of Y=0.		
	7:0	<b>DWord Len</b> Default Valu	-			06h	
1	31	Reserved				0011	
1		Format:			MBZ		
BR13	30	Clipping Enabled					
			Value		Na	me	
		0b		Disabled			
		1b		Enabled			
	29:26	Reserved					
		Format:			MBZ		
	25:24	Color Dept		1	Nama		
		00b	alue	8 Bit Color	Name		
		00b 01b		16 Bit Color(565)			
		10b		16 Bit Color(1555)			
		11b		32 Bit Color			
'i	23:16	Raster Ope	ration				
ri	15:0	Destination Pitch in DWords					
		2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled)					
		this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes					
-		(or 32KDwords). 6 Destination Y1 Coordinate (Top)					
2	31:16	Destination 16 bit signed		ate (Top)			
BR22	15:0		X1 Coordin	ate (Left)			
	10.0	16 bit signed					
3	31:16	Destination	Y2 Coordin	ate (Bottom)			



	XY_PAT_CHROMA_BLT						
16 bit signed number.							
BR23	15:0	Destination X2 Coordinate (Right)					
		16 bit signed number.					
4	31:0	Destination Base Address					
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this					
BR09		address is limited to 4Kbytes.					
5	31:0	Pattern Base Address					
		(26:06 are used, other bits are ignored) (Note no NPO2 change here). The pattern data must be					
BR15		located in linear memory.					
6	31:0	Transparency Color Low					
		(Chroma-key Low = Pixel Greater or Equal)					
BR18							
7	31:0	Transparency Color High					
		(Chroma-key High = Pixel Less or Equal)					
BR19							

# 1.9.11 XY\_PAT\_BLT\_IMMEDIATE

	XY_PAT_BLT_IMMEDIATE								
Length	Bias:				2				
and the	PAT_BLT_IMMEDIATE is used when there is no source and the color pattern is not trivial (is not a solid color only) and the pattern is pulled through the command stream. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.								
and X o written The Pa	DWL indicates the total number of Dwords of immediate data. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation. The Pattern Seeds correspond to Destination $X = 0$ (horizontal) and $Y = 0$ (vertical). The alignment is relative to the								
		e scan line of the pattern			tion X coordinate + horizontal seed) ertical seed) modulo 8.				
DWord	Bit		\$	Description					
0	31:29	Client							
		Default Value:		02h 2D Processor					
BR00		Format:		Opcode					
	28:22	Instruction Target(Op	code)						
Default Value: 72h					72h				
Format: Opcode					Opcode				
	21:20	32bpp Byte Mask	32bpp Byte Mask						
	-	This field is only used for	or 32bpp.						
		Value		Name	9				
		00b	[Default]						



			XY	_PAT_BL	T_IMMEDIATE	
1		1xb	W	rite Alpha Chan	nel	
		x1b	W	rite RGB Chanr	nel	
	19:15	Reserved				
		Format:			ME	3Z
	14:12	Pattern Hori	zontal Seed			
		Pixel of the s	can line to st	art on correspo	nding to DST X=0.	
1	11	Tiling Enabl	е			
		Value	TI: D: LI	Nan	ne	Description
		0b 1b	Tiling Disable	ed (Linear Blit)		(Tile-X or Tile-Y)
d.				iu		
			the 8x8 patte	rn to start on co	rresponding to DST Y=0	
	-	<b>DWord Leng</b> 03 + DWL =	-	mmediate doub	e)h	
1	31	Reserved				
		Format:			ME	3Z
BR13	30	Clipping En				N
		0b	Value		Disabled	Name
		00 1b			Enabled	
4					Linabled	
	29:26	Reserved Format:			ME	37
ų.	05.04	Color Depth			μνι	
	25:24		lue		Nam	e
		00b		8 Bit Color		
		01b				
		10b 16 Bit Color(1555)				
		11b 32 Bit Color				
1	23:16	Raster Oper	ation			
1	15:0	Destination	Pitch in DW	ords		
						or Tiled surfaces (bit_11 enabled)
				anularity for Tile	-X, 128B granularity for	Tile-Y and can be upto 128Kbytes
0	04.40	(or 32KDwor	,	ata (Tan)		
2		Destination 16 bit signed	number.			
BR22	15:0	Destination 16 bit signed		ate (Left)		
3	31:16	Destination 16 bit signed		ate (Bottom)		
BR23		Destination X2 Coordinate (Right) 16 bit signed number.				
4		Destination		ss		
					X=0, Y=0. When Tiling is	enabled (Bit_11 enabled), this
BR09		address is lir		rtes.		
5		Immediate [				
6 7 p	00	Immediate [			D_LENGTH (DWL-1):	
7n	31:0					



## 1.9.12 XY\_PAT\_CHROMA\_BLT\_IMMEDIATE

## XY\_PAT\_CHROMA\_BLT\_IMMEDIATE

Length Bias:

PAT\_BLT\_IMMEDIATE is used when there is no source and the color pattern is not trivial (is not a solid color only) and the pattern is pulled through the command stream. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.

DWL indicates the total number of Dwords of immediate data. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

DWord		Description						
0	31:29	Client						
		Default Value:	02h 2D Processor	02h 2D Processor				
BR00		Format:	Opcode					
	28:22	Instruction Target(Opcode)						
		Default Value:		77h				
		Format:		Opcode				
	21:20	32bpp Byte Mask	(					
		This field is only u						
		Value	Nam	e				
		00b	[Default]					
		1xb Write Alpha Channel						
		x1b Write RGB Channel						
		Transparency Range Mode						
		(chroma-key) – Dst Chroma-key modes ONLY (SRC ILLEGAL)						
	16:15	Reserved						
		Format:	Δ	MBZ				
	14:12	Pattern Horizontal Seed						
		Pixel of the scan line to start on corresponding to DST X=0.						
1	11	Tiling Enable						
		Value	Name	Description				
			Disabled (Linear Blit)					
		1b Tiling	Enabled	(Tile-X or Tile-Y)				
	10.0	Pattern Vertical Seed						
		Scan line of the 8x8 pattern to start on corresponding to DST Y=0.						
		DWord Length						
		05 + DWL = (Num	ber of Immediate double)h					
1	31	Reserved						
		Format:	Ν	1BZ				

2



		XY_PAT	CHROM	A_BLT_IMMEDIATE			
BR13	30	Clipping Enabled					
Bittio	00	Value		Name			
		0b		Disabled			
		1b		Enabled			
1	29:26	Reserved					
		Format:		MBZ			
	25:24	Color Depth					
		Value		Name			
		00b	8 Bit Color				
		01b	16 Bit Color(56	7			
		10b 16 Bit Color(1555)					
		11b	32 Bit Color				
1	23:16	Raster Operation					
1	15:0	Destination Pitch in DWords					
		2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X,					
				to 128Kbytes (or 32KDwords).			
2	31:16	Destination Y1 Coordin	ate (Top)				
		16 bit signed number.					
BR22	15:0	Destination X1 Coordin	ate (Left)				
		16 bit signed number.					
3	31:16	Destination Y2 Coordin	ate (Bottom)				
		16 bit signed number.					
BR23	15:0	Destination X2 Coordin	ate (Right)				
-		16 bit signed number.					
4	31:0	Destination Base Addre					
				X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this			
BR09	21.0	address is limited to 4Kby Transparency Color Lo					
5	31:0			al)			
BR18		(Chroma-key Low = Pixel Greater or Equal)					
6	31:0	Transparency Color Hig	ıh				
Č	01.0	(Chroma-key High = Pixe					
BR19			1,				
7	31:0	Immediate Data 0					
8	31:0	Immediate Data 1					
9n	31:0	Immediate Data DWs 2	through DWOR	D_LENGTH (DWL-1):			

Ļ



# 1.9.13 XY\_MONO\_PAT\_BLT

XY_MONO_PAT_BLT									
Length E	Length Bias: 2								
	MONO_PAT_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is loaded from the instruction stream.								
	All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.								
destinat modulo The mo	The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8. The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used								
DWord				Desc	ription				
0		Client							
		Default Valu	ie:	02h 2	2D Processor				
BR00		Format:		Орсо	de				
	28:22	Instruction	Target(Op	code)					
		Default Valu		· ·	52	2h			
		Format:			0	pcode			
	21:20	32bpp Byte	Mask						
		This field is	only used f	or 32bpp.					
		Val	ue		Name				
		00b		[Default]					
		1xb		Write Alpha Channel					
		x1b		Write RGB Channel					
	19:15	Reserved							
		Format:			MBZ	2			
ĺ	14:12	Pattern Hor Pixel of the		ed start on corresponding to	DST X=0.				
	11	Tiling Enab	le						
Value Name Description						Description			
	0b Tiling Disabled (Linear Blit)								
		1b Tiling Enabled (Tile-X or Tile-Y)							
	10:8	Pattern Ver Scan line of		ttern to start on correspond	ling to DST Y=0.				
	7:0	DWord Len	gth						
			V	/alue		Name			
		07h							



			XY_MONO	D_PAT_BLT				
1	31	Reserved						
		Format:		MBZ				
BR13	30	Clipping Enabled						
		Valu	ue	Name				
		Ob		Disabled				
		1b		Enabled				
1	29	Reserved						
		Format:		MBZ				
	28	Mono Pattern Trans	parency Mode					
		Value		Name				
			Use Background					
		1	Transparency Enal	bled				
	27:26	Reserved						
		Format:		MBZ				
i i	25.24	Color Depth		, 				
		Value		Name				
		00b	8 Bit Color					
		01b	16 Bit Color(56	5)				
		10b	16 Bit Color(15	Bit Color(1555)				
		11b 32 Bit Color						
	23:16	6 Raster Operation						
	15:0	<b>Destination Pitch in DWords</b> 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X,						
		128B granularity for T	ile-Y and can be u	oto 128Kbytes (or 32KDwords).				
2	31:16	Destination Y1 Coor 16 bit signed number.						
BR22	15:0	Destination X1 Coor 16 bit signed number.						
0	01.10	Destination Y2 Coor						
3	31:16	16 bit signed number.						
BR23	15:0	Destination X2 Coor						
BITE	13.0	16 bit signed number.						
4	31:0	Destination Base Ad						
•	01.0			X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this				
BR09		address is limited to 4		· · · · · · · · · · · · · · · · · · ·				
5	31:0	Pattern Background						
		8 bit = [7:0], 16 bit = [ <sup>-</sup>	15:0], 32 bit = [31:0	]				
BR16								
6	31:0	Pattern Foreground		1				
		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]						
BR17	21.0	Pattern Data 0						
/	31:0							
BR20	04.0	Dettern Dete 4						
8	31:0	Pattern Data 1						
BR21		-						



#### 1.9.13.1 XY\_MONO\_PAT\_FIXED\_BLT

## XY\_MONO\_PAT\_FIXED\_BLT

Length Bias:

2

MONO\_PAT\_FIXED\_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is one of 10 fixed patterns described below. The pattern seeds can still be used with the fixed patterns, creating even more fixed patterns. This eliminates 2 doublewords compared to the XY\_MONO\_PAT\_BLT command packet.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used in the ROP operation.

DWord	Bit	Description						
0	31:29	Client		-				
		Default Value:		02h 2D Processor				
BR00		Format:		Opcode				
1	28:22	Instruction Target(Op	Instruction Target(Opcode)					
		Default Value:			59h			
		Format:			Opcode			
i i	21:20	32bpp Byte Mask			1			
		This field is only used for	or 32bpp.					
		Value		Nam	e			
		00b	[Default]					
			Write Alpha Channel					
		x1b Write RGB Channel						
Ϊ.	19	Reserved						
		Format:		MBZ				
	18:15	Fixed Pattern						
		Value		Nan	ne			
		0000b	HS_HORIZONTAL	NTAL				
		0001b	HS_VERTICAL	S_VERTICAL				
		0010b	HS_FDIAGONAL					
		0011b	HS_BDIAGONAL					
		0100b	HS_CROSS					
		0101b	HS_DIAGCROSS					
		0110b	Reserved					
		0111b	Reserved					




			X	Y_MONO_P	AT_F	XED_BLT							
ĺ		1000b		Screen Door									
		1001b		SD Wide									
		1010b		Walking Bit (on	e)								
		1011b		Walking Zero									
		1100b		Reserved									
		1101b		Reserved									
		1110b		Reserved									
		1111b		Reserved									
	14:12	Pattern Hor		eed to start on correspo	ndina to	DST X=0.							
r <mark>i</mark>	11		ling Enable										
	11	Value		Nan	10		Description						
		0b	Tilina Dis	sabled (Linear Blit)			Description						
		1b	Tiling En				(Tile-X or Tile-Y)						
4	40.0		· · · · ·										
	10:8	Pattern Ver Scan line of		<b>d</b> pattern to start on co	orrespon	ding to DST Y=0.							
1	7:0	DWord Len	gth										
				Value			Name						
		05h											
1	31	Reserved											
		Format:				MBZ	, 						
BR13	30	Clipping En	abled										
			Val	ue			Name						
		0b			Disable	t							
		1b			Enabled								
1	29	Reserved											
		Format:				MBZ	7						
ή	28	Mono Patte	rn Trans	parency Mode									
		Valu		<b>Z</b>		Name							
		0		Use Background									
		1		Transparency Enal	oled								
r.	27:26	Reserved											
	0	Format:				MBZ							
il i	25.24	Color Depth	h										
	25.24		lue			Name							
		00b		8 Bit Color									
		01b		16 Bit Color(56	5)								
		10b		16 Bit Color(15									
		11b		32 Bit Color	,								
r¦	23:16		ration										
	15:0		nent For T				512Byte granularity for Tile-X,						
2	31:16	Destination	Y1 Coor	dinate (Top)	10 1201								
		16 bit signed											
BR22	15:0	Destination 16 bit signed		dinate (Left)									



	XY_MONO_PAT_FIXED_BLT								
3	31:16	Destination Y2 Coordinate (Bottom)							
		16 bit signed number.							
BR23	15:0	Destination X2 Coordinate (Right)							
		16 bit signed number.							
4	31:0	Destination Base Address							
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this							
BR09		address is limited to 4Kbytes.							
5	31:0	Pattern Background Color							
		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]							
BR16									
6	31:0	Pattern Foreground Color							
		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]							
BR17									

#### 1.9.13.2 Monochrome Pattern Memory Format

The monochrome pattern is made of 8 bytes that correspond to the 8 pixels per scan line and 8 scan lines. Byte 0 corresponds to scan line 0, byte 1 corresponds to scan line 1,..., and byte 7 corresponds to scan line 7. The bits within each byte are transposed. Pixel 0 is bit 7, pixel 1 is bit 6,..., pixel 7 is bit 0. The diagram below illustrates the byte and bit relationship to the pixels of the pattern.



#### 1.9.13.3 HS\_HORIZONTAL 0

Bit 7							0
0,0							7,0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0



1	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0

#### 1.9.13.4 HS\_VERTICAL 1

Bit 7							0
0,0							7,0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0

### 1.9.13.5 HS\_FDIAGONAL 2

Bit 7							0
0,0							7,0
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

#### 1.9.13.6 HS\_BDIAGONAL 3

Bit 7							0
0,0							7,0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0
0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0



### 1.9.13.7 HS\_CROSS 4

Bit 7							0
0,0							7,0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
1	1	1	1	1	1	1	1
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	0	0	0

#### 1.9.13.8 HS\_DIAGCROSS 5

Bit 7							0
0,0							7,0
1	0	0	0	0	0	0	1
0	1	0	0	0	0	1	0
0	0	1	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	1	0	0
0	1	0	0	0	0	1	0
1	0	0	0	0	0	0	1

#### 1.9.13.9 Screen Door 8

Bit 7							0
0,0							7,0
0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0
0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0

#### 1.9.13.10 SD Wide 9

Bit 7							0
0,0							7,0
1	1	0	0	1	1	0	0



0	0	1	1	0	0	1	1
1	1	0	0	1	1	0	0
0	0	1	1	0	0	1	1
1	1	0	0	1	1	0	0
0	0	1	1	0	0	1	1
1	1	0	0	1	1	0	0
0	0	1	1	0	0	1	1

## 1.9.13.11 Walking Bit (One) A

Bit 7							0
0,0							7,0
1	0	0	0	1	0	0	0
0	1	0	0	0	1	0	0
0	0	1	0	0	0	1	0
0	0	0	1	0	0	0	1
1	0	0	0	1	0	0	0
0	1	0	0	0	1	0	0
0	0	1	0	0	0	1	0
0	0	0	1	0	0	0	1

## 1.9.13.12 Walking Zero B

Bit 7							0
0,0							7,0
0	1	1	1	0	1	1	1
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
0	1	1	1	0	1	1	1
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0



## 1.9.14 XY\_SRC\_COPY\_BLT

#### **XY SRC COPY BLT** Length Bias: 2 This BLT instruction performs a color source copy where the only operands involved is a color source and destination of the same bit width. The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access. The ROP value chosen must involve source and no pattern data in the ROP operation. **DWord** Bit Description 31:29 Client 02h 2D Processor Default Value: BR00 Format: Opcode Instruction Target(Opcode) 28:22 Default Value: 53h Format: Opcode 32bpp Byte Mask 21:20 This field is only used for 32bpp. Value Name 00b [Default] 1xb Write Alpha Channel x1b Write RGB Channel 19:16 Reserved Format: MBZ 15 Src Tiling Enable Value Name **Description** Tiling Disabled (Linear) 0b 1b Tiling Enabled (Tile-X or Tile-Y) 14:12 Reserved Format: MBZ 11 Dest Tiling Enable Name Value Description Tiling Disabled (Linear Blit) 0b (Tile-X or Tile-Y) Tiling Enabled 1b 10:8 Reserved Format: MBZ



		XY	SRC_COPY	_BLT			
Î	7:0	DWord Length					
		Value	Name				
		06h					
1	31	Reserved					
		Format:		MBZ			
BR13	30	Clipping Enabled					
		Value		Name			
		Ob	Disableo				
		1b	Enabled				
	29:26	Reserved					
		Format:		MBZ			
	25:24	Color Depth					
		Value		Name			
			Bit Color				
			Bit Color(565)				
			Bit Color(1555)				
		11b 32 Bit Color					
1	23:16	Raster Operation					
	15:0	Destination Pitch in DWor 2's complement For Tiled su 128B granularity for Tile-Y a	Irfaces (bit_11 enable	d) this pitch is of 512Byte granularity for Tile-X, bytes (or 32KDwords).			
2	31:16	Destination Y1 Coordinate	е (Тор)				
		16 bit signed number.					
BR22	15:0	Destination X1 Coordinate	e (Left)				
		16 bit signed number.					
3	31:16	Destination Y2 Coordinate 16 bit signed number.	e (Bottom)				
BR23	15:0	Destination X2 Coordinate 16 bit signed number.	e (Right)				
4	31:0	Destination Base Address	i				
				0. When Dest Tiling is enabled (Bit_11 enabled),			
BR09		this address is limited to 4K					
5	31:16	Source Y1 Coordinate (To 16 bit signed number.	p)				
BR26	15:0	Source X1 Coordinate (Let 16 bit signed number.	ft)				
6	31:16	Reserved					
Ũ	01110	Format:		MBZ			
BR11	15:0	Format:         IMB2           Source Pitch (double word aligned) and in DWords           2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B           granularity for Tile-Yand can be upto 128Kbytes (or 32KDwords).					
7 BR12	31:0	Source Base Address Base address of the destina this address is limited to 4KI		0. When Src Tiling is enabled (Bit_15 enabled),			



## 1.9.15 XY\_SRC\_COPY\_CHROMA\_BLT

## XY\_SRC\_COPY\_CHROMA\_BLT

Length Bias:

This BLT instruction performs a color source copy with chroma-keying where the only operands involved is a color source and destination of the same bit width.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

Bit		Description						
31:29	Client							
	Default Value	:		02h 2D Processor				
	Format:			Opcode				
28:22	Instruction Target(Opcode)							
	Default Value	:		73h				
	Format:				Opcode			
21:20	32bpp Byte I	Mask						
			or 32bpp.					
				Name	e			
			-					
	x1b							
19:17	Transparency Range Mode							
16	Reserved							
	Format:			Μ	BZ			
15		able						
	Value				Description			
	0b							
	1b	Tiling Ena	abled		(Tile-X or Tile-Y)			
14:12	Reserved							
	Format:			Μ	BZ			
11	Dest Tiling E	nable						
	Value		Name		Description			
			1 1					
	1b T	iling Enal	bled		(Tile-X or Tile-Y)			
10:8	Reserved							
	<ul> <li>31:29</li> <li>28:22</li> <li>21:20</li> <li>19:17</li> <li>16</li> <li>15</li> <li>14:12</li> <li>11</li> </ul>	31:29       Client         Default Value         Format:         28:22       Instruction T         Default Value         Format:         21:20       32bpp Byte I         This field is or         Value         00b         1xb         x1b         19:17       Transparenc         (chroma-key)         16       Reserved         Format:       10         15       Src Tilling En         Value       0b         1b       1b         14:12       Reserved         Format:       11         11       Dest Tilling En         Value       0b         1b       1b	31:29       Client         Default Value:       Format:         28:22       Instruction Target(Op         Default Value:       Format:         28:22       Instruction Target(Op         Default Value:       Format:         21:20       32bpp Byte Mask         This field is only used f       Value         00b       00b         1xb       x1b         19:17       Transparency Range (chroma-key)         16       Reserved         Format:       Src Tiling Enable         Value       0b         0b       Tiling Disa         14:12       Reserved         Format:       Tiling Enable         14:12       Reserved         Format:       0b         11       Dest Tiling Enable         Value       0b         0b       Tiling Disa         1b       Tiling Disa         1b       Tiling Enable	31:29       Client Default Value: Format:         28:22       Instruction Target(Opcode) Default Value: Format:         21:20       32bpp Byte Mask This field is only used for 32bpp. Value         00b       [Default]         1xb       Write Alpha Channe x1b         1xb       Write RGB Channel         19:17       Transparency Range Mode (chroma-key)         16       Reserved Format:         15       Src Tiling Enable Value         0b       Tiling Disabled (Linear) 1b         14:12       Reserved Format:         11       Dest Tiling Enable Value         0b       Tiling Disabled (Linear Blit) 1b         11       Dest Tiling Enable         0b       Tiling Disabled (Linear Blit)         1b       Tiling Disabled (Linear Blit)	31:29       Client         Default Value:       02h 2D Processor         Format:       Opcode         28:22       Instruction Target(Opcode)         Default Value:       Format:         Format:       20         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Value         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Transparency Range Mode (chroma-key)         16       Reserved         Format:       M         15       Src Tiling Enable         Value       Name         0b       Tiling Disabled (Linear)         1b       Tiling Enable         Value       Name         0b       Tiling Enable         Value       Name         0b       Tiling Disabled (Linear Blit)         11       Dest Tiling Enable         Value       Name         0b       Tiling Disabled (Linear Blit)         1b       Tiling Enabled			

The ROP value chosen must involve source and no pattern data in the ROP operation.

2



]		XY_S	RC_COPY	(_CHI	ROMA_BLT
		Format:			MBZ
	7:0	DWord Length			
	1.0	Val	lue		Name
		08h			
1	31	Reserved			
		Format:			MBZ
BR13	30	Clipping Enabled			
		Value			Name
		0b		Disabled	l
		1b		Enabled	
	29:26	Reserved			
		Format:			MBZ
	25:24	Color Depth			
		Value			Name
		00b	8 Bit Color		
		01b	16 Bit Color(56	,	
		10b	16 Bit Color(15	55)	
		11b	32 Bit Color		
	23:16	Raster Operation			
	15:0	Destination Pitch in DW			
					d) this pitch is of 512Byte granularity for Tile-X,
0	04.40	128B granularity for Tile-		010 12861	bytes (or 32KDwords).
2	31:16	Destination Y1 Coordin 16 bit signed number.	ate (Top)		
BR22	15:0	Destination X1 Coordin	ate (Left)		
	10.0	16 bit signed number.			
3	31:16	Destination Y2 Coordin	ate (Bottom)		
Ī		16 bit signed number.			
BR23	15:0	Destination X2 Coordin	ate (Right)		() () () () () () () () () () () () () (
		16 bit signed number.			
4	31:0	Destination Base Addre			
				X=0, Y=0	). When Tiling is enabled (Bit_11 enabled), this
BR09 5	01.10	address is limited to 4Kby Source Y1 Coordinate (			
ວ	31.10	16 bit signed number.	TOP)		
BR26	15:0	Source X1 Coordinate (	Left)		· · · · · · · · · · · · · · · · · · ·
	10.0	16 bit signed number.			
6	31:16	Reserved			
		Format:			MBZ
BR11	15:0	Source Pitch (double w	ord aligned) an	nd in DW	ords
		-	•		s pitch is of 512Byte granularity for Tile-X, 128B
		granularity for Tile-Yand	can be upto 128	Kbytes (	or 32KDwords).
7	31:0	Source Base Address			
				X=0, Y=0	). When Tiling is enabled (Bit_15 enabled), this
BR12	21.0	address is limited to 4Kby Transparency Color Lo			
8	31:0	(Chroma-key Low = Pixel		al)	
BR18				,	



31:0

# XY\_SRC\_COPY\_CHROMA\_BLT

9 BR19 Transparency Color High (Chroma-key High = Pixel Less or Equal)

# 1.9.16 XY\_MONO\_SRC\_COPY\_BLT

]	XY_MONO_SRC_COPY_BLT								
L on oth F	):					2			
Length E	sias:					2			
source a	This BLT instruction performs a monochrome source copy where the only operands involved is a monochrome source and destination operands cannot overlap therefore the X and Y directions are always forward.								
the next	t word b ne first b	oundary are ign	ored. The m	onochrome source d	ata bit position fiel	pnochrome source, all bits until d [2:0] indicates the bit position ich corresponds to the destination			
write en the ROF Negativ	ables w <sup>D</sup> opera e Stride	hen the bit in th	ie source is C value chosen	). When the source b must involve source ).	it is 1, then the sou and no pattern da	background color or de-assert the urce foreground color is used in ta in the ROP operation.			
DWord				Des	cription				
0	31:29								
BBOO		Default Value:			2D Processor				
BR00		Format:		Орс	ode				
	28:22	Instruction Tar Default Value:	rget(Opcode	•)	54	h			
		Format:				bcode			
1					μ				
	21:20	32bpp Byte Ma This field is only		hnn					
		Value		upp.	Name				
		00b	[Defa	ault]	Hume				
		1xb		Alpha Channel					
		x1b		RGB Channel					
	19:17	Monochrome s	source data	bit position of the f	irst pixel within a	byte per scan line.			
		Reserved							
	16:12	Format:			MBZ				
	4.4				שטויון				
	11	Tiling Enable Value		Name		Description			
			ing Disabled			Description			
			ing Enabled	( ······		(Tile-X or Tile-Y)			



	XY_MONO_SRC_COPY_BLT							
1	10:8	Reserved						
		Format:			MBZ			
ľ	7:0	DWord Length						
	1.0		Value		Name			
		06h						
1	31	Reserved						
•	51	Format:			MBZ			
BR13	30	Clipping Enabled						
_	50	Valu	Je		Name			
		0b		Disabled				
		1b		Enabled				
d	20	Mono Source Trans	arency Mode					
	29	Value			Name			
			Use Background		Hano			
			Transparency Enab	led				
l l		Reserved		loa				
	28:26				MBZ			
ļ		Format:			IVIDZ			
	25:24	Color Depth						
		Value		Name				
		00b	8 Bit Color					
		01b	16 Bit Color(56					
		10b	16 Bit Color(15	55)				
		11b	32 Bit Color					
	23:16	Raster Operation						
1	15:0	<b>Destination Pitch in</b>	DWords					
					d) this pitch is of 512Byte granularity for Tile-X,			
				to 128Kb	bytes (or 32KDwords).			
2	31:16	Destination Y1 Coor						
		16 bit signed number.						
BR22	15:0	Destination X1 Coor						
		16 bit signed number.						
3	31:16	Destination Y2 Coor	• •					
 		16 bit signed number.						
BR23	15:0	Destination X2 Coor						
		16 bit signed number.						
4	31:0	Destination Base Ad						
				X=0, Y=0	0. When Tiling is enabled (Bit_11 enabled), this			
BR09	-	address is limited to 4 Source Address	KDytes.					
5	31:0			loto no N	VIDO2 abanga bara)			
BR12		(address correspondin	ig to DST X1, 11) (I	NOLE HO I	NFOZ change here).			
6	31:0	Source Background	Color					
0	51.0	8 bit = $[7:0]$ , 16 bit = $[7:0]$		1				
BR18								
7	31:0	Source Foreground	Color					
	00	8 bit = [7:0], 16 bit = [1						
BR19								
•	-	-						



# 1.9.17 XY\_MONO\_SRC\_COPY\_ IMMEDIATE\_BLT

	XY_MONO_SRC_COPY_IMMEDIATE_BLT							
Length Bias:					2			
	tion allows the Driver to send monochrome data through the instruction stream, eliminating the read ne source during command execution.							
	EDIATE_BLT data MUST transfer an even number of doublewords and the exact number of quadwords. cates the total number of Dwords of immediate data.							
the next wor		The Monochrome sour	rce data bit position	field [2:0] in				
write enable	rome source transparenc s when the bit in the source aration. The ROP value cl	ce is 0. When the sou	rce bit is 1, then the	source fore				
	rome source data supplie ide (= Pitch) is NOT ALLO		Destination X1 and	Y1 coordina	tes.			
DWord Bit			Description					
0 31:2	9 Client							
	Default Value:		02h 2D Processor					
BR00	Format:		Opcode					
28:2	2 Instruction Target(Op	code)		L				
	Default Value:			71h Onacda				
. –	Format:			Opcode				
21:2	32bpp Byte Mask							
	This field is only used f Value		Namo	<u> </u>				
	00b	[Default]		<u> </u>				
	1xb							
	x1b	Write RGB Channel						
19:1	7 Monochrome source	data bit position of t	he first pixel within	a byte per	scan line.			
16:1	2 Reserved							
	Format:		М	BZ				
11	Dest Tiling Enable							
	Value	Name			Description			



		XY.		NO_SRC_CC	OPY_IMMEDIA	TE_BLT		
		0b	Filing Dis	abled (Linear Blit)				
			Filing En	(		(Tile-X or Tile-Y)		
'	11	Src Tiling Enable						
		Value	Description					
		0b	Tiling Di	isabled (Linear)				
		1b	Tiling Er			(Tile-X or Tile-Y)		
'	10:8	Reserved						
	10.0	Format:			ME	3Z		
	7:0	DWord Leng		of Immediate doub				
1	31	Reserved						
1	51	Format:			ME	37		
BR13	30	Clipping Ena	abled					
	50		Valu	le		Name		
		0b			Disabled			
		1b			Enabled			
4	29		e Transr	parency Mode				
	29	Value			Name			
		0b		Transparency Enat				
		1b		Use Background				
4	28:26	Reserved		<u> </u>				
	20.20	Format: MBZ						
d.								
	25:24	Color Depth Val			Nam	•		
		00b	ue	8 Bit Color	Nam			
		00b 01b		16 Bit Color(56	5)			
		10b	16 Bit Color(1555)					
		11b		32 Bit Color				
4	23:16	Raster Opera	ation					
ų.	-	-		<u></u>				
	15:0	Destination			1 anablad) this sitch is a	f 540Dute granularity for Tile V		
					to 128Kbytes (or 32KDw	f 512Byte granularity for Tile-X,		
2	21.16	Destination						
2	51.10	16 bit signed						
BR22	15:0	Destination						
01122	10.0	16 bit signed		· · ·				
3	31:16			dinate (Bottom)				
S	01.10	16 bit signed		• •				
BR23	15:0			dinate (Right)				
		16 bit signed						
4	31:0	Destination	Base Ad	dress				
		Base address	s of the d	lestination surface:	X=0, Y=0. When Tiling is	s enabled (Bit_11 enabled), this		
BR09		address is lim						
5	31:0	Source Back	-					
		8 bit = [7:0], 1	6 bit = [	15:0], 32 bit = [31:0]				
BR18		o		0				
6	31:0	Source Fore	-					
		o Dit = [7:0], 1	o bit = ['	15:0], 32 bit = [31:0]				



Ι,

	XY_MONO_SRC_COPY_IMMEDIATE_BLT								
BR19									
7	31:0	Immediate Data 0							
8	31:0	Immediate Data 1							
9n	31:0	Immediate Data DWs 2 through DWORD_LENGTH (DWL-1)							

# 1.9.18 XY\_FULL\_BLT

	XY_FULL_BLT							
Length	Bias:			2				
	e full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, urce, and pattern. The source and pattern operands are the same bit width as the destination operand.							
or back determ and des access are the the corr	e source and destination operands may overlap, which means that the X and Y directions can be either forward backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates termine if there is an overlap between the source and destination operands. If the base addresses of the source d destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the cesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses e the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with a corresponding source scan line and the strides are subtracted for every scan line access.							
ClipRed The Pa	ctX coor ttern Se	rdinates and the Destinates and the Destinates and the Destinates correspond to Destinates and the Destinate	ation X coordinates are v ination X = 0 (horizonta	oordinates are written. Only pixels within the written using the raster operation. I) and Y = 0 (vertical). The alignment is relative to the ne is the (destination X coordinate + horizontal seed)				
		scan line of the pattern		Y coordinate + vertical seed) modulo 8.				
DWord	-		De	escription				
0	31:29							
		Default Value:		2h 2D Processor				
BR00	-	Format:		pcode				
	28:22		ocode)					
		Default Value:		55h				
		Format:	Format: Opcode					
	21:20	<b>32bpp Byte Mask</b> This field is only used for 32bpp.						
		Value	ioi szopp.	Name				
		00b	[Default]	Humo				
		1xb	Write Alpha Channel					
		x1b	Write RGB Channel					
r i	19:16	Reserved	entre containior					
4								

.



				XY_FU	LL_BLT				
		Format:			ME	3Z			
ľ	15	Src Tiling E	nable						
	15	Value		Nan	ne		Description		
		0b	Tiling Disable	ed (Linear Blit)					
			Tiling Enable			(Tile-)	X or Tile-Y)		
r <mark>i</mark>	44.40					1			
	14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.							
	11	Dest Tiling	Enable						
		Value			lame		Description		
		0b		led (Linear Blit)					
		1b	Tiling Enabl	ed			(-X or Tile-Y)		
	10:8	Pattern Vert Starting scar		x8 pattern corre	esponding to DST Y=0.				
j	7:0	DWord Len	gth						
		Default Valu					07h		
1	31	Reserved					i		
•		Format:			ME	3Z			
BR13	30	Clipping En	abled						
	50		Value		Name				
		0b			Disabled				
		1b			Enabled				
	20.20								
	29:26								
ļ									
	25:24	Color Depth							
		Value Name							
		00b 8 Bit Color							
		01b 16 Bit Color(565)							
		10b 11b		16 Bit Color(15 32 Bit Color	55)				
ļ									
	23:16	Raster Oper	ration						
	15:0	Destination Pitch in DWords							
		2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X,							
					oto 128Kbytes (or 32KD	words).			
2	31:16	Destination		ate (Top)					
		16 bit signed							
BR22	15:0	Destination		ate (Left)					
		16 bit signed							
3	31:16			ate (Bottom)					
		16 bit signed							
BR23	15:0	Destination X2 Coordinate (Right)							
-		16 bit signed							
4	31:0	Destination							
DDAG					x=0, Y=0. When Tiling	is enabl	ed (Bit_11 enabled), this		
BR09	04.40	address is lir	nited to 4Kby	/les.					
5	31:16	Reserved			la ar	7			
		Format:			ME	52			
BR11		Shoriq pe bi	ogrammed a	III 0's for 48bit a	aaressing.				



XY_FULL_BLT				
		Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
6	31:16	Source Y1 Coordinate (Top) 16 bit signed number.		
BR26		Source X1 Coordinate (Left) 16 bit signed number.		
7 BR12	31:0	Source Address Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.		
8	31:0	Pattern Base (28:06 are implemented ) (Note no NPO2 change here). The pattern data must be located in linear		
BR15	L	memory.		

## 1.9.19 XY\_FULL\_IMMEDIATE\_PATTERN\_BLT

# XY\_FULL\_IMMEDIATE\_PATTERN\_BLT

Length Bias:

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source and immediate pattern operands are the same bit width as the destination operand. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64 DWs) for 8, 16, and 32 bpp color patterns. DWL indicates the total number of Dwords of immediate data.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8. Description

			Decemption
0	31:29	Client	
		Default Value:	02h 2D Processor
BR0	0	Format:	Opcode

2



	28:22	Instruction	Target(Opc	ode)							
		Default Val	ue:			74					
		Format:				0	pcode				
	21:20	32bpp Byte									
			only used for	r 32bpp.							
			lue	Defeulti	Na	ame					
		00b 1xb	-	<b>Default]</b> Vrite Alpha Char	nol						
		x1b		Vrite RGB Chan							
	10.10	Reserved	V								
	19:16	Format:				MBZ	,				
	4.5		Enabla								
	15	Src Tiling I Value		Nam	•		Description				
		0b	Tiling Disa	bled (Linear)	•		Description				
		1b	Tiling Enat			(T	ile-X or Tile-Y)				
	14.12	Pattern Ho				<u>IV</u>	,				
	14.12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)									
	11	Dest Tiling	Enable	· · · · · · · · · · · · · · · · · · ·	í						
		Value		Nan	ne		Description				
		0b		led (Linear Blit)							
		1b	1b Tiling Enabled (Tile-X or Tile-Y)								
	10:8	Reserved									
		Format: MBZ									
	7:0	<b>DWord Length</b> 06 + DWL = (Number of Immediate double words)h									
			= (Number of	Immediate doub	le words)h						
	31	Reserved									
R13		Format:				MBZ	<u>-</u>				
01110	30	Clipping E	Nabled Value				Name				
		Ob			Disabled		Hame				
		1b			Enabled						
	29:26										
	20.20	Format:				MBZ	<u>,</u>				
	25.24	Color Dept	h								
	_0.2 /		alue		N	lame					
		00b		8 Bit Color	r						
		01b		16 Bit Color(56							
			10b 16 Bit Color(1555)								
		11b		32 Bit Color							
	23:16	Raster Ope	eration								
	15:0	2's compler		d surfaces (bit_1	1 enabled) this pitch oto 128Kbytes (or 32		512Byte granularity for Tile-X, ords).				
	31:16	Destination 16 bit signe	n Y1 Coordir d number.	nate (Top)							
R22	15:0	Destination	n X1 Coordir	ate (Left)							
		16 bit signe	d number.								



		XY_FULL_IMMEDIATE_PATTERN_BLT
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.
4 BR09	31:0	<b>Destination Base Address</b> Base address of the destination surface: X=0, Y=0. When Src Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.
5	31:16	Reserved
		Format: MBZ
BR11		Should be programmed all 0's for 48bit addressing.
	15:0	Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
6	31:16	Source Y1 Coordinate (Top) 16 bit signed number.
BR26	15:0	Source X1 Coordinate (Left) 16 bit signed number.
7	31:0	Source Address Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 15 enabled), this address is limited to 4/butce
BR12	21.0	address is limited to 4Kbytes. Immediate Data 0
8	31:0 31:0	Immediate Data 0
9 10n	01.0	Immediate Data 1 Immediate Data DWs 2 through DWORD_LENGTH (DWL-1)
10n	31.0	

## 1.9.20 XY\_FULL\_MONO\_SRC\_BLT

## XY\_FULL\_MONO\_SRC\_BLT

#### Length Bias:

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is monochrome and the pattern operand is the same bit width as the destination.

The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.

All non-text and non-immediate monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the Destination X1 coordinate.

2



## XY\_FULL\_MONO\_SRC\_BLT

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.

Negative Stride (= Pitch) is NOT ALLOWED

DWord	Bit				Desc	ription					
0 BR00	31:29	Client									
		Default Value: 02h 2D Processor									
		Format:			Орсо	de					
1	28:22	Instruction Target(Opcode)									
		Default Valu	e:				56h				
		Format:				Opcode					
	21:20	32bpp Byte	Mask								
		This field is o	only used f	or 32bpp.							
		Valu	ue			Name	9				
		00b		[Default]							
		1xb		Write Alpha Chanr							
		x1b		Write RGB Channe	el						
	19:17	Monochrome source data bit position of the first pixel within a byte per scan line.									
	16:15	Reserved									
		Format: MBZ									
'	14:12	Pattern Horizontal Seed									
		(pixel of the scan line to start on corresponding to DST X=0)									
	11	Tiling Enable									
		Value	Name				Description				
				abled (Linear Blit)							
		1b	Tiling Ena	bled	(Tile-X or Tile-Y)						
	10:8	Pattern Vertical Seed									
		Starting scan line of the $8x8$ pattern corresponding to DST Y = 0.									
	7:0	DWord Leng	gth								
			<u>۱</u>	/alue			Name				
		07h									
1	31	Reserved									
		Format: MBZ									
BR13	30	Clipping En									
			Value				Name				
		0b			Disablec						
		1b			Enabled						
	29			arency Mode							
		Valu	e			Name					



		XY_	FULL_MONO_SRC_BLT
1		0 Use	e Background
		1 Tra	nsparency Enabled
1	28:26	Reserved	
		Format:	MBZ
1	25:24	Color Depth	
	-	Value	Name
		00b	8 Bit Color
		01b	16 Bit Color(565)
		10b	16 Bit Color(1555)
		11b	32 Bit Color
]	23:16	Raster Operation	
	15:0	Destination Pitch in DW	
			d surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X,
			Y and can be upto 128Kbytes (or 32KDwords).
2	31:16	Destination Y1 Coordin	ate (Top)
		16 bit signed number.	
BR22	15:0	Destination X1 Coordin	ate (Left)
-	04.40	16 bit signed number. Destination Y2 Coordin	ato (Bottom)
3	31:16	16 bit signed number.	
BR23	15:0	Destination X2 Coordin	ate (Right)
51120	13.0	16 bit signed number.	
4	31:0	Destination Base Addre	255
		Base address of the dest	tination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this
BR09		address is limited to 4Kb	ytes.
5	31:0	Mono Source Address	
		(address corresponds to	DST X1, Y1) (Note no NPO2 change here).
BR12			
6	31:0	Source Background Co	
		8 bit = [7:0], 16 bit = [15:0	$J_{j}, 32 \text{ Dit} = [31:0]$
BR18 7	31:0	Source Foreground Co	lor
·	51.0	8 bit = $[7:0]$ , 16 bit = $[15:0]$	
BR19			-1, []
8	31:0	Pattern Base Address	
			) (Note no NPO2 change here). The pattern data must be located in linear
BR15		memory.	



## 1.9.21 XY\_FULL\_MONO\_SRC\_IMMEDIATE\_PATTERN\_BLT

## XY\_FULL\_MONO\_SRC\_IMMEDIATE\_PATTERN\_BLT

Length Bias: 2 The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is a monochrome and the immediate pattern operand is the same bit width as the destination. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns. The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation. The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8. Negative Stride (= Pitch) is NOT ALLOWED. DWord Bit Description 31:29 Client Default Value: 02h 2D Processor **BR00** Format: Opcode 28:22 Instruction Target(Opcode) Default Value: 75h Format: Opcode 21:20 32bpp Byte Mask This field is only used for 32bpp. Value Name [Default] 00b Write Alpha Channel 1xb Write RGB Channel x1b



	19:17	Monochrome	e source	data bit position	of the first pixel within	a byte per scan line.				
	16:15	Reserved								
		Format:			ME	3Z				
		Pattern Horiz (pixel of the s		eed to start on correspo	nding to DST X=0)					
	11	Tiling Enable	)							
		Value		Nan	ne	Description				
				abled (Linear Blit)						
		1b	Filing Ena	abled		(Tile-X or Tile-Y)				
		Reserved								
		Format:			ME	3Z				
		<b>DWord Leng</b> 06 + DWL = (		of Immediate doubl	e words)h					
	31	Reserved								
		Format:			M	3Z				
3R13	30	Clipping Ena								
		01	Valu	Ie		Name				
		0b			Disabled Enabled					
		1b Enabled								
	29	Mono Source Transparency Mode Value Name								
		value 0		Use Background	Name					
		1		Transparency Enab	led					
	20.26	Reserved								
	20.20	Format: MBZ								
	25.24	Color Depth								
	25.24	Val	ue		Nam	le la				
		00b		8 Bit Color						
		01b		16 Bit Color(56	5)					
		10b	16 Bit Color(1555)							
		11b		32 Bit Color						
	23:16	Raster Operation								
	15:0	Destination I	Pitch in	DWords						
		2's compleme	ent For Ti	led surfaces (bit_11	1 enabled) this pitch is of to 128Kbytes (or 32KDw	f 512Byte granularity for Tile-X, /ords).				
2	31:16	Destination ` 16 bit signed		dinate (Top)						
3R22		Destination 2 16 bit signed		dinate (Left)						
3	31:16	Destination ` 16 bit signed		dinate (Bottom)						
3R23			(2 Coor	dinate (Right)						
1	31:0	Destination I	Base Ad		X=0, Y=0. When Tiling is	s enabled (Bit_11 enabled), this				
BR09		address is lim <b>Mono Sourc</b> e	ited to 4	Kbytes.	-					



2

		XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT
BR12		
6	31:0	Source Background Color
		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
BR18		
7	31:0	Source Foreground Color
		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
BR19		
8	31:0	Immediate Data DW 0
9	31:0	Immediate Data DW 1
10n	31:0	Immediate Data DWs 2 through DWORD_LENGTH (DWL-1)

## 1.9.22 XY\_FULL\_MONO\_PATTERN\_BLT

## XY\_FULL\_MONO\_PATTERN\_BLT

Length Bias:

The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The pattern operand is monochrome and the source operand is the same bit width as the destination operand.

The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.

The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation.

All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.

The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.



0	h				L_MON					
		olid Pattern S n results in N				ranspare	ncy = 1 i	is mutua	lly exclusive. The device	•
DWord	Bit					Desc	ription			
)	31:29	Client								
		Default Valu	ie:			02h 2	D Proce	ssor		
3R00		Format:				Орсо	de			
	28:22	Instruction	Target(O	pcod	e)					
		Default Valu	ie:					57		
		Format:						Op	ocode	
	21:20	32bpp Byte	Mask							
		This field is		for 3	2bpp.					
		Val	ue	_				Name		
		00b			fault]					
		1xb			te Alpha Chan					
		x1b		Wri	te RGB Chanr	nel				
	19:16	Reserved								
	15	Src Tiling E	nable							
		Value	Nan	ne			Description			
		0b	Tiling Disabled (Linear Blit)							
		1b	Tiling En	abled					(Tile-X or Tile-Y)	
	14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)								
	11	Dest Tiling Enable								
		Value Name							Description	
		0b	Tiling Disabled (Linear Blit)							
		1b Tiling Enabled				(Tile-X or Tile-Y)				
	10:8	Pattern Veo	tical See	d						
		Starting sca	n line of tl	ne 8x	8 pattern corre	esponding	g to DST	Y=0.		
	7:0	DWord Length								
		Value				Name				
		0Ah								
1	31	Solid Patter	rn Select							
		V	alue			Name				
BR13		0			No Solid Patt					
		1			Solid Pattern					
	30	Clipping Er				1				
			Val	Je		<b>.</b>			Name	
		0b				Disabled				
		1b				Enabled				
	29	Reserved								
		Format:						MBZ	-	
	28:27	Mono Sour		oaren	cy Mode					
		Valu						Name		
		0			Background					
		1		Trans	sparency Enat	bled				
	26	Reserved						MBZ		



		XY_FULL_MONO_PATTERN_BLT
1	25:24	Color Depth
		Value Name
		00b 8 Bit Color
		01b 16 Bit Color(565)
		10b 16 Bit Color(1555)
		11b 32 Bit Color
1	23:16	Raster Operation
	15:0	Destination Pitch in DWords
		2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.
4	31:0	<b>Destination Base Address</b> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
BR09 5	31:16	Reserved
5	51.10	Format: MBZ
BR11		Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
6	31:16	Source Y1 Coordinate (Top) 16 bit signed number.
BR26	15:0	Source X1 Coordinate (Left) 16 bit signed number.
7 BR12	31:0	Source Base Address (base address of the source surface: X=0, Y=0). When Src Tiling is enabled (Bit 15 enabled), this address is limited to 4Kbytes.
8	31:0	Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
BR16		
9	31:0	Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
BR17		
10	31:0	Pattern Data 0
BR20		(least significant DW)
11 BR21	31:0	Pattern Data 1 (most significant DW)



## 1.9.23 XY\_FULL\_MONO\_PATTERN\_MONO\_SRC\_BLT

## XY FULL MONO PATTERN MONO SRC BLT Length Bias: 2 The full BLT provides the ability to specify all 3 operands: destination, source, and pattern. The pattern and source operands are monochrome. The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate. The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation. The monochrome source transparency mode works identical to the pattern transparency mode. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation. The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8. Setting both Solid Pattern Select =1 and Mono Pattern Transparency = 1 is mutually exclusive. The device implementation results in NO PIXELs DRAWN. Negative Stride (= Pitch) is NOT ALLOWED. DWord Bit Description 31:29 Client Default Value: 02h 2D Processor **BR00** Format: Opcode 28:22 Instruction Target(Opcode)

58h

Default Value:



1		XY_F	ULL_N		NO_PAT	TERN	I_MONO_S	RC_BLT			
		Format:					Op	ocode			
1	21:20	32bpp Byte Mask This field is only used for 32bpp.									
		Valu					Name				
		00b [Default]									
		1xb			e Alpha Chanr						
Ļ		x1b			e RGB Channe						
			esource	data	bit position o	of the first	st pixel within a	byte per scan line.			
	16:15	Reserved									
ļ		Format:					MBZ				
	14:12		can line to		rt on correspor	nding to I	OST X=0)				
	11	Tiling Enable	)								
					Nam	e		Description			
			Tiling Disa		(Linear Blit)						
	10:8	Pattern Verti	cal Seed					(Tile-X or Tile-Y)			
ų.	-		Starting scan line of the $8x8$ pattern corresponding to DST Y = 0.								
	7:0	DWord Leng		/alue	<u> </u>		Name				
		0Ah									
1	31	Solid Pattern	Select								
		Va	lue				Name	1			
BR13		0			No Solid Patte	ern					
		1 Solid Pattern									
	30	Clipping Ena					Manaa				
		Value 0b				Name Disabled					
		1b Enabled									
ų		Mono Source Transparency Mode									
	29	Value		arend			Name				
		0		Jse B	ackground						
		1			parency Enabl	led					
1	28	Mono Patteri									
		Value			,		Name				
		0	L	Jse B	ackground						
		1	Т	rans	parency Enabl	led					
ή .	27:26	Reserved									
		Format:					MBZ				
ή	25:24	Color Depth									
		Val	ue				Name				
		00b			Bit Color						
		01b			Bit Color(565	/					
		10b			Bit Color(155	5)					
		11b		32	2 Bit Color						
	23:16	Raster Opera	ation								
	15:0	Destination F	Pitch in D	Wor	ds						

Г



		XY_FULL_MONO_PATTERN_MONO_SRC_BLT
		2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.
BR22		Destination X1 Coordinate (Left) 16 bit signed number.
3		Destination Y2 Coordinate (Bottom) 16 bit signed number.
BR23		Destination X2 Coordinate (Right) 16 bit signed number.
4 BR09	0.1.0	<b>Destination Base Address</b> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
5 BR12	31:0	(address corresponds to DST X1, Y1) (Note no NPO2 change here).
6 BR18		Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7 BR19		Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
8 BR16		Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
9 BR17		Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
10 BR20	• • • •	Pattern Data 0 (least significant DW)
11 BR21	• • • •	Pattern Data 1 (most significant DW)

## **1.10 BLT Engine Instruction Field Definitions**

This section describes the BLT Engine instruction fields. These descriptions are in the format of register descriptions. These registers are internal and are not readable. Some of these registers are state that is saved and restored for supporting separate software threads.



## 1.10.1 BR00—BLT Opcode & Control

MMIO: 0/2/0       Default Value: 0x0000000       Oword Br       0     31     BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.       0     31     BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.       0     Jate     Name       0     Idle [Default]     0       1     Busy     0       30     Setup Instruction Instruction     0       Default Value:     0     0       1     Busy     0       29     Setup Monochrome Pattern This bit is decoded from the Setup instruction.     Name       0     Color (Default]     0       1     Monochrome     0       28:22     Default Value:     0000000b       This is the contents of the Instruction Target field from the last BLT Instruction. This field is used by the BLT Engine state machine to identify the BLT instruction. The opcode specifies whether the source and pattern operands are color or monochrome.       21:20     S2bpp Byte Mask     This field is only used for 32bpp.       Value     Name     00b       0     Identify the BLT instruction within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits sho			BR0	0 - B	LT Opcode and Control
DWord         Bit         Description           0         31         BLT Engine Busy         Name           0         bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.         Name           0         idle [Default]         Name           0         idle [Default]         0           1         Busy         0           30         Setup Instruction Instruction         0           Default Value:         0         0           The current instruction performs clipping (1).         29         Setup Monochrome Pattern           This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Name           0         Color [Default]         1         Monochrome           28:22 Instruction Target (Opcode)         Default Value:         0000000b           Default Value:         1         Monochrome           21:20 32bpp Byte Mask         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.           21:20 32bpp Byte Mask         This field is only used for 32bpp. <t< td=""><td>Regist</td><td>er Spa</td><td>ace:</td><td></td><td>MMIO: 0/2/0</td></t<>	Regist	er Spa	ace:		MMIO: 0/2/0
0       31       BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.         0       Idle [Default]         1       Busy         30       Setup Instruction Instruction Default Value:       0         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.       0         Value       Name       0         0       Color [Default]       1         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Color [Default]       1         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Color [Default]       1         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Color (Default]       1         1       Monochrome         21:20 32bpp Byte Mask       This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         19:17/Monochrome Source Start	Defaul	t Valu	e:		0x0000000
0       31       BLT Engine Busy This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.         Value       Name         0       Idle [Default]         1       Busy         30       Setup Instruction Instruction Default Value:       0         The current instruction performs clipping (1).       0         29       Setup Monochrome Pattern This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Iopcode)       Default Value:         0       Color [Default]         1       Monochrome         21:20 32bpp Byte Mask       This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write RGB Channel         19:17 Monochrome Source Start	DWord	Bit			Description
This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT         Opcode and Control register.         Value       Name         0       Idle [Default]         1       Busy         30       Setup Instruction Instruction         Default Value:       [0         The current instruction performs clipping (1).       [0         29       Setup Monochrome Pattern         This bit is decoded from the SCANLINE_BLT instruction.       Name         0       Color [Default]         1       Monochrome         28:22[Instruction Target (Opcode)       Default Value:         0       Color [Default]         1       Monochrome         28:22[Instruction Target (Opcode)       D000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Value         Value       Name         00b       [Default]         1xb       Write Alpha Channel         1y:17       Monochrome Source Start         Defaul	0	31	BLT Engine Busy		
Value         Name           0         Idle [Default]           1         Busy           30         Setup Instruction Instruction           Default Value:         0           The current instruction performs clipping (1).         0           29         Setup Monochrome Patiern           This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.           Value         Name           0         Color [Default]           1         Monochrome           28:22 Instruction Target (Opcode)         0000000b           Default Value:         0           Default Value:         0000000b           This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.           21:20 32bpp Byte Mask         This field is only used for 32bpp.           Value         Name           00b         [Default]           1xb         Write Alpha Channel           x1:1         Write Algha Channel           x1:21 7/Monochrome Source Start         00b           Default Value:         000b	-		This bit indicates whether		Γ Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT
0       Idle [Default]         1       Busy         30       Setup Instruction Instruction         Default Value:       0         The current instruction performs clipping (1).       0         29       Setup Monochrome Pattern         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Opcode)         Default Value:       [0000000b]         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:2032bp Byte Mask       This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       [000b]         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed       Bit [Default] <td></td> <td></td> <td></td> <td></td> <td>Name</td>					Name
1     Busy       30     Setup Instruction Instruction       Default Value:     0       The current instruction performs clipping (1).     0       29     Setup Monochrome Pattern       This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.       Value     Name       0     Color [Default]       1     Monochrome       28:22     Instruction Target (Opcode)       Default Value:     0000000b       This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.       21:20     32bpp Byte Mask       This field is only used for 32bpp.     Value       Value     Name       00b     [Default]       1xb     Write RGB Channel       19:17     Monochrome Source Start       Default Value:     [000b]       This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.       16     Bit/Byte Packed       Byte packed is for the NT driver.       Value     Name			0		
30       Setup Instruction Instruction       0         Default Value:       0         The current instruction performs clipping (1).       0         29       Setup Monochrome Pattern         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Value         Value       Name         00b       Default]         1xb       Write Algha Channel         X1D       Write Algha Channel         X1D       Write RGB Channel         19:17       Monochrome source is word aligned which means that at the end of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed			1		
Default Value:       0         The current instruction performs clipping (1).       0         29       Setup Monochrome Pattern         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Default Value:         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         0       Default Value:         1       Monochrome         21:20       S2bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       Default]         1xb       Write Algha Channel         1xb       Write Algha Channel         1xb       Write Algha Channel         19:17       Monochrome source Start         000b       Default]         1       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte	,				busy
The current instruction performs clipping (1).         29       Setup Monochrome Pattern         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) oattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]         1       Monochrome         28:22       Instruction Target (Opcode)         Default Value:       [0000000b]         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       22bpp Byte Mask         This field is only used for 32bpp.       Value         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       [000b]         This field indicates the starting monochrome pixel bit position within a byte per scan line of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         15 <td< td=""><td></td><td>30</td><td></td><td>ction</td><td></td></td<>		30		ction	
29       Setup Monochrome Pattern         This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]         1       Monochrome         28:22       Instruction Target (Opcode)         Default Value:       µ000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Value         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       µ00b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte					
This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]       1         1       Monochrome       0         28:22 Instruction Target (Opcode)         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         00b       [Default]         1xb       Write Alpha Channel         X1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       [000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable			The current instruction pe	erforms	clipping (1).
This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.         Value       Name         0       Color [Default]       1         1       Monochrome       0         28:22 Instruction Target (Opcode)         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         00b       [Default]         1xb       Write Alpha Channel         X1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       [000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable	4	20	Setun Monochrome Pat	torn	
pattern is used with the SCANLINE_BLT instruction.       Name         0       Color [Default]         1       Monochrome         28:22 Instruction Target (Opcode)       Default Value:         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte		29			p instruction ancade to identify whether a color (0) or manachrome (1)
Value         Name           0         Color [Default]           1         Monochrome           28:22         Instruction Target (Opcode)           Default Value:         0000000b           This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.           21:20         32bpp Byte Mask           This field is only used for 32bpp.         Name           00b         [Default]           1xb         Write Alpha Channel           x1b         Write RGB Channel           19:17         Monochrome Source Start           Default Value:         000b           This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.           16         Bit/Byte Packed           Byte packed is for the NT driver.         Name           0b         Bit [Default]           1b         Byte					
0       Color [Default]         1       Monochrome         28:22       Instruction Target (Opcode)         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					
1       Monochrome         28:22       Instruction Target (Opcode)         Default Value:       0000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable			value		
28:22       Instruction Target (Opcode)         Default Value:       000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Value         Value       Name         0b       Bit [Default]         1b       Byte			0		
Default Value:       000000b         This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Value         Value       Name         0b       Bit [Default]         1b       Byte			1	Mo	nochrome
This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20 32bpp Byte Mask         This field is only used for 32bpp.         Value         Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17 Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Value         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable	1	28:22	Instruction Target (Opco	ode)	
BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable			Default Value:		000000b
BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.         21:20       32bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable				Instruc	
the source and pattern operands are color or monochrome.         21:20 32bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte					
21:20       32bpp Byte Mask         This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte					
This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					
This field is only used for 32bpp.         Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable	'i	21.20	32bpp Byte Mask		
Value       Name         00b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable				32bpp.	
O0b       [Default]         1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte			-		Name
1xb       Write Alpha Channel         x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte				)efault1	
x1b       Write RGB Channel         19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte				-	ha Channal
19:17       Monochrome Source Start         Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					
Default Value:       000b         This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					B Channel
This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.         Value       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable		19:17	Monochrome Source St	art	
operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.         Value       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					
operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.         Value       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable			This field indicates the sta	arting m	onochrome pixel bit position within a byte per scan line of the source
should be discarded until the next word boundary.         16       Bit/Byte Packed         Byte packed is for the NT driver.         Value       Name         Ob       Bit [Default]         1b       Byte         15       Src Tiling Enable			operand. The monochrom	ne sourc	e is word aligned which means that at the end of the scan line all bits
Bit/Byte Packed         Byte packed is for the NT driver.         Value       Name         0b       Bit [Default]         1b       Byte         15       Src Tiling Enable					
Byte packed is for the NT driver.       Value     Name       0b     Bit [Default]       1b     Byte       15     Src Tiling Enable					·
Byte packed is for the NT driver.       Value     Name       0b     Bit [Default]       1b     Byte       15     Src Tiling Enable	ri I	16	Bit/Byte Packed		
Value     Name       0b     Bit [Default]       1b     Byte			-	driver	
Ob     Bit [Default]       1b     Byte       15     Src Tiling Enable				dirivor.	Name
1b     Byte       15     Src Tiling Enable					
15 Src Tiling Enable					
					руге
Value Name Project		15			
			Value		Name Project



0b	Tiling Disabled (Linear) [Default]									
1b	Tiling enabled: Tile-X or Tile-Y									
14.12 Horizonta	al Pattern Seed									
Default V		0b								
	indicates the pattern pixel position which corresponds to $X = 0$ .	0.0								
	Dest Tiling Enable									
	to '1', this means that Blitter is executing in Tiled mode. If '0' it means									
	ter supports both Tile-X and Tile-Y modes. On reset, this bit will be '0'	. This definition a								
to only X,		Droit								
Value	Name	Proj								
0b	Tiling Disabled (Linear blit) [Default]									
1b	Tiling enabled: Tile-X or Tile-Y									
	ency Range Mode									
	s control whether or not the byte(s) at the destination corresponding to									
	ally written, and what those conditions are. This feature can make it po									
	asking functions in order to selectively write or preserve graphics data	already at the								
destinatio										
Value N	· · · · · · · · · · · · · · · · · · ·									
xx0b [De	xx0b [Default] No color transparency mode enabled. This causes normal operation with regard to									
	writing data to the destination.									
001b	001b [Source color transparency] The Transparency Color Low: (Pixel Greater or Equal)									
	(source background register) and the Transparency Color High: (Pixel Less or Equ									
	(source foreground register) are compared to the source pixels.									
	comparisons are done on each component (R,G,B) and then log									
	source pixel components are not within the range defined by the									
	registers, then the byte(s) at the destination corresponding to th	e current pixel ar								
0.1.11	written with the result of the bit-wise operation.									
011b	[Source and Alpha color transparency] The Transparency Color									
	Equal) (source background register) and the Transparency Colo									
	Equal) (source foreground register) are compared to the source									
	comparisons are done on each component (A,R,G,B) and then									
	source pixel components are not within the range defined by the									
	registers, then the byte(s) at the destination corresponding to th	e current pixel ar								
101b	written with the result of the bit-wise operation." [Destination and Alpha color transparency] The Transparency C	olor Low: (Divel								
		•								
	Greater or Equal) (source background register) and the Transpa (Pixel Less or Equal) (source foreground register) are compared									
	pixels. The range comparisons are done on each component (A									
	logically ANDed. If the destination pixels are within the range, the									
	destination corresponding to the current pixel are written with the									
	operation.	e result of the bit								
111b	[Destination color transparency] The Transparency Color Low: (	Pivel Greater or								
	(source background register) and the Transparency Color High:	•								
	(source foreground register) are compared to the destination pix									
	comparisons are done on each component (R,G,B) and then log									
	destination pixels are within the range, then the byte(s) at the de									
	corresponding to the current pixel are written with the result of the									
25 Pattern V	ertical Seed									
Default Va	alue: 000	<b>)</b> h								



	This field specifies the pattern scan line which corresponds to Y=0.					
4	Destination Read Modify Write					
	Default Value:	0b				
	This bit is decoded from the last instruction's opcode field and Destination Transpa identify whether a Destination read is needed.	rency Mode to				
3	Color Source					
_	Default Value:	0b				
	This bit is decoded from the last instructions opcode field to identify whether a colo	or (1) source is u				
2	Monochrome Source					
	Default Value:	0b				
	This bit is decoded from the last instructions opcode field to identify whether a mor is used.	nochrome (1) so				
1	Color Pattern					
	Default Value:	0b				
	This bit is decoded from the last instructions opcode field to identify whether a colo	or (1) pattern is u				
0	Monochrome Pattern					
	Default Value:	0b				
	This bit is decoded from the last instructions opcode field to identify whether a mor is used.	nochrome (1) pa				

## 1.10.2 BR01—Setup BLT Raster OP, Control, and Destination Offset

	BR01 - Setup BLT Raster OP, Control, and Destination Offset						
Registe	Register Space:			MMIO: 0/2/0			
Default	Default Value:			0x0000000			
DWord	DWord Bit			Description			
0		31 <b>Solid Pat</b> This bit a Engine a this featu pattern da		Relect only when the pattern data is monochrome. This bit determines whether or not the BLT performs read operations from the frame buffer in order to load the pattern data. Use of revent these read operations can increase BLT Engine performance, if use of the indeed not necessary. The BLT Engine is configured to accept either monochrome or ta via the opcode field. Description			
		0b 1b		This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations. The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion			

Ę.



		Background Co	olor Register.				
30	Clipping Enabled						
		Value	Name				
	0b		[Default]				
	1b						
29	This bit appli byte(s) at the corresponds possible to u	e destination corres will actually be writ use the source as a	arency Mode source data is in monochrome. This bit determines whether or not t sponding to the pixel to which a given bit of the source data also itten if that source data bit has the value of 0. This feature can mak transparency mask. The BLT Engine is configured to accepted eit ata via the opcode field.				
	Value Nam		Description				
	0b <b>[Defa</b>	in the source da register is used corresponding t that pixel are wr	rmal operation with regard to the use of the source data. Wherever ata has the value of 0, the color specified in the background color as the source operand in the bit-wise operation for the pixel to the source data bit, and the bytes at the destination correspondin ritten with the result.				
	1b	corresponding to	in the source data has the value of 0, the byte(s) at the destination to the pixel to which the source data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain				
	This bit appli byte(s) at the	e destination corres	pattern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also				
	This bit appli byte(s) at the corresponds possible to u monochrome	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also itten if that pattern data bit has the value of 1. This feature can mak a transparency mask. The BLT Engine is configured to accepted eit ata via the opcode field.				
	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can mak a transparency mask. The BLT Engine is configured to accepted eit ata via the opcode field. Description				
	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ult] This causes nor in the pattern da register is used corresponding to	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also itten if that pattern data bit has the value of 1. This feature can mak a transparency mask. The BLT Engine is configured to accepted eit ata via the opcode field.				
	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ne ult] This causes nor in the pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged.	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can mak a transparency mask. The BLT Engine is configured to accepted eit ata via the opcode field. Description rmal operation with regard to the use of the pattern data. Wherever ata has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondi				
27:2	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat This bit appli byte(s) at the corresponds possible to u monochrome	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ne ult] This causes nor in the pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at a via the opcode field.   Description  rmal operation with regard to the use of the pattern data. Wherever, at a has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondi ritten with the result.  in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain  battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also then pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at a via the opcode field.				
27:2	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat This bit appli byte(s) at the corresponds possible to u monochrome Val	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da e or color pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at a via the opcode field.   Description  rmal operation with regard to the use of the pattern data. Wherever, at a has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondir ritten with the result.  in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain  battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field.  Name				
27:2	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat Ib] 1b 1b 1b 532bpp Byte This bit appli byte(s) at the corresponds possible to u monochrome Val Ob	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ne ult] This causes nor in the pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue [Defaul	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit data via the opcode field.   Description  rmal operation with regard to the use of the pattern data. Wherever, at a has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondir ritten with the result.  in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain  pattern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field.  Name  It]				
27:2	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat Ib 1b 1b This bit appli byte(s) at the corresponds possible to u monochrome Val Ob	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue [Defaul Write A	a transparency mask. The BLT Engine is configured to accepted eit as the pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Description rmal operation with regard to the use of the pattern data. Wherever at has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondi ritten with the result. in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain be data at those byte(s) at the destination are allowed to remain be data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Name It] Jpha Channel				
27:2	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat Ib] 1b 1b 1b 532bpp Byte This bit appli byte(s) at the corresponds possible to u monochrome Val Ob	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue [Defaul Write A	battern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit data via the opcode field.   Description  rmal operation with regard to the use of the pattern data. Wherever, at a has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondir ritten with the result.  in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain  pattern data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field.  Name  It]				
	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat Ib 1b 1b This bit appli byte(s) at the corresponds possible to u monochrome Val Ob	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ne ult] This causes nor in the pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue [Defaul Write A Write R	a transparency mask. The BLT Engine is configured to accepted eit as the pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Description rmal operation with regard to the use of the pattern data. Wherever at has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondi ritten with the result. in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain be data at those byte(s) at the destination are allowed to remain be data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Name It] Jpha Channel				
	This bit appli byte(s) at the corresponds possible to u monochrome Value Nam Ob [Defat Ob [Defat This bit appli byte(s) at the corresponds possible to u monochrome Val Ob 1xb x1b	ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ne ult] This causes nor in the pattern da register is used corresponding to that pixel are wr Wherever a bit i corresponding to written, and the unchanged. Mask ies only when the p e destination corres will actually be writ use the pattern as a e or color pattern da ue [Defaul Write Al Write R	a transparency mask. The BLT Engine is configured to accepted eit as the pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Description rmal operation with regard to the use of the pattern data. Wherever at has the value of 0, the color specified in the background color as the pattern operand in the bit-wise operation for the pixel to the pattern data bit, and the bytes at the destination correspondi ritten with the result. in the pattern data has the value of 0, the byte(s) at the destination to the pixel to which the pattern data bit also corresponds are simple data at those byte(s) at the destination are allowed to remain be data at those byte(s) at the destination are allowed to remain be data is monochrome. This bit determines whether or not the sponding to the pixel to which a given bit of the pattern data also tten if that pattern data bit has the value of 1. This feature can make a transparency mask. The BLT Engine is configured to accepted eit at via the opcode field. Name It] Jpha Channel				



BR01 - Setu	up BLT Raster OP, Control, and Destination Offset
01b	16 Bit Color Depth
10b	16 Bit Color Depth
11b	32 Bit Color Depth
23:16 Raster Opera	ation Select
	are used to select which one of 256 possible raster operations is to be performed by the The opcode field must indicate a monochrome source if ROP = F0.
(same as before and should be Destination w 16bit signed p (linear surface before). Thes originally spec- line's worth of address will p which the ne operation is w scan line's wo However, if th set so that ea after the locat	Bits, the signed 16bit field allows for specifying upto + 32Kbytes signed pitches in bytes fore). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled surfaces ces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as see 16 bits store the signed memory address offset value by which the destination address ecified in the Destination Address Register is incremented or decremented as each scan of destination data is written into the frame buffer by the BLT Engine, so that the destination point to the next memory address to ext scan line's worth of destination data is to be written. If the intended destination of a BLT within on-screen frame buffer memory, this offset is normally set so that each subsequent orth of destination of a BLT operation is within off-screen memory, this offset can be ach subsequent scan line's worth of destination data for the last scan line ended, in order to create a single lock of bytes of destination data at the destination.

# 1.10.3 BR05—Setup Expansion Background Color

	BR05 - Setup Expansion Background Color						
Registe	er Sp	ace: MMIO: 0/2/0					
Default							
DWord		Description					
0		Setup Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.					



## 1.10.4 BR06—Setup Expansion Foreground Color

BR06 - Setup Expansion Foreground Color							
Register Space: MMIO: 0/2/0							
Default	Valu	ue: 0x0000000					
DWord	Bit	Description					
0	31:0	Setup Expansion Foreground Color Bits					
	These bits provide the one, two, or four bytes worth of color data that select the foreground color to						
	used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or						
	TEXT_BLT instructions. Whether one, two, or three bytes worth of color data is needed depends upon						
		the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits					
	[31:0], [15:0] and [7:0], respectively, are used.						

## 1.10.5 BR07— Setup Blit Color Pattern Address

	BR07 - Setup Blit Color Pattern Address				
Registe	er Spa	ce: MMIO: 0/2/0			
Default	t Value	e: 0x0000000			
DWord	Bit	Description			
0	31:29	Reserved			
		Format: MBZ			
		Setup Blit Color Pattern Address These 26 bits specify the starting address of the (8X8) pixel color pattern from the SETUP_BLT instruction. This register works identically to the Pattern Address register (BR15), but this version is only used with the SCANLINE_BLT instruction execution (the actual programming for this, is done in XY_SETUP_BLT command). The pattern data must be located in linear memory. The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and is supplied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.			
	5:0	Reserved			
		Format: MBZ			

Г



## 1.10.6 BR09—Destination Address

	BR09 - Destination Address				
Register	r Spa	ace: MMIO: 0/2/0			
Default Value: 0x0000000					
DWord I	Bit	Description			
0 3		Destination Address Bits When tiling is enabled for XY-blits, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before. These specify the starting pixel address of the destination data. This register is also the working destination address register and changes as the BLT Engine performs the accesses. Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line should be written or not. The Destination Y1 address is the top scan ine to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this address points to the first byte to be written. Note: Some instructions affect only one scan line (requiring only one coordinate); other instructions affect multiple scan lines and need both coordinates.			

## 1.10.7 BR11—BLT Source Pitch (Offset)

BR11 - BLT Source Pitch (Offset)					
Register Sp	pace: MMIO: 0/2/0				
Default Val					
	<b>Source Pitch (Offset)</b> For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying upto + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within offset can be set to accommodate a situation in which the source data is stored at a single contiguous block of bytes where in each subsequent scan line's worth of source data is store data is stored at a location immediately after the location where the source data for the last scan line ended.				



## 1.10.8 BR12—Source Address

BR12 - Source Address				
Register Sp	Dace: MMIO: 0/2/0			
Default Value: 0x0000000				
<b>DWord Bit</b>	Description			
	Source Address Bits When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction and it is same as before, including for monosource and text blits. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read. These specify the starting pixel address of the color source data. The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword of the source data.			

## 1.10.9 BR13—BLT Raster OP, Control, and Destination Pitch

		BR1	13 - BI	LT Raster OP, Control, and Destination Pitch				
Registe	Register Space: MMIO: 0/2/0							
Default		e:		0x0000000				
DWord	Word Bit			Description				
0	01	This bi Engine this fea patterr	e actually ature to p n data is i	<b>Gelect</b> only when the pattern data is monochrome. This bit determines whether or not the BLT performs read operations from the frame buffer in order to load the pattern data. Use of revent these read operations can increase BLT Engine performance, if use of the ndeed not necessary. The BLT Engine is configured to accept either monochrome or ta via the opcode field.				
			Name	Description				
		0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.				
		1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.				
1	30	Clippi	ng Enabl	ed				
		Defau	It Value:	0				
		Monochrome Source Transparency Mode This bit applies only when the source data is in monochrome. This bit determines whether or not t byte(s) at the destination corresponding to the pixel to which a given bit of the source data also corresponds will actually be written if that source data bit has the value of 0. This feature can mak possible to use the source as a transparency mask. The BLT Engine is configured to accepted eit monochrome or color source data via the opcode field.						
		Value	Name	Description				
		0 <b>[Default]</b> This causes normal operation with regard to the use of the source data. Wherever a in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel						



	BR13 - B	LT Ra	ster OP, Control, and Destination Pitch			
			onding to the source data bit, and the bytes at the destination corresponding to I are written with the result.			
	1	correspo	bit in the source data has the value of 0, the byte(s) at the destination onding to the pixel to which the source data bit also corresponds are simply no and the data at those byte(s) at the destination are allowed to remain ged.			
28	This bit applies byte(s) at the d corresponds w possible to use	only whe lestinatior ill actually the patte	<b>Transparency Mode</b> on the pattern data is monochrome. This bit determines whether or not the on corresponding to the pixel to which a given bit of the pattern data also be written if that pattern data bit has the value of 1. This feature can make it ern as a transparency mask. The BLT Engine is configured to accepted either attern data via the opcode in the Opcode and Control register.			
	Value Name	1	Description			
	0 [Default	the patter is used a the patter	ses normal operation with regard to the use of the pattern data. Where a bit i ern data has the value of 0, the color specified in the background color register as the pattern operand in the bit-wise operation for the pixel corresponding to ern data bit, and the bytes at the destination corresponding to that pixel are <i>v</i> ith the result.			
	1	correspo	er a bit in the pattern data has the value of 0, the byte(s) at the destination onding to the pixel to which the pattern data bit also corresponds are simply n and the data at those byte(s) at the destination are allowed to remain ged.			
27:2	632bpp Byte M	ask				
	This field is onl	y used fo				
	Value		Name			
	00b		[Default]			
	1xb		Write Alpha Channel			
	x1b		Write RGB Channel			
25:2	4 Color Depth					
	Value		Name			
	00b		Color Depth [Default]			
	01b		it Color Depth			
	10b		it Color Depth			
	11b	Rese	erved			
23:1	6Raster Operat	ion Selec	ct			
	Default Value:		0000000b			
	These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine. The opcode must indicate a monochrome source operand if ROP = F0.					
15:0	specified in the of destination of will point to the written. If the ir offset is norma with the destina operation is wit	store the s Destinat data is wri next mer ntended d Ily set so ation data thin off-sc data is sto	signed memory address offset value by which the destination address origination Address Register is incremented or decremented as each scan line's wo tten into the frame buffer by the BLT Engine, so that the destination address nory address to which the next scan line's worth of destination data is to be estination of a BLT operation is within on-screen frame buffer memory, this that each subsequent scan line's worth of destination data lines up vertically in the scan line, above. However, if the intended destination of a BLT reen memory, this offset can be set so that each subsequent scan line's worth at each subsequent scan line's worth of a subsequent scan line's worth at each subsequent scan line's worth at each subsequent scan line's worth at a location immediately after the location where the destination data for the set is a subsequent with the set is a subsequent worth at a location immediately after the location where the destination data for the set is a subsequent scan line worth at a location immediately after the location where the destination data for the set is a subsequent scan line worth at a location immediately after the location where the destination data for the set is a subsequent scan line worth at a location immediately after the location where the destination data for the set is a subsequent scan line worth at a location immediately after the location where the destination data for the set is a subsequent scan line worth at a location immediately after the location where the destination data for the set is a set is set is a set is a set is a set is set is a set is a se			



**BR13 - BLT Raster OP, Control, and Destination Pitch** 

a single contiguous block of bytes of destination data at the destination.

## 1.10.10 BR14—Destination Width & Height

	BR14 - Destination Width and Height				
Register Space: MMIO: 0/2/0					
Default	t Value	e: 0x0000000			
		is the values for the height and width of the data to be BLT. If these values are not correct, such that the s either expecting data it does not receive or receives data it did not expect, the system can hang.			
DWord	Bit	Description			
0	31:29	Reserved			
		6 <b>Destination Height</b> These 13 bits specify the height of the destination data in terms of the number of scan lines. This is a working register.			
	15:13Reserved				
	12:0 <b>Destination Byte Width</b> These 13 bits specify the width of the destination data in terms of the number of bytes per scan line. The number of pixels per scan line into which this value translates depends upon the color depth to which the graphics system has been set.				

## 1.10.11 BR15—Color Pattern Address

	BR15 - Color Pattern Address						
Register Space:		ce: MMIO: 0/2/0					
Default Va	alue	: 0x0000000					
DWord B	Bit	Description					
0 31	:29	Reserved					
	ſ	Format: MBZ					
28	6:6	Color Pattern Address					
		There is no change to the Color Pattern address specification due to Non-Power-of-2 change. It					
		remains the same as before. The pattern data must be located in linear memory. These 26 bits specify					
		the starting address of the (8X8) pixel color pattern. The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth.					
		The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color					
		pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns					
		require 8 bytes and are applied through the instruction. Color patterns of 8, 16, and 32 bits per pixel					
		color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.					
5:0	) F	Reserved					
	ł	Format: MBZ					



## 1.10.12 BR16—Pattern Expansion Background & Solid Pattern Color

E	BR16 - Pattern Expansion Background and Solid Pattern Color					
Register Space:		MMIO: 0/2/0				
Default	Val	Je: 0x0000000				
DWord		Description				
0		Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				

## 1.10.13 BR17—Pattern Expansion Foreground Color

1

Г

]	BR17 - Pattern Expansion Foreground Color					
Register Space:		pace: MMIO: 0/2/0				
Default	t Val	ue: 0x0000000				
DWord	Bit	Description				
0		attern Expansion Background Color Bits hese bits provide the one, two, or four bytes worth of color data that select the foreground color to be sed in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or bur bytes worth of color data is needed depends upon the color depth to which the BLT Engine has een set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are sed.				

#### 1.10.14 BR18—Source Expansion Background, and Destination Color

	BR18 - Source Expansion Background and Destination Color					
Register Space:		bace: MMIO: 0/2/0				
Default	t Val	ue: 0x0000000				
DWord	DWord Bit Description					
0		burce Expansion Background Color Bits bese bits provide the one, two, or four bytes worth of color data that select the background color to be ed in the color expansion of monochrome source data during BLT operations. This register is also ed to support destination transparency mode and Solid color fill. Whether one, two, three, or four tes worth of color data is needed depends upon the color depth to which the BLT Engine has been t. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.				



## 1.10.15 BR19—Source Expansion Foreground Color

	BR19 - Source Expansion Foreground Color				
Register Space:		Dace: MMIO: 0/2/0			
Default Value: 0x0000000					
DWord	Bit	Description			
0 3		tern/Source Expansion Foreground Color Bits ese bits provide the one, two, or four bytes worth of color data that select the foreground color to be ed in the color expansion of monochrome source data during BLT operations. Whether one, two, or r bytes worth of color data is needed depends upon the color depth to which the BLT Engine has en set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are ed.			



# 2. Blitter (Blt) Engine Command Streamer

The blitter pipeline has its own command streamer and operates completely independently of the other command streamers. This command streamer supports a separate set of registers starting at offset 20000h.

# 2.1 Registers for Blitter Engine

#### 2.1.1 Introduction

Each register is at the same offset from 020000h as its primary counterpart is offset from 02000h.

#### 2.1.2 GAB PWR CTX STORAGE REGISTERS

#### 2.1.2.1 GAB\_CTL\_REG – GAB unit Control Register

	GAB_CTL_REG - GAB unit Control Register				
Source:	:	BlitterCS			
Default	Val	ue: 0x00000BF			
Access	:	R/W			
Size (in	bits	s): 32			
Address	s:	24000h			
Default\	/alu	e=FF0000BFh Trusted Type = 1			
DWord					
0	• • • •	Reserved			
8	•	Continue after Page Fault			
		If set to 1: upon receiving a page fault when requesting an address translation, GAB will set address bit			
ļĻ		39 to 1 and continue. If set to 0: GAB will hang on a page fault. Default = b0.			
4	7:6	PPGTT BCS TLB LRA MIN			
		Default Value: 10b			
	TLB Depth Partitioning Register In PP GTT Mode.				
	5:4 GAB write request priority signal value used in GAC arbitration				
		Default Value: 11b			
	3:2	GAB read only request priority signal value used in GAC arbitration			
		Default Value: 11b			
	1:0	GAB read request priority signal value used in GAC arbitration			
	_	Default Value: 11b			



## 2.1.3 GFX TLB In Use Virtual Address Registers.

#### 2.1.3.1 BCSTLB\_VA — BCS TLB Virtual Page Address Registers

BC	STLB_V	A - BCS TL	B Virtual Page Address Registers	
Register Space:	:		MMIO: 0/2/0	
Source:			BlitterCS	
Default Value:			0x0000000	
Access:			RO	
Size (in bits):			32	
Trusted Type:			1	
Address:	Address: 24800h-248FCh			
This register is	s directly map	ped to the curren	nt Virtual Addresses in the BCS TLB.	
DWord	Bit		Description	
0	31:12	ADDRESS		
		Format:	GraphicsAddress[31:12]	
		PAGE VIRTUA	IL ADDRESS.	
	11:0	RESERVED		
		_		
		Format:	MBZ	



#### 2.1.3.2 BLBTLB\_VA — Virtual page Address Registers

BLBT	LB_VA -	BLBTLB_VA Vir	tual page Address Registers	
Register Space:			MMIO: 0/2/0	
Source:			BlitterCS	
Default Value:			0x0000000	
Access:			RO	
Size (in bits):			32	
Trusted Type:			1	
Address:	Address: 24900h-249FCh			
This register is d	irectly mappe	d to the current Virtual A	ddresses in the BLB TLB.	
DWord	Bit		Description	
0	31:12	ADDRESS		
		Format: Grapi PAGE VIRTUAL ADDRES	hicsAddress[31:12] SS	
	11:0	RESERVED		
		Format:	MBZ	

#### 2.1.3.3 CTXTLB\_VA — Virtual page Address Registers

СТХТ	LB_VA -	CTXTLB_V	A Virtual pag	e Address Registers
Register Space:			MMIC	D: 0/2/0
Source:			Blitte	rCS
Default Value:			0x000	00000
Access:			RO	
Size (in bits):			32	
Trusted Type:			1	
Address:	Address: 24A00h-24AFCh			
This register is	directly mapp	ed to the current Vi	irtual Addresses in	the CTX TLB.
DWord	Bit		Des	scription
0	31:12	ADDRESS		
		Format:	GraphicsAddress[	31:12]
		PAGE VIRTUAL A	DDRESS	
	11:0	RESERVED		
		Format:		MBZ



## 2.1.3.4 PDTLB\_VA — Virtual page Address Registers

PDT	LB_VA -	PDTLB_VA \	/irtual page Addres	ss Registers
Register Space:			MMIO: 0/2/0	
Source:			BlitterCS	
Default Value:			0x0000000	
Access:			RO	
Size (in bits):			32	
Trusted Type:			1	
Address:		24B00h-24	4BFCh	
This register is d	irectly mappe	ed to the current Vir	tual Addresses in the PD TLE	3.
DWord	Bit		Description	
0	31:12	ADDRESS		
		Format:	GraphicsAddress[31:12]	
		PAGE VIRTUAL AD	DRESS	
	11:0	RESERVED		
		Format:		MBZ
		i onnat.		

#### 2.1.3.5 BCSTLB\_VLD — Valid Bit Vector for BCS TLB

BCSTLB_VLD - Valid Bit Vector for BCS TLB				
Register Space:		MMIO: 0/2/0		
Source:		BlitterCS		
Default Value:		0x0000000		
Access:		RO		
Size (in bits):		32		
Trusted Type:		1		
Address:		24780h-24783h		
This register contains the valid bits for entries 0-31 of BCS TLB.				
DWord	Bit	Description		
0	31:4	Reserved		
	3:0	Valid bits per entry		



BLBTLB_VLD - Valid Bit Vector for BLB TLB			
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:		24784h-24787h	
This register contains the valid bits for entries 0-31 of BLB TLB.			
DWord	Bit	Description	
0	31:8	Reserved	
	7:0	Valid bits per entry	

#### 2.1.3.6 BLBTLB\_VLD — Valid Bit Vector for BLB TLB

#### 2.1.3.7 CTXTLB\_VLD — Valid Bit Vector for CTX TLB

CTX_TLB_VLD - Valid Bit Vector for CTX TLB			
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:		24788h-2478Bh	
This register contains the valid bits for entries 0-31 of CTX TLB.			
DWord	Bit	Description	
0	31:1	Reserved	
	<u>o</u>	Valid bits per entry	



#### 2.1.3.8 PDTLB\_VLD — Valid Bit Vector for PD TLB

PDTLB_VLD - Valid Bit Vector for PD TLB			
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:		2478Ch-2478Fh	
This register contains the valid bits for entries 0-31 of PD TLB.			
DWord	Bit	Description	
0	31:8	Reserved	
	7:0	Valid bits per entry	

#### 2.1.4 GFX Pending TLB cycles information registers.

The following registers contain information about cycles that did not complete their TLB translation.

Information is organized as 64 entries, where each entry has a valid and ready bit, collapsed into separate registers.

#### 2.1.4.1 BCS\_TLBPEND\_VLD0 - BCS Valid Bit Vector for TLBPEND registers

BCS_TLBPEND_VLD0 - BCS Valid Bit Vector for TLBPEND registers				
Register Space:		MMIO: 0/2/0		
Courses				
Source:		BlitterCS		
Default Value:	0x0000000			
Access:		RO		
Size (in bits):		32		
Trusted Type:		1		
Address: 24700h-24703h				
This register contains the valid bits for entries 0-31 of TLBPEND structure(Cycles pending TLB translation).				
DWord	DWord Bit Description			
0	31:0	Valid bits per entry		

Г



#### 2.1.4.2 BCS\_TLBPEND\_RDY0 - BCS Ready Bit Vector for TLBPEND registers

BCS_TLBPEND_RDY0 - BCS Ready Bit Vector for TLBPEND Registers			
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Value: 0x0000000			
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address: 24708h-2470Bh			
This register contains the ready bits for entries 0-31 of TLBPEND structure (Cycles pending TLB translation).			
DWord	Bit	Description	
lo	31:0	Ready bits per entry	

#### 2.1.4.3 TLBPEND\_SEC0 — Section 0 of TLBPEND entry

TLBPEND_SEC0 - Section 0 of TLBPEND Entry			
Register S	Space: MMIO: 0/2/0		
Source:	RenderCS		
Default Va	alue: 0x0000000		
Access:	R/W		
Size (in bit	ts): 32		
Trusted Ty	ype: 1		
Address: 04400h-044FCh			
This registe	This register is directly mapped to the TLBPEND Array in the Graphic Arbiter.		
DWord Bi	it Description		
0 31	vtstatus This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table below.		
30:	:28 GTT bits Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.		
27:	7:0 Current address The value of this field depends on the stage of the TLB translation for this entry: VA – bits 27:20 = 00, bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.		



#### 2.1.4.4 BCS\_TLBPEND\_SEC1 — BCS Section 1 of TLBPEND entry

B	CS_TLBPEND_SEC1 - BCS S	ection 1 of TLBPEND entry	
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Valu	e:	0x0000000	
Access:		RO	
Size (in bits)	:	32	
Trusted Type	e:	1	
Address:	24500h-245FCh		
This registe TLB)	er is directly mapped to the current Virtual Ade	dresses in the MTTLB (Texture and constant cache	
DWord Bit		scription	
	vtstatus This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table in section 0 register.		
30:28	Reserved		
27:24	24 PAT entry Location of Physical Address in Physical Address Table.		
23:22	Reserved		
21:20	Surface format		
	Value	Name	
	0xb 10b	Linear Tile X	
	11b	Tile Y	
19:14	19:14 Cache line offset in page		
,I	:10Cacheability Control Bits		
9	ZLR bit indicates a zero length read		
8:2	TAG		
	<b>SRC ID</b> 00/01=BCS; 10/11= BLB		



# 2.1.5 GAB Error Reporting Register

GAB Error Reporting Register				
Register Spa	Register Space: MMIO: 0/2/0			
Source:		BlitterCS		
Default Value	e:	0x0000000		
Access:		RO		
Size (in bits):		32		
Trusted Type	:	1		
Address:		24094h		
This registe	This register is directly mapped for the Error Reporting Register			
DWord	Bit	Description		
0	31:8	Reserved		
.	7	HWSP GGTT fetch yields an invalid entry		
Ï	6	VTD fetch yields an invalid entry		
	5	PD VTD HPA fetch yields an invalid entry		
	4	PD fetch yields an invalid entry		
	3 PD fetch for entry marked as invalid by BCS			
	2	GTT fetch yields an invalid entry		
		Page Fault occurred in one of the GTT translations.		
	1	CTXTLB VTD fetch yields an invalid entry		
	0	CTXTLB fetch yields an invalid entry		



## 2.1.6 Virtual Memory Control

#### 2.1.6.1 BCS\_HWS\_PGA — BCS Hardware Status Page Address Register

BCS_HWS_PGA - BCS Hardware Status Page Address Register			
Register Space:		MMIO: 0/2/0	
Source:		BlitterCS	
Default Value:		0x0000000	
Access:	Access: R/W		
Size (in bits):	Size (in bits): 32		
Trusted Type:		1	
Address: 04280h			
This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory.			
Programming Notes Project			
If this register is written, a workload must subsequently be dispatched to the Blitter command streamer.			
DWord	Bit         Description           11:1         Reserved		
		Format: MBZ	

The following table defines the layout of the Hardware Status Page:

DWord Offset	Description
3:0	Reserved. Must not be used.
4	Head Pointer Storage: The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).
0Fh:05h	Reserved. Must not be used.
3FFh:010h	These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.



#### 2.1.6.2 BCS\_PP\_DCLV – PPGTT Directory Cacheline Valid Register

BCS_PP_DCLV - BCS PPGTT Directory Cacheline Valid Register		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	BlitterCS	
Default Value:	0x0000000, 0x0000000	
Access:	R/W	
Size (in bits):	64	
Address:	22220h	

#### Default Value = 0h

This register controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are set will trigger the load of the corresponding 16 directory entry group. This register is restored with context (prior to restoring the on-chip directory cache itself). This register is also restored when switching to a context whose LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor.

The context image of this register must be updated and maintained by SW; SW should not normally need to read this register.

This register can also effectively be used to limit the size of a processes' virtual address space. Any access by a process that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and no fetch of the PD entry will be attempted.

DWord	Bit		Description	
0	63:32	Reserved		
		Format:	MBZ	
	31:0	PPGTT Directory Cache Restore		
		Format:	Enable[32]	
			directory cache are considered valid and will be these entries are considered invalid and fetch of these	



#### 2.1.7 Mode and Misc Ctrl Registers

#### 2.1.7.1 BCS\_CXT\_SIZE—BCS Context Sizes

BCS_CXT_SIZE - BCS Context Sizes					
Register Space:	MMIO: 0/2/0				
Source:	BlitterCS				
Default Value:	0x00000400				
Access:	Read/32 bit Write Only				
Size (in bits):	32				
Address:	221A8h				
DWord	Bit Description				
0	31:13	Reserved Project: Format:	All	3Z	
	12:8	BCS Context Size Project: Format: Value	Name	All U5 Project	
r.		4h	[Default]		
	7:5	Reserved Project: Format:	All	3Z	

#### 2.1.7.2 BCS\_MI\_MODE — Mode Register for Software Interface

BCS_MI_MODE - BCS Mode Register for Software Interface			
Register Space	e: MMIO: 0/2/0		
Courses	Dimerco		
Source:	BlitterCS		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	2209Ch-2209Fh		
The MI_MODE	register contains information that		
controls software interface aspects of the command parser.			
DWord Bit	Description		
0 31:16 <b>M</b>	asks		
A	1 in a bit in this field allows		
tł	ne modification of the corresponding bit in Bits 15:0		



15	Suspend Flush			
	Project:			All
	Mask: MMI	O(0x209c)#31		
	Value	Name		Description
	0h N	lo Delay	HW will not delay flush, this bit will get cleared by MI_SUSPE	
	1h D	elay Flush	Suspend flush is active	
14:1:	2 <b>Reserved</b> Read/Write	)		
11	Invalidate UHPTR enable If bit set H/W clears the valid bit of BCS_UHPTR (4134h, bit 0) when current active head pointer is equal to UHPTR.			
10	Reserved			
	Format:			MBZ
9	Ring Idle (Read Only Status Bit)			
	Writes to th	nis bit are not a	llowed.	
		Value		Name
	0		Parser not Idle	
	1		Parser Idle	
8	Stop Ring			
	1 in Ring	Idle bit after s	bit to force the Ring and Comm etting this bit to ensure that th is bit for Ring to resume norma	
	V	alue		Name
	0		Normal Operation	
	1		Parser is turned off	
7:2	Reserved Read/Write	)		
0	Reserved Read/Write			



## 2.1.7.3 BLT\_MODE – Blitter Mode Register

				BLT	_MODE - Blitter Mode Re	egister		
Regist	er Spa	r Space:			MMIO: 0/	2/0		
Source	Irce:				BlitterCS			
Defaul	Default Value:				0x00000	000		
Access	s:				R/W	R/W		
Size (ii	n bits)	:			32			
Truste	d Typ	e:			1			
Addres	ss:				2229Ch			
This recontext	-	contair	ns a contro	ol bit fo	r the new 2-level PPGTT functions. This	register is not saved/restored w	rith	
DWord	Bit				Description			
0	31:16	Mask			Modul15:01			
		Forma Must k		nodify	Mask[15:0] corresponding bit in Bits 15:0. (All implem	ented hits)		
		ividot i		loany c				
	14	Reser	ved			Γ		
						MBZ		
r r	40.40	Forma			MBZ			
	13:10	) <mark>Reserved</mark> Project:			All			
		Forma			MBZ			
1	9	Per-P	rocess G <sup>-</sup>	TT Ena	ıble			
		Projec		All				
		Forma	at:	Enable	e Per-Process GTT BS Mode Enable			
		Value			Descriptio		Project	
			PPGTT D		When clear, the Global GTT will be used from designated commands and for com		All	
				1	as their translation space.			
		1h	PPGTT E	nable	When set, the PPGTT will be used to tra	-	All	
					designated commands and for commands that select the PPGTT as			
r,	7.5	their translation space.						
	7:5 Reserved							
		Forma	at:			MBZ		
	0	Reser	ved					
			at:			MBZ		



#### 2.1.7.4 BCS\_INSTPM—BCS Instruction Parser Mode Register

The BCS\_INSTPM register is used to control the operation of the BCS Instruction Parser. Certain classes of instructions can be disabled (ignored) – often useful for detecting performance bottlenecks. Also, "Synchronizing Flush" operations can be initiated – useful for ensuring the completion (vs. only parsing) of rendering instructions.

#### **Programming Notes:**

• All Reserved bits are implemented.

		BCS_INSTPM - E	BCS Instruction Parser Mod	le Register			
Regist	er Spa	ace:	MMIO: 0/2/0				
Source	e:		BlitterCS				
Defaul	t Valu	e:	0x0000000				
Access	s:		R/W				
Size (ii	n bits)	:	32				
Truste	d Type	e:	1				
Addres	ss:		220C0h				
Desc							
DWord			Description				
0	31:16	Mask Bits					
		Format: Mask[15:0]					
		Must be set to modify corres	sponding bit in Bits 15:0. (All implemented bit	s)			
	15:11	Reserved					
		Project:	All				
		Format:	MBZ				
	10	Reserved					
		Format:	MBZ				
p	9	TLB Invalidate					
	9						
		Format:		U1			
		only with the Sync flush	o not invalidate TLBs, it is up to GFX				
		Deserved					
	8:7	Reserved Drojost:	All				
		Project: Format:	AII MBZ				
	6	Memory Sync Enable					
	0	Memory Oyne Enable					
		Format:		U1			
			litter decode engine to write out the data from stent. S/W must define this bit each time a sy				



		BCS_INSTPM -	<b>BCS Instruction Parse</b>	r Mode Register	
5	5	Sync Flush Enable			
		Format: Format:	U1 Enable Cleared by HW		
			st a Sync Flush operation. The device See Sync Flush (Programming Enviro	will automatically clear this bit before onment).	
,    4	4:0				
	_	Project: Format:		All MBZ	

## 2.1.8 BCS\_EXCC — BCS Execute Condition Code Register

BCS_EXCC - BCS Execute Condition Code Register			
Register Space:	MMIO: 0/2/0		
Source:	BlitterCS		
Default Value:	0x0000000		
Access:	R/W,RO		
Size (in bits):	32		
Trusted Type:	1		
Address:	22028h		

This register contains user defined and hardware generated conditions that are used by MI\_WAIT\_FOR\_EVENT commands. An MI\_WAIT\_FOR\_EVENT instruction excludes the executing ring from arbitration if the selected event evaluates to a 1, while instruction is discarded if the condition evaluates to

a 0. Once excluded, a ring is enabled into arbitration when the selected condition evaluates to a 0. This register also contains control for the invalidation of indirect state pointers on context restore.

DWord	Bit	Description		
0	31:16	Mask Bits		
	Format: Mask[15:0]			
	These bits serves as a write enable for bits 15:0.			
	If this register is written with any of these bits clear the			
	corresponding bit in the field 15:0 will not be modified.			
Reading these bits always returns 0s.       15     Reserved		Reading these bits always returns 0s.		
		Reserved		
		Format: MBZ		
1	14:12	Reserved		
		Format: MBZ		



	BCS_EXCC - BCS Execu		legister
11:5 Reserved			
	Format:	MBZ	
4:0	User Defined Condition Codes		
	Format:		U5
	The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).		

## 2.1.8.1 BRSYNC – Blitter/Render Semaphore Sync Register

Г

BRSYNC - Blitter/Render Semaphore Sync Register					
Register Spac	e:	MMIO: 0/2/0			
Source:		BlitterCS			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Trusted Type:		1			
Address:	Address: 22040h				
This register	This register is written by CS, read by BCS.				
DWord	Bit	Description			
0	31:0	Semaphore Data Semaphore data for synchronization between blitter engine and render engine.			



#### 2.1.8.2 BVSYNC – Blitter/Video Semaphore Sync Register

<b>BVSYNC - Blitter/Video Semaphore Sync Register</b>					
Register Space:	MMIO: 0/2/0				
Source:	BlitterCS				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Trusted Type:	1				
Address:	22044h				
This register is writte	This register is written by VCS, read by BCS.				
DWord Bit	Description				
	phore Data				
Sema	phore data for synchronization between blitter engine and video codec engine.				

#### 2.1.8.3 GAB\_MODE — Mode Register for GAB

GAB_MODE - Mode Register for GAB				
Register Space:			MMIO: 0/2/0	
Source:			BlitterCS	
Default Value:			0x0000000	
Access:			R/W	
Size (in bits):			32	
Address:		220A0h-22	20A3h	
The GAB_MODE contains informat	-	Is configurations in the	GAB.	
DWord	Bit		Description	
0	31:16	Masks		
		Format:	Mask[15:0]	
		A 1 in a bit in this		
field allows the modification of the				
corresponding bit in Bits 15:0.				
	15:0	Reserved		
	<u> </u>	Read/Write		



## 2.1.9 BCS\_RINGBUF—Ring Buffer Registers

	RING	_BUFFER_TAIL - Ring Buffer Tail		
Register Spa	ce:	MMIO: 0/2/0		
Default Value: Access: Address:		0x0000000 R/W 02030h		
Name:		RCS Ring Buffer Tail		
ShortName:		RCS_RING_BUFFER_TAIL		
Address:		12030h		
Name:		VCS Ring Buffer Tail		
ShortName:		VCS_RING_BUFFER_TAIL		
Address:		22030h		
Name:		BCS Ring Buffer Tail		
ShortName:		BCS_RING_BUFFER_TAIL		
Refer to the register set, rule used to pass	Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when			
DWord Bit		Description		
0 31:21	Reserved			
	Format:	MBZ		
20:3	Tail Offset Format: GraphicsAddress[20:3]			
	software to specify where the valid instructions placed in the ring buffer end. The the QWord past the last valid QWord of instructions. In other words, it can be Nord that software will write instructions into. subsequent instructions to QWords following the Tail Offset, possibly wrapping e buffer (i.e., software can't skip around within the buffer). prior to the location indicated by the <b>Tail Offset</b> must contain valid instruction uire instruction padding by software. See <b>Head Offset</b> for more information.			
2:0	Reserved	h tar		
	Format:	MBZ		



R	ING_BUFFER_HEAD - Ring Buffer Head
Register Space:	 MMIO: 0/2/0
Default Value:	0x0000000
Access:	R/W
Address:	02034h
Name:	RCS Ring Buffer Head
ShortName:	RCS_RING_BUFFER_HEAD
Address:	12034h
Name:	VCS Ring Buffer Head
ShortName:	VCS_RING_BUFFER_HEAD
Address:	22034h
Name:	BCS Ring Buffer Head
ShortName:	BCS_RING_BUFFER_HEAD
This register is used to de	fine and operate the ring buffer mechanism which can be used to pass instructions to the

This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

## Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.

DWord	Bit		Description					
0	31:21	1Wrap Count						
		Format:	U11 count of ring buffer wraps					
		This field is incremented by 1 whenever the <b>Head Offset</b> wraps from the end of the buffe						
		• •	r it wraps back to 0). Appending this field to the <b>Head Offset</b> field effectively					
		B Head "Pointer" which can be used as a tag associated with instructions placed in						
		a ring buffer. The V	Vrap Count itself will wrap to 0 upon overflow.					
	20:2	Head Offset						
		Format:	GraphicsAddress[20:2] DWord Offset					
		the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field						
			Word to be parsed once the RB is enabled. (Writing the Head Offset while the RB is					
			INED). Subsequently, the device will increment this offset as it executes instructions					
			e QWord specified by the <b>Tail Offset</b> . At this point the ring buffer is considered					
		"empty".						
			Programming Notes					
		A RB can be enabl	ed empty or containing some number of valid instructions.					
	1	Reserved						
		Format:	MBZ					



	RING_BUFFER_HEAD - Ring Buffer Head					
	0	Wait for Co	ondition Indicator			
		Source:	RenderCS			
		This is a read only value used to indicate whether or not the command streamer is currently waiting for a conditional code to be cleared from 0x2028				
Î	0	Reserved				
		Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS			
		Format:	MBZ			

	RING_BUFFER_START - Ring Buffer Start				
Register Space:	MMIO: 0/2/0				
Default Value:	0x0000000				
Access:	R/W				
Address:	02038h				
Name:	RCS Ring Buffer Start				
ShortName:	RCS_RING_BUFFER_START				
Address:	12038h				
Name:	VCS Ring Buffer Start				
ShortName:	VCS_RING_BUFFER_START				
Address:	22038h				
Name:	BCS Ring Buffer Start				
ShortName:	BCS_RING_BUFFER_START				
to the command inter Dword register set the Programming Interfac	used to define and operate the "ring buffer" mechanism which can be used to pass instructions face. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 at includes starting address, length, head offset, tail offset, and control information. Refer to the ce chapter for a detailed description of the parameters specified in this ring buffer register set, acement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass				
DWord Bit	Description				
0 31:12 Starting Address Format: GraphicsAddress[31:12]RingBuffer This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer. Address bits 31 down to 29 must be zero. All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are always translated through the global GTT.					
	served				
For	Format: MBZ				



1		RING_	BUFFER_CT	L - Ring Buffer Control		
Regist	er Spa	ace:		MMIO: 0/2/0		
Defaul	lt Valu	e:		0x0000000		
Access	s:			R/W		
Addres	ss:		0203Ch			
Name:	:		RCS Ring Buffer	Control		
ShortN	lame:		RCS_RING_BUF	FER_CTL		
Addres	ss:		1203Ch			
Name:	:		VCS Ring Buffer	Control		
ShortN	lame:		VCS_RING_BUF	FER_CTL		
Addres	ss:		2203Ch			
Name:	:		BCS Ring Buffer	Control		
ShortN	lame:		BCS_RING_BUF	FER_CTL		
Dword Progra restrict instruct <b>Ring I</b>	regist mming ions o tions. <b>Buffe</b>	er set that includes st g Interface chapter for n the placement of rin	arting address, lengtl a detailed descriptic g buffer memory, ark fsets must be pro	physical memory region. The ring buffer is defined by a 4 h, head offset, tail offset, and control information. Refer to on of the parameters specified in this ring buffer register s pitration rules, and in how the ring buffer can be used to p perly programmed before it is enabled. A Ring	o the et,	
DWord			empty.	Description		
0	31:21	Reserved				
	00.40	Format: Buffer Length		MBZ		
	20:12	Format:	U9-1 in 4 KB pa	ages – 1		
		This field is written by 4 KB, 1FFh = 512 pa		ength of the ring buffer in 4 KB Pages.Range = [0 = 1 pag	je =	
		Value	Name	Description		
		0 1FFh		1 page = 4 KB 512 pages = 2 MB		
	11	<b>RBWait</b> Indicates that this ring has executed a WAIT_FOR_EVENT instruction and is currently waiting. Software can write a "1" to clear this bit, write of "0" has no effect. When the RB is waiting for an event and this bit is cleared, the wait will be terminated and the RB will be returned to arbitration.				
		Software can write a	"1" to clear this bit, w	rite of "0" has no effect. When the RB is waiting for an ev	/ent	
	10	Software can write a	"1" to clear this bit, w	vrite of "0" has no effect. When the RB is waiting for an ex- ninated and the RB will be returned to arbitration.		
r.		Software can write a and this bit is cleared <b>Semaphore Wait</b>	"1" to clear this bit, w l, the wait will be tern g has executed a MI	vrite of "0" has no effect. When the RB is waiting for an ex- ninated and the RB will be returned to arbitration.	vent oject	
		Software can write a and this bit is cleared <b>Semaphore Wait</b> Indicates that this rin	"1" to clear this bit, w l, the wait will be tern g has executed a MI	vrite of "0" has no effect. When the RB is waiting for an even ninated and the RB will be returned to arbitration.		
	10	Software can write a and this bit is cleared Semaphore Wait Indicates that this rin compare and is curre	"1" to clear this bit, w l, the wait will be tern g has executed a MI	vrite of "0" has no effect. When the RB is waiting for an even ninated and the RB will be returned to arbitration.		
	10	Software can write a and this bit is cleared Semaphore Wait Indicates that this rin compare and is curre Reserved	"1" to clear this bit, w l, the wait will be tern g has executed a MI	write of "0" has no effect. When the RB is waiting for an explanated and the RB will be returned to arbitration.         Description       Program         _SEMAPHORE_MBOX instruction with register       MBZ		



	Format:	MBZ			
B	Disable Register Accesses				
	Source: VideoCS, Vid	eoCS2, VideoEnhancementCS			
	Value Name	Description			
		owed to access (read or write) MMIO space.			
		t allowed to <u>write</u> MMIO space. Ring <b>is</b> allowed to read register			
7:3	Reserved	ND7			
	Format:	MBZ			
2:1	Automatic Report Head Poi				
	Source: BlitterCS, Video	CS, VideoCS2, VideoEnhancementCS			
		Description			
	This field is written by softwa	re to control the automatic "reporting" (write) of this ring buffer's			
		ter DWord 1) to the corresponding location within the Hardware			
		rting can either be disabled or enabled at 4KB, 64KB or 128KB			
	boundaries within the ring bu				
		rted to the head pointer location in the Per-Process Hardware			
		each 4KB page boundary. When the above-mentioned bit is set,			
	reporting will behave just as on the prior devices (as documented above), and option 2 is not legal.				
	Value Name Description				
	0 MI_AUTOREPORT_O	FF Automatic reporting disabled			
		KB Report every 16 pages (64KB)			
	2 MI_AUTOREPORT_4				
		Buffer mode of scheduling to minimize the auto reports. 28KBReport every 32 pages (128KB)			
		Condrepoil every 32 pages (120hd)			
2:1	Reserved				
	Source:	RenderCS			
	Source: RenderCS Format: MBZ				
<u></u>					
)	Ring Buffer Enable Format:	Enable			
		disable this ring buffer. It can be enabled or disabled regardles			
		ctions pending. If disabled and the ring head equals ring tail, all			
	currently loaded in hardware	is considered invalid.			
		Programming Notes			
	SW should follow the below programming notes while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset.				
	SW should set the Force V	/akeup bit to prevent GT from entering C6.			
	SW should dispatch workload (dummy) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states should point to valid graphics surface existing in memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of initialization workload if PPGTT is enabled in GFX_MODE register.				



# RING\_BUFFER\_CTL - Ring Buffer Control

Once the render engine is programmed with valid state and the configuration, Force Wakeup bit should be reset to enable C6 entry.



2.1.9.1	BCS_UHPTR -	BCS Pending Head	Pointer Register
---------	-------------	------------------	------------------

]	JHPTR - Pending Head Pointer Register
Register Space:	MMIO: 0/2/0
Default Value:	0x0000000
Access:	R/W
Address:	02134h
Name:	RCS Pending Head Pointer Register
ShortName:	RCS_UHPTR
Address:	12134h
Name:	VCS Pending Head Pointer Register
ShortName:	VCS_UHPTR
Address:	22134h
Name:	BCS Pending Head Pointer Register
ShortName:	BCS_UHPTR
-	Programming Notes
preempted context status	preempt the existing workload, should explicitly program MI_SET_CONTEXT to save the before submitting the new workload. In case SW doesn't want to save the state of the uld at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status new workloads.
DWord Bit	Description
0 31:3 Head Point	
Format:	GraphicsAddress[31:3]
<u> </u>	er represents the GFX address offset where execution should continue in the ring buffer vecution of an MI_ARB_CHECK command.
2:1 Reserved	
Format:	MBZ
It is reset b The hardwa Value Nam	et by the software to request a pre-emption. by hardware when an MI_ARB_CHECK command is parsed by the command streamer. are uses the head pointer programmed in this register at the time the reset is generated. Description Id No valid updated head pointer register, resume execution at the current location in the ring buffer



#### 2.1.9.2 BCS\_CTR\_THRSH – BCS Watchdog Counter Threshold

	BCS_CTR_THRSH - BCS Watchdog Counter Threshold					
Registe	er Sp	ace:	MMIO: 0/2/0			
Project	:		All			
Source	:		BlitterCS			
Default	t Valı	le:	0x00150000			
Access	s:		R/W			
Size (in	n bits	):	32			
Addres	s:		2217Ch			
DWord	Bit		Description			
0	31:0	Counter logic Threshold				
		Default Value:	00150000h			
		Format:	U32			
This field specifies the threshold that the hardware checks against for the value of the blitter clock counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media Ha Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.						

## 2.1.10 Interrupt Control Registers

The Interrupt Control Registers described below all share the same bit definition. The bit definition is as follows:

#### **Bit Definition for Interrupt Control Registers**

Bit	Description
31:30	Reserved. MBZ: These bits may be assigned to interrupts on future products/steppings.
29	Page Fault:
	This bit is set whenever there is a pending page or directory fault in blitter command streamer.
28:27	Reserved. MBZ
26	<b>MI_FLUSH_DW Notify Interrupt:</b> The Pipe Control packet (Fences) specified in <i>3D pipeline</i> document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.
25	Blitter Command Parser Master Error: When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.



Bit	Description
	Page Table Error: Indicates a page table error.
	Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.
	Sync Status: This bit is set when the Instruction Parser completes a flush with the sync enable bit active in the INSTPM register. The event will happen after all the blitter engines are flushed. The HW Status DWord write resulting from this event will cause the CPU's view of graphics memory to be coherent as well (flush and invalidate the blitter cache). It is the driver's responsibility to clear this bit before the next sync flush with HWSP write enabled.
23	Reserved. MBZ
	Blitter Command Parser User Interrupt: This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Render Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.
21:0	Reserved. MBZ

## 2.1.10.1 BCS\_HWSTAM - BCS Hardware Status Mask Register

BCS_HWSTAM - BCS Hardware Status Mask Register							
Register Spa	Register Space: MMIO: 0/2/0						
Project:			All				
Source:			BlitterCS				
Default Value	e:		0xFFFFFFF				
Access:			R/W				
Size (in bits):	:		32				
Trusted Type			1				
Address:			22098h				
Access: RO f	or Reser	ved Control bits					
(PCI write cy written to the	cle). Any ISR loca	unmasked interrupt bit (H	terrupt Status Register from generating a "Hardware Status Write" WSTAM bit set to 0) will allow the Interrupt Status Register to be age specified by the Hardware Status Page Address Register) when				
· · ·		- Č	Programming Notes				
To write the i unmasked at		o the HWSP, the correspo	onding IMR bit must also be clear (enabled). At most 1 bit can be				
DWord	Bit		Description				
0	31:0	Hardware Status Mask	Register				
		Default Value:	FFFFFFh				
		Project:	All				
		Format:	Array of Masks				
		refer to Table 5-1 in Inter	rupt Control Register section for bit definitions				



#### 2.1.10.2 IMR—BCS Interrupt Mask Register

BCS_IMR - BCS Interrupt Mask Register							
Register Space:	Register Space: MMIO: 0/2/0						
Project:		All					
Source:		BlitterCS					
Default Value:		0xFFFFFFF					
Access:		R/W					
Size (in bits):		32					
Address:		220A8h					
Description         0       31:0         Interrupt Mask Bits         Project: All         Format: Array of interrupt mask bits Refer to Table 5-1 in Interrupt Control Register section for bit definitions         This field contains a bit mask which selects which interrupt bits (from the ISR) are reported in the IIR.							
Value							
FFFF FFFFh 0h	[Default] Not Masked	Will be reported in the IIR	All				
1h							

#### 2.1.10.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1' (except for the unrecoverable bits described below).

The following table describes the Hardware-Detected Error bits:

<b>BCS Hardware-Detected Error Bit Definitions</b>						
Source	:	BlitterCS				
Default	Valu	e: 0x0000000				
DWord	Bit	Description				
0	15:3	Reserved				
		Format: MBZ				
2 Reserved						
		Format: MBZ				



	<b>BCS Hardware-Detected Error Bit Definitions</b>						
1	Reserved						
	Format:		MBZ				
0	Instruction errors	en the Renderer s include:	Instruction Parser detects an error while parsing an instruction. e Header) is not supported (only MI, 2D and 3D are supported).				
	Defeatured MI Instruction Opcodes:						
	Value	Name	Description				
	1		Instruction Error detected				
			Programming Notes				
	This error indicat	tions cannot be cl	eared except by reset (i.e., it is a fatal error).				

#### 2.1.10.3.1 EIR — BCS Error Identity Register

			BCS_EIR - BCS Error Identity Register			
Registe	er Spa	ce:	MMIO: 0/2/0			
Project	:		All			
Source	:		BlitterCS			
Default	Value	e:	0x0000000			
Access	:		R/WC			
Size (in	bits):		32			
Addres	s:		220B0h			
will cause the Master Error bit						
		Project:	All			
		Format:	MBZ			
		Error Ide Project:	•			
	All Array of Error condition bits See Table 1 5. Hardware-Detected Error Bits					
	This register contains the persistent values of ESR error status bits that are unmasked via the EM register. The logical OR of all (defined) bits in this register is reported in the Master Error bit of the Interrupt Status Register. In order to clear an error condition, software must first clear the error by writing a '1' to the appropriate bit(s) in this field. If required, software should then proceed to clear Master Error bit of the IIR.					
		Value	e Name Description Project			



#### 

2.1.10.3.2 EMR—BCS Error Mask Register

		BCS_E	MR - BCS E	Fror Mask Register	
Register Space:				MMIO: 0/2/0	
Project: All					
Source:				BlitterCS	
Default Va	alue:			0x0000FFFF	
Access:				R/W	
Size (in bi	ts):			32	
Address:				220B4h	
Address:       220B4h         The EMR register is used by software to control which Error Status Register bits are "masked" or "unmasked".         "Unmasked" bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. "Masked" bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts.         DWord       Bit       Description         0       31:16       Reserved         Project:       All         Format:       Project: All         Format:       Array of error condition mask bits See Table 1 5. Hardware-Detected Error Bits					ing a CPU EIR and
This register contains a bit mask that selects which error condition bits (from the ESR) a reported in the EIR.					
		Value	Name	Description	Project
		FFFF FFFFh	[Default]		
		0h	Not Masked	Will be reported in the EIR	All
		<u>1h</u>	Masked	Will not be reported in the EIR	All



#### 2.1.10.3.3 ESR—Error Status Register

		B	CS_ESR - BCS Error St	atus Register		
Register Space: MMIO: 0/2/0						
Project:				All		
Source:				BlitterCS		
Default Va	lue:			0x0000000		
Access:				RO		
Size (in bit	s):			32		
Address:			22	20B8h		
"persistent" must be cle DWord	). The El eared by Bit	VR registe software)		ns are reported in the persistent EIR	(i.e., set bits	
0	31:16	Reserved	d	All		
		Project: Format:		MBZ		
1	15:0	Error Sta	itus Bits			
		Project:	All			
		Format:	Array of error condition bits See Table	e 1 5. Hardware-Detected Error Bits		
			ter contains the non-persistent values	of all hardware-detected error cond	ition bits.	
		Value	Name	Description	Project	
			[Default]			
	L	1h	Error Condition Detected	Error Condition detected	All	

## 2.1.11 Logical Context Support

#### 2.1.11.1 BB\_ADDR — Batch Buffer Head Pointer Register

BB_ADDR - Batch Buffer Head Pointer Register					
Register Space:	MMIO: 0/2/0				
Default Value:	0x0000000				
Access:	RO				
Size (in bits):	32				
Address:	02140h				
Name:	RCS Batch Buffer Head Pointer Register				
ShortName:	RCS_BB_ADDR				
Address:	12140h				
Name:	VCS Batch Buffer Head Pointer Register				
ShortName:	VCS_BB_ADDR				



## **BB\_ADDR - Batch Buffer Head Pointer Register**

Addres	ss:		1A140h					
Name:	:		VECS Batch Buffer Head Pointer	h Buffer Head Pointer Register				
ShortN	lame	e:	VECS_BB_ADDR					
Addres	ss:		22140h					
Name:			BCS Batch Buffer Head Pointer I	Register				
ShortN	lame	e:	BCS_BB_ADDR					
This reg	giste	er contains the	e current DWord Graphics Memory A					
			Programmin	-				
only.		-	ction: This register should NEVER b	be progra	ammed by driver. This is for HW internal use			
DWord				escriptio	n			
0	31:3	Batch Buffe	r Head Pointer					
		Courses	BlitterCS, VideoCS, VideoCS2, Video	oo Cobor	accoment(C)			
		Source: Format:	GraphicsAddress[31:3]	eoennar	icemenicos			
				ifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is				
					ly active, the Valid bit will be 0 and this field will			
		be meaningl	•		· · · · · · · · · · · · · · · · · · ·			
	31:2	Batch Buffe	r Head Pointer					
		-						
		Source:	RenderCS					
		Format:	GraphicsAddress[31:2					
			cifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffer is hing commands. If no batch buffer is currently active, the Valid bit will be 0 and this field will					
		be meaning						
		be meaningi	555.					
	2	Reserved						
		Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS					
		Format:	MBZ					
	1	Reserved						
		Format:			MBZ			
	0	Valid						
		Format:			U1			
		Value	Name		Description			
		0h	Invalid [Default]		Batch buffer Invalid			
		1h	Valid		Batch buffer Valid			
	1	<u>L</u>						



П

## 2.1.11.2 BCS\_SYNC\_FLIP\_STATUS – Wait for event and Display flip flags Register

BCS	SYNC_FLIP_STAT	US - BCS Wait for event and Display flip flags Register			
Register Sp	pace:	MMIO: 0/2/0			
Source:		BlitterCS			
Default Val	ue:	0x0000000			
Access:		R/W			
Size (in bits	s):	32			
Address:		222D0h			
This registe for RC6 feat		or events are still valid. This register is part of context save and restore			
DWord Bit		Description			
0 31	Reserved				
	Project:	All			
	Format:	MBZ			
30	Display Plane A Asyncronous				
	Project:	All			
	Format:	Enable duration of a Display Plane A "Flip Pending" condition. If a flip request			
	is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.				
29	Display Plane A Syncronous Flip Display Pending				
	Project:	All			
	Format:	Enable			
	This field enables a wait for the	duration of a Display Plane A "Flip Pending" condition. If a flip request			
		Intil the flip operation has completed (i.e., the new front buffer address ctive front buffer registers). See Display Flip Pending Condition (in the chapter of MI Functions.			
28	Display Sprite A Syncronous	Flip Display Pending			
20	Project:	All			
	Format:	Enable			
	This field enables a wait for the	duration of a Display Sprite A "Flip Pending" condition. If a flip request			
	is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer add has now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.				
27	Reserved				
21	Project:	All			
	Format:	MBZ			
00					
26	Display Plane B Asyncronous Display Flip Pending				
	Project:	All			



## BCS\_SYNC\_FLIP\_STATUS - BCS Wait for event and Display flip flags Register

	Format:	Enable			
	is pending, the parser will wait until the flip ope	hisplay Plane B "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer addres er registers). See Display Flip Pending Condition (in th functions.			
25	Display Plane B Syncronous Flip Display P	ending			
	Project:	All			
	Format:	Enable			
	is pending, the parser will wait until the flip ope	Display Plane B "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer addres er registers). See Display Flip Pending Condition (in th functions.			
24	Display Sprite B Syncronous Flip Display P	ending			
	Project:	All			
	Format:	Enable			
	has now been loaded into the active front buffe Device Programming Interface chapter of MI F	eration has completed (i.e., the new front buffer address er registers). See Display Flip Pending Condition in the functions.			
23					
	Project:	All			
	Format:	MBZ			
22	Display Plane A Asyncronous Flip Pending Wait Enable				
	Project:	All			
	Project: Format:	All Enable			
	Project: Format: This field enables a wait for the duration of a D is pending, the parser will wait until the flip ope	All Enable Display Plane A "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer address er registers). See Display Flip Pending Condition (in th			
21	Project: Format: This field enables a wait for the duration of a D is pending, the parser will wait until the flip ope has now been loaded into the active front buffe	All Enable Display Plane A "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer addres er registers). See Display Flip Pending Condition (in th functions.			
	Project: Format: This field enables a wait for the duration of a D is pending, the parser will wait until the flip ope has now been loaded into the active front buffe Device Programming Interface chapter of MI F	All Enable Display Plane A "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer addres er registers). See Display Flip Pending Condition (in th functions.			
	Project: Format: This field enables a wait for the duration of a D is pending, the parser will wait until the flip ope has now been loaded into the active front buffe Device Programming Interface chapter of MI F Display Plane A Syncronous Flip Pending V Project: Format:	All Enable Display Plane A "Flip Pending" condition. If a flip reque eration has completed (i.e., the new front buffer addres er registers). See Display Flip Pending Condition (in th functions. Nait Enable All Enable			
	Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active from the flip open has now been loaded into the active from the flip open has now been loaded into the active from the flip open has now been loaded into the duration of a D is pending, the parser will wait until the flip open has now been loaded into the duration of a D is pending, the parser will wait until the flip open has now been loaded into the duration of a D is pending.	All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Peration has completed (i.e., the new front buffer address         er registers). See Display Flip Pending Condition (in the functions.         Wait Enable         All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Part Enable         Display Plane A "Flip Pending" condition. If a flip reque         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Partion has completed (i.e., the new front buffer address         Parti			
	Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F	All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Paration has completed (i.e., the new front buffer address         er registers). See Display Flip Pending Condition (in the functions.         Nait Enable         All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Display Plane A "Flip Pending" condition. If a flip reque         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address         Paration has completed (i.e., the new front buffer address			
21	Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F	All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         erration has completed (i.e., the new front buffer addresser registers). See Display Flip Pending Condition (in the functions.         Nait Enable         All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Paint Enable         Display Plane A "Flip Pending" condition. If a flip reque         Paint Enable         Display Plane A "Flip Pending" condition. If a flip reque         erregisters). See Display Flip Pending Condition (in the functions.         Wait Enable         All         All         All         All         All			
21	Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Plane A Syncronous Flip Pending N Project:         Format:         This field enables a wait for the duration of a D is pending, the parser will wait until the flip open has now been loaded into the active front buffed Device Programming Interface chapter of MI F         Display Sprite A Syncronous Flip Pending N Project:         Format:	All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Paration has completed (i.e., the new front buffer addresser registers). See Display Flip Pending Condition (in the functions.         Nait Enable         All         Enable         Display Plane A "Flip Pending" condition. If a flip reque         Paration has completed (i.e., the new front buffer addresser registers). See Display Flip Pending" condition. If a flip reque         Display Plane A "Flip Pending" condition. If a flip reque         Paration has completed (i.e., the new front buffer addresser registers). See Display Flip Pending Condition (in the functions.         Wait Enable         Wait Enable			



BCS_	SYNC_	FLIP_	STATUS - BCS	Wait for	event and Display flip	
flags Register						

Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip require pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip require is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip require is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         Thi	19:1	5 Reserved	1
14       Display Plane B Asyncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         Project:       All         Project:       All         Project:       All         Project:       All         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requist pending, the parser will wait until the flip ope		Project:	All
Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer a		Format:	MBZ
Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addit has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addit has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addit has now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "	14	Display Plane B Asyncronous	Flip Pending Wait Enable
This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer addres to the second the second to the active front buffer addres has now been loaded and the duration of a Display Sprite B Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enable		Project:	All
is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         13       Display Plane B Syncronous Flip Pending Wait Enable Project: All Format: Enable         14       Format: Enable         15       Display Plane B Syncronous Flip Pending Wait Enable         16       Format: Enable         17       This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requipt spending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable Project: All Format: Enable         17       This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requipt spending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition in to Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending Project: All Format: Enable       All Format: Enable         11       Display Plane C Synchronous Display Flip Pending Project: All Format: Enable       Flip Pending" condition. If a flip requipt spending Condition (in Device Programming Interface chapter of MI			
Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addinas now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addinas now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addinas now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This fie		is pending, the parser will wait ur has now been loaded into the ac	ntil the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in
Format:       Enable         This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers). See Display Flip Pending Condition in 1 Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C	13	Display Plane B Syncronous F	lip Pending Wait Enable
This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addred has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         12       Display Sprite B Syncronous Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addred has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addred has now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addred has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All		Project:	All
is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions. 12 Display Sprite B Syncronous Flip Pending Wait Enable Project: All Format: Enable This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requ is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition in to Device Programming Interface chapter of MI Functions. 11 Display Plane C Asynchronous Display Flip Pending Project: All Format: Enable This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requ is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Project: All Format: Enable This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requ is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions. 10 Display Plane C Synchronous Display Flip Pending Project: All Format: Enable This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requ is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requ is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the acti		Format:	Enable
Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loa		is pending, the parser will wait ur has now been loaded into the ac	ntil the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in
Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         11       Display Plane C Synchronous Display Flip Pending         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip o	12	Display Sprite B Syncronous F	Ip Pending Wait Enable
Format:       Enable         This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition in Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Displa		Project:	All
This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addriver has now been loaded into the active front buffer registers). See Display Flip Pending Condition in the Device Programming Interface chapter of MI Functions.         11       Display Plane C Asynchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addriver has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         11       Display Plane C Synchronous Display Flip Pending         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addriver has now been loaded into the active front buffer registers). See Display Flip Pending Condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffe			
Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addrest has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addrest has now been loaded into the active front buffer registers). See Display Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addrest has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         9       Display Sprite C Syncronous Flip Display Pending		has now been loaded into the ac	tive front buffer registers). See Display Flip Pending Condition in t
Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addrest has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addrest has now been loaded into the active front buffer registers). See Display Flip Pending"         9       Display Sprite C Syncronous Flip Display Pending         9       Display Sprite C Syncronous Flip Display Pending         Project:       All		Device Programming interface ci	napter of MI Functions.
This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         10       Display Plane C Synchronous Display Flip Pending         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         9       Display Sprite C Syncronous Flip Display Pending	11		·
<ul> <li>is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.</li> <li>Display Plane C Synchronous Display Flip Pending Project: All Format: Enable</li> <li>This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.</li> <li>9 Display Sprite C Syncronous Flip Display Pending Project: All</li> </ul>	11	Display Plane C Asynchronous	s Display Flip Pending
Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         9       Display Sprite C Syncronous Flip Display Pending         Project:       All	11	Display Plane C Asynchronous Project:	S Display Flip Pending
Format:       Enable         This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requise pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         9       Display Sprite C Syncronous Flip Display Pending         Project:       All	11	Display Plane C Asynchronous Project: Format: This field enables a wait for the d is pending, the parser will wait un has now been loaded into the ac	All Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in
This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.         9       Display Sprite C Syncronous Flip Display Pending         Project:       All		Display Plane C Asynchronous Project: Format: This field enables a wait for the d is pending, the parser will wait ur has now been loaded into the ac Device Programming Interface ch	All Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.
<ul> <li>is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addr has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in Device Programming Interface chapter of MI Functions.</li> <li>9 Display Sprite C Syncronous Flip Display Pending Project: All</li> </ul>		Display Plane C Asynchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the accord Device Programming Interface check         Display Plane C Synchronous	All Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requiration of a Display Plane C "Flip Pending" condition. If a flip requiration the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in mapter of MI Functions.
Project: All		Display Plane C Asynchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the ac         Device Programming Interface chemical display Plane C Synchronous         Project:	All Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions. Display Flip Pending All
Project: All	11	Display Plane C Asynchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait unhas now been loaded into the action         Device Programming Interface of         Display Plane C Synchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait unhas now been loaded into the action	All     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in the flip operation has completed View of MI Functions.  Display Flip Pending     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition. If a flip requ tit the flip operation has completed (i.e., the new front buffer addr tive front buffer registers). See Display Flip Pending Condition (in
	10	Display Plane C Asynchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the acc         Device Programming Interface cher         Display Plane C Synchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the acc         Device Programming Interface cher         Display Plane C Synchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the acc         Device Programming Interface cher	All     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addre tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.  Display Flip Pending     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ til the flip operation has completed (i.e., the new front buffer addre tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.
		Display Plane C Asynchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the act Device Programming Interface cherter of the dispending Plane C Synchronous         Display Plane C Synchronous         Project:         Format:         This field enables a wait for the dispending, the parser will wait ur has now been loaded into the act Device Programming Interface cherter of the dispending, the parser will wait ur has now been loaded into the act Device Programming Interface cherter of the dispending of the dispen	All     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.  Display Flip Pending     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.  Display Flip Pending     All     Enable Iuration of a Display Plane C "Flip Pending" condition. If a flip requ tive front buffer registers). See Display Flip Pending Condition (in hapter of MI Functions.  Flip Display Pending



BCS_SYNC_FLIP_STATUS - BCS Wait for event and Display flip					
flags Register					

8	Display	Plane C Asyr	ncronous Flip Pending Wait Enable		
	Project:		All		
	Format:		Enable		
	is pendi has now	ng, the parser / been loaded	ait for the duration of a Display Plane C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions.	fer addr	
7	Display	Plane C Syno	cronous Flip Pending Wait Enable		
	Project:		All		
	Format:		Enable		
			into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions.	lition (in	
6		Sprite C Syn	cronous Flip Pending Wait Enable		
	Project: All				
	Project:				
	Format: This field	d enables a wa	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a		
	Format: This field is pendii has now Device F	d enables a wa ng, the parser / been loaded Programming I	Enable	fer addr	
5	Format: This field is pendii has now Device F	d enables a wa ng, the parser / been loaded Programming I	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions	fer addr	
5	Format: This field is pendii has now Device F Reserve Project:	d enables a wa ng, the parser / been loaded Programming I ed	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions	fer addr	
5	Format: This field is pendii has now Device F Reserve Project: Format:	d enables a wa ng, the parser / been loaded Programming I ed	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All MBZ	fer addr	
5	Format: This field is pendii has now Device F Reserve Project: Format:	d enables a wa ng, the parser / been loaded Programming I ed	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All MBZ	fer addre	
5	Format: This field is pendii has now Device F Project: Format: Condition Project:	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All MBZ	fer addro	
5	Format: This field is pendii has now Device F Project: Format: Condition Project: This field	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All MBZ	fer addro	
5	Format: This field is pendii has now Device F Project: Format: Conditie Project: This field select of code in	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa ne of 15 condit the EXCC is cl	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All MBZ Select All ait for the duration that the corresponding condition code is active. The formation the EXCC register, that cause the parser to wait until the leared.	fer addru lition in t hese ena nat condi	
5	Format: This field is pendii has now Device F Project: Format: Conditio Project: This field select of code in Value	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa ne of 15 condit the EXCC is cl Name	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All All BZ t Select All All ait for the duration that the corresponding condition code is active. Th tion codes in the EXCC register, that cause the parser to wait until th leared. Description	hese ena hat condi	
5	Format: This field is pendii has now Device F Project: Format: Condition Project: This field select of code in the Oh	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa ne of 15 condit the EXCC is cl Name Not Enabled	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All All All ait for the duration that the corresponding condition code is active. Th tion codes in the EXCC register, that cause the parser to wait until th leared. Description Condition Code Wait not enabled	hese ena hat condi	
5	Format: This field is pendii has now Device F Project: Format: Condition Project: This field select on code in the Value Oh 1h-5h	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa ne of 15 condit the EXCC is cl Name Not Enabled Enabled	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All All BZ t Select All All ait for the duration that the corresponding condition code is active. Th tion codes in the EXCC register, that cause the parser to wait until th leared. Description	hese ena hat condi All All	
5	Format: This field is pendii has now Device F Project: Format: Condition Project: This field select on code in the Value Oh 1h-5h	d enables a wa ng, the parser / been loaded Programming I ed on Code Wait d enables a wa ne of 15 condit the EXCC is cl Name Not Enabled	Enable ait for the duration of a Display Sprite C "Flip Pending" condition. If a will wait until the flip operation has completed (i.e., the new front buf into the active front buffer registers). See Display Flip Pending Cond Interface chapter of MI Functions All All All ait for the duration that the corresponding condition code is active. Th tion codes in the EXCC register, that cause the parser to wait until th leared. Description Condition Code Wait not enabled	hese ena hat condi	



## 2.1.12 Software Control Bit Definitions

Registers in the range 22XX are not protected from the load register immediate instruction if the command is executed in the non-secure batch buffer.

#### 2.1.12.1 BCS\_TILE—Software Tile Register

	BCS_SWC	<b>FRL</b>		
Register Sp	pace:	MMIO: 0/2/0		
Source:		BlitterCS		
Default Valu	ue:	0x00000000		
Access:		R/W		
Size (in bits	s):	32		
Trusted Typ	be:	1		
Address:		22200h		
DWord Bit	Desc	ription		
0 31:1	6 <mark>Masks</mark>			
	Format:		116 hit in hite 15:0	
	A "1" in a bit in this field allows the modification of the	ne corresponding	dit in dits 15:0.	
15:2	Reserved			1
	Format:	MBZ	-	
1	Tile Y Destination			
	Format:		U1	
	Programming this bit makes the HW treat all destina setting of the destination format in the packet provid to flush the HW before changing the polarity of this	led to the blitter c	command streamer	. SW is required
0	Tile Y Source			
	Format:		U1	
	Programming this bit makes the HW treat all source	surfaces as Tile		les the setting of
	the source format in the packet provided to the blitte			-
	HW before changing the polarity of this bit. This bit			



#### 2.1.12.2 TIMESTAMP — BCS Reported Timestamp Count

BCS_TIMESTAMP - BCS Reported Timestamp Count								
Register Space	ce:	MMIO: 0/2/0						
Project:		All						
Source:		BlitterCS						
Default Value	:	0x0000000, 0x0000000						
Access:		RO. This register is not set by the context restore.						
Size (in bits):		64						
Address:		22358h						
Note: This tim	nestamp re	ntain its value unless a full chipset reset is performed. gister reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this 3:3 of the TSC (i.e. 80ns granularity, rolling over every 1.5 hours).						
DWord	Bit	Description						
0	63:36	Reserved						
		Project: All						
		Format: MBZ						
	35:0	Timestamp Value						
Project: All								
Format: U36								
	This register toggles every 80 ns. The upper 28 bits are zero.							

## 2.2 Memory Interface Commands for Blitter Engine

### 2.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the blitter graphics processing engine. The term "for Blitter Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine and the Rendering Engine.

The commands detailed in this chapter are used across products within the subsystem. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for product specific summary.



## 2.2.2 MI\_ARB\_CHECK

The instruction format is:

MI_ARB_CHECK								
Source:			BlitterCS					
Length Bias:			1					
		0	tration. If executed as part of a Ring Buffer the command vill jump to the value of the head pointer programmed in					
		Programm	ing Notes					
This instruction ca	annot be place	d in a batch buffer.						
DWord	Bit		Description					
0	31:29	Command Type						
		Default Value:	0h MI_INSTRUCTION					
		Format:	OpCode					
ï	28:23	MI Command Opcode						
		Default Value:	05h MI_ARB_CHECK					
		Format:	OpCode					
	22:0	Reserved						
		Format:	MBZ					

## 2.2.3 I\_BATCH\_BUFFER\_END

MI_BATCH_BUFFER_END									
Source:			BlitterCS						
Length Bias:			1						
—		_END command is used to 1_BUFFER_START comm		ommands stored in a batch buffer					
DWord	Bit		Description						
0	31:29	Command Type							
		Default Value:	0h MI_COMMAI	ND					
1	28:23	MI Command Opcode							
	Default Value: 0Ah MI_ BATCH_BUFFER_END								
	22:0 Reserved								
		Project:		All					
	Ļ	Format:		MBZ					



## 2.2.4 MI\_BATCH\_BUFFER\_START

		MI_BATCH_BUFFER_START
Source	<b>.</b> .	BlitterCS
Length		
For res Functic when ir	triction ons.Th nitiated	CH_BUFFER_START command is used to initiate the execution of commands stored in a batch buffer. Ins on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI e batch buffer can be specified as secure or non-secure, determining the operations considered valid d from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the ramming Interface chapter of MI Functions.
		Programming Notes
(d b	can't s uffer i	puffers referenced with physical addresses must not extend beyond the end of the starting physical page pan physical pages). However, a batch buffer initiated using a physical address can chain to another n another physical page. In buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by
		g to another batch buffer with an MI_BATCH_BUFFER_START command.
DWord		Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND
ļ		Format: OpCode
	28:23	MI Command Opcode Default Value: 31h MI BATCH BUFFER START
		Default Value: 31h MI_BATCH_BUFFER_START Format: OpCode
	22	
		Reserved
		Format: MBZ
	04.0	
	21:9	Reserved Project: All
		Format: MBZ
l l		
	8	Address Space Indicator
		Format: MI_BufferSecurityType
		Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited
		within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of
		MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in
		GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to
		a different value than the current batch buffer executing this command.           Value         Name         Project
		Oh         GGTT         This batch buffer is secure and will be accessed via the GGTT.         All
		Programming Notes
		This field must be '0' unless the Per-Process GTT Enable is '1'
ľ	7:0	DWord Length
		Default Value: 0h Excludes DWord (0,1)
		Format: =n
		Total - Bias



	MI_BATCH_BUFFER_START								
1	31:2	1:2 Batch Buffer Start Address							
		Project:	All						
		Format:	GraphicsAddress[31:2]BatchBuffer						
		This field spec	cifies Bits 31:2 of the starting address of the batc	ress of the batch buffer.					
	1:0	Reserved							
		Project:		All					
		Format:		MBZ					

## 2.2.5 MI\_FLUSH\_DW

	MI_FLUSH_DW							
Source Length		BlitterCS 2						
The N intern	The MI_FLUSH_DW command is used to perform an internal "flush" operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations. In addition, this command can also be used to: Flush any dirty data to memory. Invalidate the TLB cache inside the hardware							
		e: After this command is completed with a Store DWord enabled, CF Il be coherent (assuming the Render Cache flush is not inhibited).	PU access to graphics					
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value: 0h MI_COMMAND						
1	28:23	MI Command Opcode	· · · · · · · · · · · · · · · · · · ·					
		Default Value: 26h MI_FLUSH_DW						
	22	Reserved						
		Project:	All					
			U1					
l I	21	Store Data Index						
	~ 1							
		Format:	U1					
		This field is valid only if the post-sync operation is not 0. If this bit is address is actually an index into the hardware status page. If this bit index into the per-process hardware status page if executed from wi buffer and if the Per-Process Virtual Address Space is set. Else the used.	is set, this command will thin a non-secure batch					
20:19 Reserved								
		Project: All						
		Format: MBZ						
	18	TLB Invalidate						
		Format:	U1					



Ę

		MI_FLUSH_DW					
			Proje				
		ED, all TLBs will be invalidated once the flush operation is complete. This bit is only					
		en the Post-Sync Operation field is a value of 1h or 3h. MODE (0x229c) bit 13, this command will cause a config write to MMIO register space					
		address 0x4f100.					
17	Synchro	nize GFDT surface					
	Formati	U1					
		d, at the end of the current flush the last level cache is cleared of all the cachelines whi rked with the special GFDT flags. Store DW must be enabled	ch ha				
16	Reserve	d					
	Project:	All					
	Format:	MBZ					
15:14	Post-Syr	nc Operation					
	BitFieldD						
	ValueNa						
	0h	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.					
	1h	Write the QWord containing Immediate Data Low, High DWs to the Destination					
		Address					
	2h	Reserved					
	3h	Write the TIMESTAMP register to the Destination Address with a granularity of 80ns.					
		The upper 28 bits of the TIMESTAMP register are tied to '0'.					
	Programming Notes						
	If executed in a non-secure batch buffer, the address given is in a PPGTT address space. If in a secure ring or batch, the address given is in GGTT space.						
13:9	Reserve	d					
	Project:	All					
	Format:	MBZ					
	Notify E	nable					
8	INOTITY EI						
8	NOTITY EI						
8	Format:	U1					
8	Format: If ENABL	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Contr					
8	Format: If ENABL registers						
8	Format: If ENABL registers	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control) once the sync operation is complete. See Interrupt Control Registers in Memory Interfector s for details.					
8 7:6	Format: If ENABL registers Registers <b>Reserve</b> Project:	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control) once the sync operation is complete. See Interrupt Control Registers in Memory Interfies for details.					
8 7:6	Format: If ENABL registers Registers	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control) once the sync operation is complete. See Interrupt Control Registers in Memory Interfector s for details.					
8 7:6 5:0	Format: If ENABL registers Registers <b>Reserve</b> Project:	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control ) once the sync operation is complete. See Interrupt Control Registers in Memory Interf s for details. d All MBZ					
	Format: If ENABL registers Registers Registers Project: Format:	ED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control ) once the sync operation is complete. See Interrupt Control Registers in Memory Interf s for details. d All MBZ					



				MI_FLUSH_DW			
		Value 2h E	Excludes DW	Name ord (0,1) = 1 for DWord, 2 for QWord [Default		Project	
1	31:3	Address					
			•	GraphicsAddress[31:3]U28 31:3 of the Address where the DWord or QWo Word aligned, irrespective of data size.	ord will be stored. Note th	at the	
	2		on Address	Туре	All		
		Project: Defines a	ddress space	of Destination Address	All		
		Value	Name	Description	F	Project	
		0h	PPGTT	Use PPGTT address space for DW write	All		
		1h	GGTT	Use GGTT address space for DW write	All		
		Ignored if	"No write" is	Programming Notes the selected in Operation.			
Ϋ́	1:0	Reserved	1				
		Project:		All			
		Format: MBZ					
23	31:0	Immediat	e Data				
		Format:		U	64		
		This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h					
			•	n hardware bug, drivers cannot send a QW w	rite when bit 5 of the add	ress is '1'	
				Value	Name		
		[0,FFFFF	FFFh]				



## 2.2.6 MI\_LOAD\_REGISTER\_IMM

		MI_LOAD_REGISTER_IMM						
Source:	Source: BlitterCS							
Length B	sias:	2						
The MI_L	OAD_F	REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to						
the speci	fied Reg	gister Offset (i.e., offset into Memory-Mapped Register Range). The register is loaded before the						
		s executed.						
DWord		Description Command Type						
0	31:29	Default Value: 0h MI_COMMAND						
i i	28:23	MI Command Opcode						
	20.23	Default Value: 22h MI_						
r <mark>i</mark>	00.40							
	22:12	Reserved Project: All						
		Format: MBZ						
1	11.0							
	11:8	Byte Write Disables Format: Enable[4] Bit 8 corresponds to Data DWord [7:0]						
		Range: Must specify a valid register write operation						
		If [11:8] is '1111b', then the register write will not occur.						
		If [11:8] is '0000b', then the register DW will be updated.						
		Any other value, the behavior will be specifically specified by the register or the behavior is						
l,		undefined.						
	7:0	DWord Length						
		Default Value: 1h Excludes DWord (0,1)						
		Format: =n Total Length - 2						
4	24.2	Register Offset						
1	31:2	Format: U30						
		Format: MmioAddress[31:2]						
		This field specifies bits [31:2] of the offset into the Memory Mapped Register Range (i.e., this field						
		specifies a DWord offset).						
	1:0	Reserved						
		Project: All						
		Format: MBZ						
2	31:0	Data DWord						
		Mask: Bytes Write Disables						
		Format: U32						
		This field specifies the DWord value to be written to the targeted location.						
	<u> </u>							



## 2.2.7 MI\_NOOP

	MI_NOOP							
Source:	Source: BlitterCS							
Length Bias: 1								
comman (optional provides	The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad to command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).							
DWord				Description				
0	31:29	Command						
ļ		Default Val	lue:	0h MI_COMMAND				
	28:23	MI Comma	Ind Opcode					
		Default Val	lue:	0h MI_NOOP				
1	22	Identificati	ion Number F	Register Write Enable				
		Project:		All				
		Format:		Enable				
				ue in the Identification Number field to be written into the MI N s unmodified – making this command an effective "no operatio	-			
		Value	Name	Description	Project			
		0h	Disable	Do not write the NOP_ID register.	All			
		1h	Enable	Write the NOP_ID register.	All			
21:0 Identification Number								
		Project:		All				
		Format:		U22				
		This field c	ontains a 22-b	it number which can be written to the MI NOPID register.				



## 2.2.8 MI\_REPORT\_HEAD

		MI_REPORT_HEAD
Source:		BlitterCS
Length Bias:		1
		command causes the Head Pointer value of the active ring buffer to be written to a tem memory location.
		Programming Notes be executed from a Batch Buffer (Refer to the PGA register).
		be executed from a Batch Buffer (Refer to the
description	of the HWS_	be executed from a Batch Buffer (Refer to the PGA register).
description	of the HWS_ Bit	be executed from a Batch Buffer (Refer to the PGA register).
description	of the HWS_ Bit	be executed from a Batch Buffer (Refer to the PGA register).
description	of the HWS_ Bit 31:29	be executed from a Batch Buffer (Refer to the PGA register). Command Type Default Value: 0h MI_COMMAND
description	of the HWS_ Bit 31:29	be executed from a Batch Buffer (Refer to the PGA register).
description	of the HWS_ Bit 31:29 28:23	be executed from a Batch Buffer (Refer to the PGA register).

## 2.2.9 MI\_SEMAPHORE\_MBOX

м	I_SEMAPHORE_MBOX
Source:	BlitterCS
Length Bias:	2
there is no update of the semaphore I update semantics are also provided.	tive to MI_SEMAPHORE to provide mailbox-type semaphores where by the checking process (the consumer). Single-bit compare-and- In either case, atomic access of semaphores need not be guaranteed nmand. This command should eventually supersede the previous
by the MI_SEMAPHORE_MBOX comm must be able to access a common me address space (have the same page of their respective address spaces or th	specially between contexts running on 2 different engines) is provided nand. Note that contexts attempting to synchronize in this fashion emory location. This means the contexts must share the same virtual directory), must have a common physical page mapped into both of e semaphore commands must be executing from a secure batch buffer flobal GTT bit set such that they are "privileged" and will use the
implements the <i>Signal</i> command, whi Note that <i>Wait</i> can cause a context sy	emaphore bit <u>set</u> (and the Compare Semaphore bit <u>clear</u> ) ile the <i>Wait</i> command is indicated by Compare Semaphore being set. witch. Signal increments unconditionally.
	mand, the engine signals IDLE to Power Management.
DWord Bit	Description



31.2	9Command Type	
0	Default Value: 0h MI_COMMA	AND
28:2	3 MI Command Opcode	
	Default Value: 16h MI_SEMAPHORE_ME	зох
22	Use Global GTT	
22	Project:	All
	Format:	U1
	If set, this command will use the global GTT to translate the must be executing from a privileged (secure) batch buffer. If the Semaphore Address.This bit will be ignored (and treated from a non-privileged batch buffer. It is allowed for this bit to from a privileged (secure) batch buffer or directly from a ring Programming Not	f clear, the PPGTT will be used to transla d as if clear) if this command is executed b be clear when executing this command g buffer.
<u> </u>	This field is only valid when Compare Register Field is reserved	ι.
21	Update Semaphore	
	Project:	All
	Format:	
	If set, the value from the Semaphore Data Dword is written t set, the semaphore is not updated if the semaphore compar Address is not changed.	rison fails. If clear, the data at Semaphore
	Programming Not	
	This field should be always clear when Compare Register F	ield is set.
20	Compare Semaphore	
	Project:	All
	Format: If set, the value from the <b>Semaphore Data Dword</b> is con <b>Address</b> in memory when Compare Register is clear. If se	U1 npared to the value from the <b>Semapho</b> t, the value from the <b>Semaphore Data</b>
19	Format: If set, the value from the <b>Semaphore Data Dword</b> is con <b>Address</b> in memory when Compare Register is clear. If se <b>Dword</b> is compared to the value from <b>MMIO Register</b> se Compare Register is set. If the value at <b>Semaphore Address</b> <b>the Semaphore Data Dword</b> , execution is continued fro comparison takes place. <b>Update Semaphore</b> <i>must</i> be set <b>Reserved</b>	U1 npared to the value from the Semapho t, the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, t in this case.
19	Format: If set, the value from the <b>Semaphore Data Dword</b> is com <b>Address</b> in memory when Compare Register is clear. If se <b>Dword</b> is compared to the value from <b>MMIO Register</b> se Compare Register is set. If the value at <b>Semaphore Address</b> <b>the Semaphore Data Dword</b> , execution is continued fro comparison takes place. <b>Update Semaphore</b> <i>must</i> be set <b>Reserved</b> Project:	U1 npared to the value from the <b>Semapho</b> it, the value from the <b>Semaphore Data</b> lected by <b>Register Select</b> field when ress/MMIO Register is greater than om the current command buffer. If clear, it in this case.
	Format: If set, the value from the <b>Semaphore Data Dword</b> is con <b>Address</b> in memory when Compare Register is clear. If se <b>Dword</b> is compared to the value from <b>MMIO Register</b> se Compare Register is set. If the value at <b>Semaphore Address</b> <b>the Semaphore Data Dword</b> , execution is continued fro comparison takes place. <b>Update Semaphore</b> <i>must</i> be set <b>Reserved</b> Project: Format:	U1 npared to the value from the <b>Semapho</b> it, the value from the <b>Semaphore Data</b> lected by <b>Register Select</b> field when ress/MMIO Register is greater than om the current command buffer. If clear, it in this case.
19	Format: If set, the value from the <b>Semaphore Data Dword</b> is com <b>Address</b> in memory when Compare Register is clear. If se <b>Dword</b> is compared to the value from <b>MMIO Register</b> se Compare Register is set. If the value at <b>Semaphore Address</b> <b>the Semaphore Data Dword</b> , execution is continued fro comparison takes place. <b>Update Semaphore</b> <i>must</i> be set <b>Reserved</b> Project:	U1 npared to the value from the <b>Semapho</b> it, the value from the <b>Semaphore Data</b> lected by <b>Register Select</b> field when ress/MMIO Register is greater than om the current command buffer. If clear, it in this case.
	Format: If set, the value from the Semaphore Data Dword is con Address in memory when Compare Register is clear. If se Dword is compared to the value from MMIO Register se Compare Register is set. If the value at Semaphore Address the Semaphore Data Dword, execution is continued fro comparison takes place. Update Semaphoremust be set Reserved Project: Format: Compare Register	U1 npared to the value from the <b>Semapho</b> it, the value from the <b>Semaphore Data</b> lected by <b>Register Select</b> field when ress/MMIO Register is greater than om the current command buffer. If clear, it in this case.
	Format:         If set, the value from the Semaphore Data Dword is com         Address in memory when Compare Register is clear. If se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:	U1 npared to the value from the Semapho it, the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, it in this case.
	Format:         If set, the value from the Semaphore Data Dword is com         Address in memory when Compare Register is clear. If se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place.         Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:         Compare Type         If set, data in MMIO register will be used for compare. If clear	U1 npared to the value from the <b>Semapho</b> it, the value from the <b>Semaphore Data</b> lected by <b>Register Select</b> field when <b>ress/MMIO Register is greater thar</b> om the current command buffer. If clear, it in this case.
	Format:         If set, the value from the Semaphore Data Dword is com         Address in memory when Compare Register is clear. If se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:         Compare Type         If set, data in MMIO register will be used for compare. If cleat compare.	U1 npared to the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, r t in this case. All MBZ ar, data in memory will be used for
	Format: If set, the value from the Semaphore Data Dword is com Address in memory when Compare Register is clear. If se Dword is compared to the value from MMIO Register se Compare Register is set. If the value at Semaphore Address the Semaphore Data Dword, execution is continued fro comparison takes place. Update Semaphoremust be set Reserved Project: Format: Compare Register Format: Compare Register If set, data in MMIO register will be used for compare. If cleat compare. Programming Not	U1 npared to the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, r t in this case. All MBZ ar, data in memory will be used for
18	Format:         If set, the value from the Semaphore Data Dword is com         Address in memory when Compare Register is clear. If se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:         Compare Type         If set, data in MMIO register will be used for compare. If cleat compare.	U1 npared to the value from the Semaphor it, the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, if t in this case. All MBZ ar, data in memory will be used for
18	Format:         If set, the value from the Semaphore Data Dword is compared to the value from MMIO Register se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:         Compare Register         If set, data in MMIO register will be used for compare. If cleat compare.         Programming Not         Compare Register field should be always set.         6	U1 npared to the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater thar om the current command buffer. If clear, r t in this case. All MBZ ar, data in memory will be used for
18	Format:         If set, the value from the Semaphore Data Dword is compared to the value from MMIO Register se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         If set, data in MMIO register will be used for compare. If cleat compare.         Programming Not         Compare Register field should be always set.         6         Register Select	U1 npared to the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater thar om the current command buffer. If clear, r t in this case. All MBZ ar, data in memory will be used for tes
18	Format:         If set, the value from the Semaphore Data Dword is compared to the value from MMIO Register se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         Format:         Compare Register         If set, data in MMIO register will be used for compare. If cleat compare.         Programming Not         Compare Register field should be always set.         6	U1 npared to the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater thar om the current command buffer. If clear, r t in this case. All MBZ ar, data in memory will be used for tes
18	Format:         If set, the value from the Semaphore Data Dword is compared to the value from MMIO Register se         Dword is compared to the value from MMIO Register se         Compare Register is set. If the value at Semaphore Address         the Semaphore Data Dword, execution is continued fro         comparison takes place. Update Semaphoremust be set         Reserved         Project:         Format:         Compare Register         If set, data in MMIO register will be used for compare. If cleat compare.         Programming Not         Compare Register field should be always set.         6         Register Select         If compare register is set in bit[18], this field indicates which	U1 npared to the value from the Semapho t, the value from the Semaphore Data lected by Register Select field when ress/MMIO Register is greater than om the current command buffer. If clear, if t in this case. All MBZ ar, data in memory will be used for tes



]		MI_SEMAPHORE_MBOX
1		3 Reserved
ĺ	15:8	Reserved
		Project: All
		Format: MBZ
	7:0	DWord Length
		Default Value: 0h Excludes DWord (0,1)
		Format: =n Total Length - 2
1	31:0	Semaphore Data Dword
		Project: All
		Format: U32
		Data dword to compare/update memory. The Data dword is supplied by software to control execution
		of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than
		this dword, the execution of the command buffer continues.
2	31:2	PointerBitFieldName/MMIO Register Address
		Project: All
		Format: GraphicsVirtualAddress[31:2]Semaphore
		if Compare Register bit[18] is cleared, this field if the Graphics Memory Address of the 32 bit value for
		the semaphore.If Compare Register bit[18] is set, this field is the MMIO address of the register for the
		semaphore.
Ì	1:0	Reserved
		Project: All
	<u> </u>	Format: MBZ

## 2.2.10 MI\_STORE\_REGISTER\_MEM

	MI_STORE_REGISTER_MEM
Project:	All
Source:	BlitterCS
Length Bias:	2
with the command to perform	a the read
with the command to perform	n the read. Programming Notes
The command temporarily ha	Programming Notes alts command execution.The memory address for the write is snooped on the defined data to be written to memory if given register addresses for the

0 31:29 Command Type

5/29/2012



		MI	_STORE_REGISTER_MEM							
		Default Value:	0h MI_COMMAND							
		Format:	Format: OpCode							
	28:23	MI Command Opcode								
		Default Value: 24h MI_STORE_REGISTER_MEM								
		Format: OpCode								
	22	Use Global GTT								
		Project:	All							
			Per Process GTT Enable bit is clear							
		Value Name	Description	Project						
		0h Per Process		All						
		Graphics Address								
		In         Global Graphics         This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.         All								
		This will be the total total		roject						
		This will not be ignored when in a PPGTT batch buffer.								
	21:8	Reserved								
		Project:	AII							
		Format:	MBZ							
	7:0	DWord Length								
		Default Value:	1h Excludes DWord (0,1)							
		Format:	=n Total Length - 2							
1	31:23	23 Reserved								
		Format:	MBZ							
	22:2	Register Address								
		Project: All								
		Format: MMIOAddress[22:2]MMIO_Register								
		This field specifies Bits 22:2 of the Register offset the DWord will be read from. As the register								
		address must be DWord-aligned, Bits 1:0 of that address MBZ.								
		Programming Notes								
		Storing a VGA register is not permitted and will store an UNDEFINED value.								
		The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored UNDEFINED values will be written to memory if the addresses of these registers								
	1:0	Reserved								
		Project:	All							
		Format:	MBZ							
2	31:2	Memory Address								
			icsAddress[31:2]MMIO_Register							
		-	ddress of the memory location where the register value specified in the tten. The address specifies the DWord location of the data.	e						
	1:0	Reserved								
		Project:	All							



#### **MI\_STORE\_REGISTER\_MEM**

Format:

MBZ

#### 2.2.11 MI\_STORE\_DATA\_IMM

		I	MI_STORE_DATA_IMM				
Project:			All				
Source:	BlitterCS						
Length Bias:			2				
specified Mer CPU cache (i	nory Ad .e., the	dress. As the write processor cache is	Programming Notes				
software does transaction is write operatic complete "eve	s not ne determ on with c entually	ed to poll un-cache ined by the setting command execution ", there is no mecha	I software synchronization through variables in cacheable memory (i.e., we ed memory or device registers). However, the cacheable nature of the g of the "mapping type" in the GTT entry. This command simply initiates the on proceeding normally. Although the write operation is guaranteed to manism to synchronize command execution with the completion (or even as to memory generated using this command are expected to finish in order	ne			
DWord Bit			Description				
0 31:2		mand Type ult Value:	0h MI COMMAND				
		ommand Opcode					
20.2	-	ult Value:	20h MI STORE DATA IMM				
22	_	Global GTT					
	Proje		All				
	-		e Per Process GTT Enable bit is clear.				
	Value			oject			
	0h	Per Process Graphics Address	s All				
	1h	Global Graphics Address	This command will use the global GTT to translate the Address and All this command must be executing from a privileged (secure) batch buffer.				
			Programming Notes Proje	ect			
	This	will not be ignored v	when in a PPGTT batch buffer.				
21	Rese						
Format: MBZ							
20:1	0 Rese	rved					
	Proje		All				
	Form	at:	MBZ				
9:0	DWo	rd Length					
	Defau	ult Value: 2h	n Excludes DWord (0,1) = 2 for DWord, 3 for QWord				



		MI_STORE_DATA_IMM
		Format: =n Total Length - 2
1	31:0	Reserved
		Project: All
		Format: MBZ
2	31:2	Address
		Project: All
		Format: GraphicsAddress[31:2]U32(2)
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.
ri I	1:0	Reserved
		Project: All
		Format: MBZ
3	31:0	Data DWord 0
		Project: All
		Format: U32
		This field specifies the DWord value to be written to the targeted location. For a QWord write this
		DWord is the lower DWord of the QWord to be reported (DW 0).
4	31:0	Data DWord 1
		Project: All
		Format: U32
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).

### 2.2.12 MI\_STORE\_DATA\_INDEX

	MI_STORE_DATA_INDEX					
Source:	BlitterCS					
Length Bias:	2					
specified offse	The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).					
	Programming Notes					
UNDEFINED. memory (i.e., initiates the w guaranteed to	Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED. This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers). This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.					
DWord Bit	Description					
0 31:29	Command Type					
	Default Value: 0h MI_COMMAND					



]				MI_STORE_DATA_INDE	X
	28:23	MI Command	d Opcod	le	
		Default Value	:	21h MI_STORE_DATA_INDE>	(
Ì	22	Reserved			· · · · · · · · · · · · · · · · · · ·
		Project:			All
		Format:			MBZ
	21	Reserved			,
	_ ·				
		Format:			MBZ
ľ	20:8	Reserved			
	20.0	Project:			All
		Format:			MBZ
ľ	7:0	DWord Leng	th		·
	1.0	Default Value		1h Excludes DWord (0,1) = 1 for DWord,	2 for QWord
		Format:	-	=n Total Length - 2	
1	31:12	Reserved			
		Project:			All
		Format:			MBZ
	11:2	Offset			
		Project:	411		
		Format: I	J10 zer	o-based DWord offset into the HW status	page.
			Lauritura		
				reStatusPageOffset[11:2]U32 e offset (into the hardware status page) to	which the date will be written. Note that
				of this status page are reserved for specia	
				ons via this command is UNDEFINED. This	
		store "QW" co			3
				Value	Name
		[16, 1023]			
	1:0	Reserved			
		Project:			All
		Format:			MBZ
2	31:0	Data DWord	0		
		Project:			All
		Format:			U32
				e DWord value to be written to the targete	
		DWord is the	lower D	Word of the QWord to be reported (DW 0)	
0	04.0	Data DWord	1		
3	31:0	Project:	•		
		Format:			U32
			cifies th	e upper DWord value to be written to the ta	
			cinco an		



# 2.2.13 MI\_SUSPEND\_FLUSH

	MI_SUSPEND_FLUSH							
Project:	Project: All							
Source:			BlitterCS					
Length Bia	s:		1					
			Description	Project				
Blocks MM	IO sync f	lush or any flushes rela	ated to VT-d while enabled.					
DWord	Bit		Description					
0	31:29	Command Type						
		Default Value:	0h MI_COMMAND					
1	28:23	MI Command Opcod	le					
		Default Value:	0Bh MI_SUSPEND_FLUSH					
	22:1	Reserved						
		Project:	All					
		Format:	MBZ					
	0	Suspend Flush						
		Project:	All					
		Format:	Enable					
			Description	Project				
	L	This field suspends fl	ush due and IOTLB invalidation.					

#### 2.2.14 MI\_UPDATE\_GTT

	MI_UPDATE_GTT								
Source:	Source: BlitterCS								
Length B	sias:		2						
predicta work as will be o invalid a pipeline paging	The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow. An MI_FLUSH should be placed before this command, because work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering). This is a privileged command.								
DWord	Bit		Description						
0	31:29	Command Type							
		Default Value:	0h MI_COMMAND						
		Format:	OpCode						
	28:23	MI Command Opcode							
		Default Value: 23h	MI_UPDATE_GTT						
		Format: OpC	ode						
	22	Use Global GTT							



		MI	UPDATE_GTT				
		Project: All					
		Reserved: Must be 1h. Updating Per Process Graphics Address is not supported					
		Value	Description Project				
		0h Per Process Graphic	Per Process Graphics Address				
		1h Global Graphics Add	ress	All			
ľ	21:6	Reserved					
		Project:		All			
		Format:		MBZ			
	5:0	DWord Length					
		Default Value:	0h Excludes DWord (0,1)				
		Format:	=n				
		Total Length - 2					
1	31:12	Entry Address					
		Project: All					
		Format: Graphi	csAddress[31:12]				
		This field simply holds the DW c the upper bits may need to be 0	-	be modified. Note that one or more of MBZ.			
	11:0	Reserved					
		Project:		All			
		Format:	1	MBZ			
2n	31:0	Entry Data					
		Project:	All				
		Format:	Table Entry				
		This Dword becomes the new p Memory Interface Registers.	age table entry. See PPGTT/G	ilobal GTT Table Entries (PTEs) in			

#### 2.2.15 MI\_USER\_INTERRUPT

MI_USER_INTERRUPT						
Source:	Source: BlitterCS					
Length Bias:			1			
	The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.					
DWord	Bit		Description			
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
	28:23	MI Command Opco	de			
		02h MI_USER_INTERRUPT				
22:0 Reserved						
		Project:	All			
	L	Format:	MBZ			



Π

#### 2.2.16 MI\_WAIT\_FOR\_EVENT

Source:       BlitterCS         Length Bias:       1         The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific while a specific condition exists. Only one event/condition can be specified specifying multiple even UNDEFINED. The effect of the wait operation depends on the source of the command. If executed from buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If exect buffer, further processing of that ring will be suspended, although command arbitration (from other rin continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the	nts is om a batch
Length Bias: 1 The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific while a specific condition exists. Only one event/condition can be specified specifying multiple even UNDEFINED.The effect of the wait operation depends on the source of the command. If executed from buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If exec buffer, further processing of that ring will be suspended, although command arbitration (from other rin continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the	nts is om a batch
The MI_WAIT_FOR_EVENT command is used to pause command stream processing until a specific while a specific condition exists. Only one event/condition can be specified specifying multiple even UNDEFINED. The effect of the wait operation depends on the source of the command. If executed from buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If exect buffer, further processing of that ring will be suspended, although command arbitration (from other rin continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the	nts is om a batch
while a specific condition exists. Only one event/condition can be specified specifying multiple even UNDEFINED.The effect of the wait operation depends on the source of the command. If executed from buffer, the parser will halt (and suspend command arbitration) until the event/condition occurs. If exect buffer, further processing of that ring will be suspended, although command arbitration (from other rin continue. Note that if a specified condition does not exist (the condition code is inactive) at the time the	nts is om a batch
executes this command, the parser proceeds, treating this command as a no-operation. If execution or from a primary ring buffer causes a wait to occur, the active ring buffer will effectively give up the remainder the slice (required in order to enable arbitration from other primary ring buffers).  Programming Notes	ngs) will ne parser of this command
Driver must ensure blitter command stream is not waiting for an event with the following cod	
<ul> <li>MI_LOAD_REGISTER_IMM with 0x22050[31:0] = 0x00010001</li> </ul>	
WAIT_FOR_EVENT	
<ul> <li>MI_LOAD_REGISTER_IMM with 0x22050[31:0] = 0x00010000</li> </ul>	
RC6 entry must be disabled during a MI_WAIT_FOR_EVENT command with a Flip Pending Wa Enable bit set if this command is in a batch buffer. If RC6 entry is required with a MI_WAIT_FOR_EVENT command with a Flip Pending Wait Enable bit set then it needs to be executed in the ring.	ait
DWord Bit Description	
0 31:29 Command Type Default Value: 0h MI_COMMAND	
Default Value: 0h MI_COMMAND 28:23 MI Command Opcode	
Default Value: 03h MI_WAIT_FOR_EVENT	
22 Reserved	J
Project: All	
Format: MBZ	
21 Reserved	
21 Reserved	
21       Reserved         Format:       MBZ         20       Display Sprite C Flip Pending Wait Enable         Project:       All	
21 Reserved Format: MBZ 20 Display Sprite C Flip Pending Wait Enable Project: All Format: Enable	
21       Reserved         Format:       MBZ         20       Display Sprite C Flip Pending Wait Enable         Project:       All	
21       Reserved         Format:       MBZ         20       Display Sprite C Flip Pending Wait Enable         Project:       All         Format:       Enable         This field enables a wait for the duration of a Display Sprite C "Flip Pending" condition.         is pending, the parser will wait until the flip operation has completed (i.e., the new front	



			MI_WAIT_FOR_EV	/ENT				
			ait for the duration that the corres					
		select one of 15 condition codes in the EXCC register, that cause the parser to wait until that						
		condition-code in the EXCC is cleared.						
		Value Name Description				Project		
	0h				All			
	1h-5h	Enabled	· · · · · ·			All		
	01-151	Reserved				All		
			Programming	Notes				
	Note th	at not all condi	ion codes are implemented. The		operation is UNDEFINED i	fan		
			ion code is selected by this field.					
	Interfac	e Registers) lis	ts the codes that are implemente	ed.				
15	Display	/ Plane C Flip	Pending Wait Enable					
	Project		A	All				
	Format		E	nable				
			ait for the duration of a Display Pl					
		• •	will wait until the flip operation ha		eleted (i.e., the new front bu	ffer address		
	has nov	v been loaded	nto the active front buffer registe	ers).				
14	Reserv	ed						
	Format				MBZ			
13:1	12 Reserv	ed						
	Project	:			All			
	Format	:			MBZ			
11	Reserv	ed						
	Format	:			MBZ			
10	Display	Display Sprite B Flip Pending Wait Enable						
	Project		A	All				
	Format			nable				
		This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request						
			will wait until the flip operation ha		eleted (i.e., the new front bu	iffer address		
	has nov	has now been loaded into the active front buffer registers).						
	<b>D</b> i 1							
9			Pending Wait Enable					
	Project:							
		Format: Enable						
		This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address						
		has now been loaded into the active front buffer registers).						
8	Reserv	ed						
5								
	Format	:			MBZ			
7:4	Reserv							
7:4	Project				All			
	Format				MBZ			
	ronnat				ויוטב			



		MI_WAIT_	FOR_EVENT					
1	3	3 Reserved						
		Format:	MBZ					
-	2	Display Sprite A Flip Pending Wait Ena	ble					
		Project:	All					
		Format:	Enable					
			of a Display Sprite A "Flip Pending" condition. If a flip reques operation has completed (i.e., the new front buffer address buffer registers).					
ľ	1	Display Plane A Flip Pending Wait Enal	ble					
		Project:	All					
		Format:	Enable					
			f a Display Plane A "Flip Pending" condition. If a flip reque					
			o operation has completed (i.e., the new front buffer addres	SS				
		has now been loaded into the active front buffer registers).						
ľ	0	Reserved						
	L	Format:	MBZ					

# 2.2.17 MI\_LOAD\_REGISTER\_MEM

	MI_LOAD_REGISTER_MEM					
Source:		BlitterCS				
Length Bia	S:	2				
The MI_LO	The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register.					
	Programming Notes					
The following addresses should NOT be used for LRIs						
• 0x88	• 0x8800 - 0x88FF					
• >= 0>	• >= 0xC0000					
Limited L	RI cycles to the Display Engi	ne 0x40000-0xBFFFF) are allowed, but must be spaced to allow only				
one pend		ne by issuing an SRM to the same address immediately after each				
LRI.						
DWord B	it	Description				
	31:29 Command Type					
	Default Value:	0h MI_COMMAND				
	Format:	OpCode				
28:	23 MI Command Opcode					
	Default Value:	29h MI_LOAD_REGISTER_MEM				
	Format:	OpCode				



22       Use Global GTT         Project:       All         This bit must be '1' if the Per-Process GTT Enable bit is clear.       All         Value       Name       Description       Project         0h       Per Process       All         1h       Global Graphics       This command will use the global GTT to translate the Address and All ddress       All         21       Async Mode Enable       All       All         Project:       Image: Address       All       All         21       Async Mode Enable       All       All         Project:       All       Image: Address       All         1f this bit is set then the command stream will not wait for completion of this command before executing the next command.       20:8       Reserved         Project:       All       All       MBZ         7:0       DWord Length       MBZ       Image: Address         1       31:26       Reserved       MBZ         20:2       Register Address       MBZ         22:2       Register Address       MBZ         22:2       Register Address       Project:       All         Format:       MMIOAddress[22:2]MMIO_Register       This field specifies Bits 25:2 of the Register offset the DWord will be written			
This bit must be '1' if the Per-Process GTT Enable bit is clear.       Project         Value       Name       Description       Project         0h       Per Process       All         1h       Global Graphics       This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.       All         21       Async Mode Enable       All         Project:       All         If this bit is set then the command stream will not wait for completion of this command before executing the next command.       All         20:8       Reserved         Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26       Reserved         Format:       MBZ         22:2       Register Address         Project:       All         Format:       MBZ			
Value         Name         Description         Project           0h         Per Process Graphics Address         All         All           1h         Global Graphics Address         This command will use the global GTT to translate the Address and Address         All           21         Async Mode Enable Project:         All         All           Project:         All         All           If this bit is set then the command stream will not wait for completion of this command before executing the next command.         All           20:8         Reserved         All           Project:         All         MBZ           7:0         DWord Length Default Value:         1h Excludes DWord (0,1)           Format:         =n Total Length - 2           1         31:26         Reserved Format:           Project:         All Format:           22:2         Register Address Project:           Project:         All Format:			
Oh       Per Process       All         Graphics Address       This command will use the global GTT to translate the Address and All       All         1h       Global Graphics       This command must be executing from a privileged (secure) batch buffer.       All         21       Async Mode Enable			
Image: Second Stress			
1h       Global Graphics Address       This command will use the global GTT to translate the Address and Address       All         21       Async Mode Enable Project:			
Address       this command must be executing from a privileged (secure) batch buffer.         21       Async Mode Enable         Project:       All         If this bit is set then the command stream will not wait for completion of this command before executing the next command.         20:8       Reserved         Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       Format:         Project:       All         Format:       MBZ			
1     31:26     Reserved       1     31:26     Reserved       21:3     Async Mode Enable       20:8     Reserved       Project:     All       Project:     All       Format:     MBZ       1     31:26       Reserved       Project:     All       Format:     MBZ			
Project:       All         If this bit is set then the command stream will not wait for completion of this command before executing the next command.         20:8       Reserved         Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         22:2       Register Address         Project:       All         Format:       MBZ			
If this bit is set then the command stream will not wait for completion of this command before executing the next command.         20:8       Reserved         Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         Project:       All         Portional Command to the set of the set			
a       executing the next command.         20:8       Reserved         Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         22:2       Register Address         Project:       All         Format:       MBZ			
Project:       All         Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         Format:       MBZ         22:2       Register Address         Project:       All         Format:       MMIOAddress[22:2]MMIO_Register			
Format:       MBZ         7:0       DWord Length         Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         Format:       MBZ         22:2       Register Address         Project:       All         Format:       MMIOAddress[22:2]MMIO_Register			
DWord Length         7:0       Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26       Reserved         Format:       MBZ         22:2       Register Address         Project:       All         Format:       MMIOAddress[22:2]MMIO_Register			
Default Value:       1h Excludes DWord (0,1)         Format:       =n Total Length - 2         1       31:26         Reserved       MBZ         22:2       Register Address         Project:       All         Format:       MMIOAddress[22:2]MMIO_Register			
Format:     =n Total Length - 2       1     31:26       Reserved       Format:       MBZ       22:2       Register Address       Project:       All       Format:       MMIOAddress[22:2]MMIO_Register			
1     31:26     Reserved       Format:     MBZ       22:2     Register Address       Project:     All       Format:     MMIOAddress[22:2]MMIO_Register			
Format:     MBZ       22:2     Register Address       Project:     All       Format:     MMIOAddress[22:2]MMIO_Register			
Format:     MBZ       22:2     Register Address       Project:     All       Format:     MMIOAddress[22:2]MMIO_Register			
Project: All Format: MMIOAddress[22:2]MMIO_Register			
Project: All Format: MMIOAddress[22:2]MMIO_Register			
Format: MMIOAddress[22:2]MMIO_Register			
This field specifies Bits 25:2 of the Register offset the DWord will be written to As the register addres			
must be DWord-aligned, Bits 1:0 of that address MBZ.			
1:0 Reserved			
Format: MBZ			
2 31:2 Memory Address			
Project: All			
Format: GraphicsAddress[31:2]MMIO_Register			
This field specifies the address of the memory location where the register value specified in the DWor			
above will read from. The address specifies the DWord location of the data.			
1.0 Reserved			
1:0 Reserved			
1:0 Reserved Project: All			



# 2.2.18 MI\_DISPLAY\_FLIP

MI_DISPLAY_FLIP					
Source: BlitterCS					
Length Bias: 2					
The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is progra as part of the packet.					
The operation this command performs is also known as a "display flip request" operation – in that the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts					
	Project				
This command simply requests a display flip operation command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH_DW command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command must be used to provide this synchronization to avoid back to back MI_DISPLAY_FLIP commands to the same display plane – by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.					
After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or blitter operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the blitter (back) buffer. In addition, prior to any subsequent clear or blitter operations, software must typically ensure that the new blitter buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.					
The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset The display buffer command uses the linear dword offset for the linear buffers from the Display Interface					
registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the dword offset in generation of the final request to memory.					
• For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync flip enqueued to update the dword offset.					
Linear memory does not support asynchronous flips					
DWord 3 (Left Eye Display Buffer Base Address) must not be set with synchronous flips or asynchronous flips.					
The full packet must be contained within the same cache line.					
There must be at least one valid command following this packet.					
Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required					
power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD_REGISTER_IMMEDIATE command.					



DWord	Bit	Description					
0	31:29	Command Type					
		Default Value:		0h MI_COMMAND			
		Format:		OpCode			
	28:23	MI Command Opco	de				
		Default Value:		14h MI_DISPLAY_FLIP			
		Format:		OpCode			
	22 Async Flip Indicator						
		Project:		All			
		Format:		Enable			
		This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW imitations. This bit is used by the blitter pipe while DW2 is used by the display hardware.					
ľ	21:19 Display (Plane) Select						
		Project:			А	II	
		Format:			U	3	
		This field selects whi	ch display plane	e is to perform the flip operation	ation.		
		Value		Name		Project	
		0h	Display Plane A	١		All	
		1h	Display Plane B	3		All	
		2h	Display Sprite A	A		All	
		3h	Display Sprite B		All		
		4h	Display Plane C	)			
		5h	Display Sprite C	)			
	18:8	Reserved					
		Project:					
		Format:			MBZ		
	7:0	DWord Length	DWord Length				
		Default Value:		0h Excludes DWord (0,1)			
		Format:		=n Total Length - 2			
		For Svnchronous Flir	os and Asvnchro	nous Flips, this field must	be programn	ned to 1h for a total length	
		of 3.					
1	31 Reserved						
		Project:					
,		Format: MBZ					
30:16 Reserved							
		Project:			All MD7		
r,							
		Default Value:		Oh DefaultVaueDesc			
		Project: Format:		U10			
			a only this field	I specifies the 64-byte alig	and nitch of t	ha now diaplay buffar. For	
				s programmed so that all t			
the same pitch as programmed with the last synchronous or direct thru mmio							
	5:1	Reserved					



				MI_DISPLAY_FLIP				
1		Project:		All	AII			
		Format:		MBZ				
1	0	Tile Parameter						
		Format:		Enable				
		For Asynchronous Flips, this parameter cannot be changed. All the flips in a flip chain should maintain the same tile parameter as programmed with the last synchronous flip or direct thru mmio.						
		Value	Ň	lame Description				
		0h	Linear [Default	t] For Syncronous Flips Only				
		1h	Tiled X					
		Programming Notes						
		Performing a synchronous or asynchronous flip will drop any previous synchronous flip that has not yet completed.						
2	31:12	Display Buffer Base Address						
		Project: All						
		Format: GraphicsAddress[31:12]						
		This field s	2 of the Graphics Address of the new display buffer.					
		Programming Notes						
		The Display buffer must reside completely in Main Memory						
		This address is always translated via the global (rather than per-process) GTT						
	11:3	Reserved						
		Project:		All MBZ				
	1:0	Flip Type						
		This field s	pecifies whether t	he flip operation should be performed asynchronously to vertical	retrace.			
		Value	Name	Description	Project			
			chronous flip f <b>ault]</b>					
		00b Syno	Flip [Default]	The flip will occur during the vertical blanking interval – thus avoiding any tearing artifacts.	All			
		01b Asyr	nc Flip	The flip will occur "as soon as possible" – and may exhibit tearing artifacts	All			
		1b Rese	erved		All			



# **Revision History**

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

**§§**