

Intel[®] OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 1 Part 3: Graphics Core[™] – Memory Interface and Commands for the Render Engine (Ivy Bridge)

For the 2012 Intel[®] Core[™] Processor Family

May 2012

Revision 1.0

NOTICE:

This document contains information on products in the design phase of development, and Intel reserves the right to add or remove product features at any time, with or without changes to this open source documentation.



Creative Commons License

You are free to Share — to copy, distribute, display, and perform the work

Under the following conditions:

Attribution. You must attribute the work in the manner specified by the author or licensor (but not in any way that suggests that they endorse you or your use of the work).

No Derivative Works. You may not alter, transform, or build upon this work.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL[®] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2012, Intel Corporation. All rights reserved.



Contents

1. Render Engine Command Streamer	4
1.1 Registers in Render Engine	4
1.1.1 Introduction	4
1.1.2 Outstanding Memory Requests Modulation Counters	6
1.1.3 Registers Used for Priority Field in Programmable Arbitration	9
1.1.4 Registers Used in Programmable Arbitration	
1.1.5 Virtual Memory Control	29
1.1.6 GFX TLB In Use Virtual Address Registers	
1.1.7 GFX Pending TLB Cycles Information Registers	
1.1.8 Configuration Registers for Graphic Arbiter	
1.1.9 Context Save Registers	
1.1.10 Mode and Misc Ctrl Registers	
1.1.11 RINGBUF — Ring Buffer Registers	
1.1.12 Watchdog Limer Registers	
1.1.13 Interrupt Control Registers	83
1.1.14 Logical Context Support	
1.1.15 Pipelines Statistics Counter Registers	
1.1.16 Predicate Render Registers	
1.1.17 AUTO_DRAW Registers	
1.1.16 Memory Interface Registers	
1.1.19 Memory Interface Commands for Pandering Engine	
1.2 Introduction	
1.2.1 Introduction	
1.2.3 MLARR CHECK	
124 MLARB ON OFF	167
125 MI BATCH BUFFER END	168
1.2.6 MI_CONDITIONAL_BATCH_BUFFER_END	168
1.2.7 MI BATCH BUFFER START (Render)	
1.2.8 MI CLFLUSH	
1.2.9 MI DISPLAY FLIP	
1.2.10 MI FLUSH	
1.2.11 MI LOAD REGISTER IMM	
1.2.12 MI_NOOP	
1.2.13 Surface Probing	
1.2.14 MI_REPORT_HEAD	
1.2.15 MI_SEMAPHORE_MBOX	
1.2.16 MI_SET_CONTEXT	
1.2.17 MI_STORE_DATA_IMM	
1.2.18 MI_STORE_DATA_INDEX	
1.2.19 MI_STORE_REGISTER_MEM	
1.2.20 MI_SUSPEND_FLUSH	
1.2.21 MI_UPDATE_GTT	
1.2.22 MI_USER_INTERRUPT	
1.2.23 MI_WAIT_FOR_EVENT	
1.2.24 MI_LOAD_REGISTER_MEM	
1.2.25 MI_URB_CLEAR	
1.2.26 MI_PREDICATE	
1.2.27 MI_TOPOLOGY_FILTER	201



1. Render Engine Command Streamer

1.1 Registers in Render Engine

1.1.1 Introduction

This chapter describes the memory-mapped registers associated with the Memory Interface, including brief descriptions of their use. The functions performed by some of these registers are discussed in more detail in the *Memory Interface Functions, Memory Interface Instructions,* and *Programming Environment* chapters.

The registers detailed in this chapter are used across the family of products and are extentions to previous projects. However, slight changes may be present in some registers (i.e., for features added or removed), or some registers may be removed entirely. These changes are clearly marked within this chapter.

1.1.1.1 ARB_MODE – Arbiter Mode Control register

		ARB_MODE - Arbi	ter Mode Control regis	ter
Register Space: MMIO: 0/2/0		MMIO: 0/2/0		
Source: RenderCS				
Defaul	t Valu	9:	0x0000000	
Size (ii	n bits)		32	
Truste	d Type):	1	
Addres	ss:		04030h	
DWord	Bit		Description	
0	31:16	Mask Bits		
		Default Value:	000000000000000b	
		Access:	RO	
		Format:	U16	
Mask bits act as write enables for the bits in the lower bits of this register				
ľ	14	GAM to Bypass GTT Translation (GA	M2BGTTT)	
		Default Value:		0b
		Access:		R/W
		Format:		MBZ
		GAM to bypass GTT translation and pa	ss logical addresses through with 0's	padded on the MSBs to
		form the physical address.		
ļ				
	13	DC GDR (DC_GDR)		
		Default Value:		0b
		Access:		R/W
		DC GDR		



14	HIZ GDR (HIZ_GDR)		
	Default Value:	Ob	
	Access:	R/W	
	HIZ GDR		
11	STC GDR (STC_GDR)		
	Default Value:	0b	
	Access:	R/W	
	Format: STC GDR	U1	
10	BLB GDR (STC GDR)		
	Default Value:	0b	
	Access:	RW	
	BLB GDR		
9	GAM PD GDR (GAMPD_GDR)		
	Default Value:	Ob	
	Access:	R/W	
	GAM PD GDR		
8	Color/Depth Port Share Bit (CDPS	s)	
	Default Value:	006	
	Access:	R/W	
	Format: U1		
	0) the Color Cache will NOT share t	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache.	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfational Surfational Color Cache Surfational Cache Surfation Cache Surfational Cache Surfational Cache	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache.	
5	Address Swizzling for Tiled Surfa Access:	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. ces (AS4TS) R/W	
5	Address Swizzling for Tiled Surfa Access: Format:	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. ces (AS4TS) R/W U1	
5	Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to of configuration registers and set the for otroame)	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e Data the need for memory address swizzling via DRAM Dilowing bits (in Display Engine and Render/Media access	
5	Address Swizzling for Tiled Surfate Address Swizzling for Tiled Surfate Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the for streams).	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e batin the need for memory address swizzling via DRAM Dilowing bits (in Display Engine and Render/Media access	
5	Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the for streams). Value 0b No address Swizzling	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e batain the need for memory address swizzling via DRAM Dillowing bits (in Display Engine and Render/Media access Name	
5	Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to bit[6]	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache.	
5	Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to b	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e btain the need for memory address swizzling via DRAM blowing bits (in Display Engine and Render/Media access Name e swizzled for tiled surfaces	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the for streams). Value 0b No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 S. This register location is updated via GFX Driver prior to e Datain the need for memory address swizzling via DRAM Dllowing bits (in Display Engine and Render/Media access Name e swizzled for tiled surfaces)	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to of configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN Access:	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 S. This register location is updated via GFX Driver prior to e batin the need for memory address swizzling via DRAM blowing bits (in Display Engine and Render/Media access Name e swizzled for tiled surfaces R/W	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to of configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN Access: When this bit is set, Data requested	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. Ces (AS4TS) R/W U1 S. This register location is updated via GFX Driver prior to e batin the need for memory address swizzling via DRAM bollowing bits (in Display Engine and Render/Media access Name R/W R/W from the VMC client will be generated by the GDR algorithm	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN Access: When this bit is set, Data requested Texture Cache GDR Enable bit (Tree)	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e btain the need for memory address swizzling via DRAM billowing bits (in Display Engine and Render/Media access Name e swizzled for tiled surfaces) R/W from the VMC client will be generated by the GDR algorithr CGDREN)	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the forstreams). Value Ob No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN Access: When this bit is set, Data requested Texture Cache GDR Enable bit (Tr	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e btain the need for memory address swizzling via DRAM billowing bits (in Display Engine and Render/Media access Name e swizzled for tiled surfaces) R/W from the VMC client will be generated by the GDR algorithr CGDREN)	
5	This bit is used to force Color and L 0) the Color Cache will NOT share t Address Swizzling for Tiled Surfa Access: Format: Address Swizzling for Tiled-Surface DRAM accesses. Driver needs to ob configuration registers and set the forstreams). Value 0b No address Swizzling 1b Address bit[6] needs to b VMC GDR Enable (VMC_GDR_EN Access: When this bit is set, Data requested Texture Cache GDR Enable bit (Tr Access: Format:	Depth Caches to share an arbiter read request port. By defa he read request port with the Depth Cache. ces (AS4TS) R/W U1 s. This register location is updated via GFX Driver prior to e btain the need for memory address swizzling via DRAM billowing bits (in Display Engine and Render/Media access Name R/W Point of tiled surfaces Point the VMC client will be generated by the GDR algorithm CGDREN) R/W U1	



2	Depth Cache GDR enable bit (DCGD	(EN)		
	Access:	R/W		
	Format:	U1		
	When this bit is set, Data requested fro algorithm (See GDR algorithm in xxx s	n the Depth Cache client will be generated by the GDR ction)		
1	Color Cache GDR enable bit(CCGDF	EN)		
	Access:	R/W		
	Format: U1			
	When this bit is set, Data requested fro algorithm (See GDR algorithm in xxx s	n the Color Cache client will be generated by the GDR ction)		
0	GTT Accesses GDR (GTTAGDR)			
	Default Value:	Ob		
	Access:	R/W		
	Format:	U1		
	When this bit is enabled along with the access will also be tagged as GDR to s	Client's GDR bit, PPGTT and GGTT requests for this memory Q.		

1.1.2 Outstanding Memory Requests Modulation Counters

1.1.2.1 GFX_PEND_TLB_0 – Max Outstanding Pending TLB Requests 0

GFX	(_PEND_TLB_0 - Max (Dutstanding Pending TLB Requests 0			
Register Sp	pace:	MMIO: 0/2/0			
Source:		RenderCS			
Default Valu	ue:	0x0000000			
Access:		R/W			
Size (in bits)	3):	32			
Trusted Typ	be:	1			
Address: 04034h-04037h		34h-04037h			
DWord Bit		Description			
0 31	TEX Limit Enable bit				
	Format:	U1			
	This bit is used to enable the pending TLB requests limitation function for the Texture Cache. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.				
30	Reserved				
	Format:	MBZ			



29:24	4 TEX TLB Limit Count	
	Format:	U6
	This is the MAX number of Allowed internal per	ding read requests which require a TLB read.
23	ISC Limit Enable bit	
	Format:	U1
	This bit is used to enable the pending TLB request, the number of internal pending read request programmed counter value.	ests limitation function for the Instruction Cache. V ts which require a TLB read will not exceed the
22	Reserved	
	Format:	MBZ
21:16	SISC TLB Limit Count	
	Format:	U6
	This is the MAX number of Allowed internal per	ding read requests which require a TLB read.
15	VF Limit Enable bit	
	Format:	U1
	This bit is used to enable the pending TLB requ	ests limitation function for the Vertex Fetch. When
	This bit is used to enable the pending TLB requests we programmed counter value.	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the
14	This bit is used to enable the pending TLB requested the number of internal pending read requests we programmed counter value.	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the
14	This bit is used to enable the pending TLB requ the number of internal pending read requests w programmed counter value. Reserved Format:	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ
14	This bit is used to enable the pending TLB requ the number of internal pending read requests w programmed counter value. Reserved Format: VF TLB Limit Count	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ
14 13:8	This bit is used to enable the pending TLB requ the number of internal pending read requests w programmed counter value. Reserved Format: VF TLB Limit Count Format:	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ
14 13:8	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 ding read requests which require a TLB read.
14 13:8 7	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 nding read requests which require a TLB read.
14 13:8 7	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit Format:	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 ading read requests which require a TLB read.
14 13:8 7	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit Format: This bit is used to enable the pending TLB required When set, the number of internal pending read programmed counter value.	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 Iding read requests which require a TLB read. U1 ests limitation function for the Command Streame requests which require a TLB read will not exceed
14 13:8 7	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit Format: This bit is used to enable the pending TLB required When set, the number of internal pending read programmed counter value. Reserved	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 Inding read requests which require a TLB read. U1 ests limitation function for the Command Streame requests which require a TLB read will not exceed
14 13:8 7	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit Format: This bit is used to enable the pending TLB required programmed counter value. Reserved Format: This bit is used to enable the pending TLB required programmed counter value. Reserved Format:	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 Iding read requests which require a TLB read. U1 ests limitation function for the Command Streame requests which require a TLB read will not exceed MBZ
14 13:8 7 6 5:0	This bit is used to enable the pending TLB required the number of internal pending read requests with programmed counter value. Reserved Format: VF TLB Limit Count Format: This is the MAX number of Allowed internal per CS Limit Enable bit Format: This bit is used to enable the pending TLB required When set, the number of internal pending read programmed counter value. Reserved Format: CS LIMIT Enable bit Format: This bit is used to enable the pending TLB required When set, the number of internal pending read programmed counter value. Reserved Format: CS TLB Limit Count	ests limitation function for the Vertex Fetch. When hich require a TLB read will not exceed the MBZ U6 nding read requests which require a TLB read. U1 ests limitation function for the Command Streame requests which require a TLB read will not exceed MBZ



1.1.2.2 **GFX_PEND_TLB_1 – Max Outstanding Pending TLB Requests 1**

GFX	K_PEND_TLB_1 - Max Ou	tstanding Pending TLB Requests 1			
Register Sp	pace:	MMIO: 0/2/0			
Source:		RenderCS			
Default Val	lue:	0x0000000			
Access:		R/W			
Size (in bits	s):	32			
Trusted Typ	pe:	1			
Address: 04038h-0403Bh		0403Bh			
	. 1				
DWord Bit	t Is Peserved	Description			
0 31.1	Format:	MBZ			
15	RCZ Limit Enable bit				
	Format:	U1			
	This bit is used to enable the pending TLB requests limitation function for the Render Depth Cache.				
	When set, the number of internal pendir	When set, the number of internal pending read requests which require a TLB read will not exceed the			
	programmed counter value.				
14	Reserved				
	Format:	MBZ			
13:8	3 RCZ TLB Limit Count				
	Format:	U6			
	This bit is used to enable the pending TLB requests limitation function for the Render Color Cache.				
	programmed counter value.	ig read requests which require a TLB read will not exceed the			
7	RCC Limit Enable bit				
	Format:	U1			
	This bit is used to enable the pending TLB requests limitation function for the Render Color Cache.				
	programmed counter value.	ig read requests which require a TLB read will not exceed the			
6	Reserved				
	Format:	MBZ			
5:0	RCC TLB Limit Count				
	Format:	U6			
	This is the MAX number of Allowed inte	rnal pending read requests which require a TLB read.			
	L				



1.1.3 Registers Used for Priority Field in Programmable Arbitration

1.1.3.1 MIDARB_PRIO_HIT_REGISTER – Priority Field in Programmable Arbitration for Hit

MIDAR	B_PRIO_HIT_REGISTER - Priority Field in Programmable Arbitration for Hit				
Register Space:	: MMIO: 0/2/0				
Source:	RenderCS				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	16				
Trusted Type:	1				
Address:	043A0h				
DWord Bit	Description				
0 31:12	Reserved				
11:9	Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT3 Register				
	EncodingPriority 1 Priority 2 Priority 3				
	000 CS/VF/ISCMT/CTC RCC				
	001 CS/VF/ISCRCC MT/CTC				
	010 RCC CS/VF/ISCMT/CTC				
	011 RCC MT/CTC CS/VF/ISC				
	100 MT/CTC CS/VF/ISCRCC				
	101 MT/CTC RCC CS/VF/ISC				
	110 Reserved Reserved				
	111 Reserved Reserved				
8:6	Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT2 Register				
5:3	Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT1 Register				
2:0	Encoded Programmable Priority for MIDARB_GOTOFIELD_HIT0 Register				



1.1.3.2 MIDARB_PRIO_MISS_REGISTER – Priority Field in Programmable Arbitration for Miss

MIDARB_PRIO_MISS_REGISTER - Priority Field in Programmable Arbitration for Miss

Register Space:		MMIO: 0/2/0
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bit	s):	32
Trusted Ty	pe:	1
Address:		04204h
DWord	Bit	Description
0	31:20	Reserved
19:15 Encoded Programmable Priority for MIE		Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register
	14:10	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS2 Register
	9:5	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS1 Register
	4:0	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS0 Register

1.1.3.3 MIDARB_PRIO_NP_REGISTER – Priority Field in Programmable Arbitration for Hit-NP

MIDARB_PRIO_NP_REGISTER - Priority Field in Programmable Arbitration for Hit-NP

1							
	Register	Space:	MMIO: 0/2/0				
	Source: RenderCS						
	Default Value: 0x0000000					0000	
	Access:	Access: R/W					
	Size (in b	oits):): 32				
Trusted Type: 1							
	Address:	Address: 043A4h					
	Address:	ress: 04208h					
	DWord	Bit		Description			
	0	31:20	Reserved				
		19:15	Encoded Programmable Priority for MIDARB_GOTOFIELD_MISS3 Register				
			Encoding	Priority 1	Priority 2	Priority 3	Priority 4
			00000	CS/VF/ISC	MT_CTC	RCC	RCZ_HiZ_Stnc
1							



MI	DARI	B_PRIO	_NP_REG Ark	ISTER - Foitration f	Priority Fi or Hit-NP	eld in Pro	grammable
		00001	CS/VF/ISC	RCC	MT_CTC	RCZ_HiZ_Stnc	
		00010	RCC	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc	
		00011	RCC	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc	
		00100	MT_CTC	CS/VF/ISC	RCC	RCZ_HiZ_Stnc	
		00101	MT_CTC	RCC	CS/VF/ISC	RCZ_HiZ_Stnc	
		01000	CS/VF/ISC	MT_CTC	RCZ_HiZ_Stnc	RCC	
		01001	CS/VF/ISC	RCC	RCZ_HiZ_Stnc	MT_CTC	
		01010	RCC	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC	
		01011	RCC	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC	
		01100	MT_CTC	CS/VF/ISC	RCZ_HiZ_Stnc	RCC	
		01101	MT_CTC	RCC	RCZ_HiZ_Stnc	CS/VF/ISC	
		10000	CS/VF/ISC	RCZ_HiZ_Stnc	MT_CTC	RCC	
		10001	CS/VF/ISC	RCZ_HiZ_Stnc	RCC	MT_CTC	
		10010	RCC	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC	
		10011	RCC	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC	
		10100	MT_CTC	RCZ_HiZ_Stnc	CS/VF/ISC	RCC	
		10101	MT_CTC	RCZ_HiZ_Stnc	RCC	CS/VF/ISC	
		11000	RCZ_HiZ_Stnc	CS/VF/ISC	MT_CTC	RCC	
		11001	RCZ_HiZ_Stnc	CS/VF/ISC	RCC	MT_CTC	
		11010	RCZ_HiZ_Stnc	RCC	CS/VF/ISC	MT_CTC	
		11011	RCZ_HiZ_Stnc	RCC	MT_CTC	CS/VF/ISC	
		11100	RCZ_HiZ_Stnc	MT_CTC	CS/VF/ISC	RCC	
		11101	RCZ_HiZ_Stnc	MT_CTC	RCC	CS/VF/ISC	
		Other values	Reserved				
1	4:10	Encoded Pro	ogrammable Pi	riority for MIDA	RB_GOTOFIE	LD_NP2 Regis	ter
	9:5	Encoded Pro	ogrammable Pi	riority for MIDA	RB_GOTOFIE	LD_NP1 Regis	ter
4	4:0	Encoded Pro	ogrammable Pi	riority for MIDA	RB_GOTOFIE	LD_NP0 Regis	ter



1.1.4 Registers Used in Programmable Arbitration

1.1.4.1 MIDARB_GOTOFIELD_HIT0_REGISTER – Goto Field in Programmable Arbitration for Hit0

MIDARB_GOTOFIELD_HIT0 - Goto Field in Programmable Arbitration for Hit0

Register	Space	: MMIO: 0/2/0				
Source: RenderCS						
Default \	Value:	0x0000000				
Access:		R/W				
Size (in l	bits):	16				
Trusted	Type:	1				
Address	:	043B0h				
DWord	Bit	Description				
0	31:16	Reserved				
		Format: MBZ				
1	15:14	Goto field when request vector is 111				
		Determines the GOTO and priority register to be used next:				
		Value Name Description				
		00b Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]				
		01b Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]				
		10b Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]				
		11b Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]				
	13:12	Goto field when request vector is 110b.				
]	11:10 Goto field when request vector is 101b.					
1	9:8 Goto field when request vector is 100b.					
	7:6	Goto field when request vector is 011b.				
	5:4	Goto field when request vector is 010b.				
	3:2	Goto field when request vector is 001b.				
	1:0	Goto field when request vector is 000b.				



1.1.4.2 MIDARB_GOTOFIELD_HIT1_REGISTER – Goto Field in Programmable Arbitration for Hit1

MIDARB GOTOFIELD HIT1 - Goto Field in Programmable Arbitration for Hit1 MMIO: 0/2/0 Register Space: Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 16 Trusted Type: 1 Address: 043B4h DWord Bit Description 31:16 Reserved Format: MBZ 15:14 Goto field when request vector is 111 Determines the GOTO and priority register to be used next Value Name Description 00b Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0] 01b Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3] 10b Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6] 11b Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9] 13:12 Goto field when request vector is 110b. 11:10 Goto field when request vector is 101b. Goto field when request vector is 100b. 9:8 Goto field when request vector is 011b. 7:6 Goto field when request vector is 010b. 5:4 Goto field when request vector is 001b. 3:2 Goto field when request vector is 000b. 1:0



1.1.4.3 MIDARB_GOTOFIELD_HIT2_REGISTER – Goto Field in Programmable Arbitration for Hit2

	_GOTOFIELD_HIT2 - Goto Field in Programmable Arbitration for Hit2							
Register Space	e: MMIO: 0/2/0							
Source:	RenderCS							
Default Value:	0x0000000							
Access:	R/W							
Size (in bits):	16							
Trusted Type:	1							
Address:	043B8h							
DWord Bit	Description							
0 31:16	Reserved							
	Format: MBZ							
15:14	Goto field when request vector is 111. Determines the GOTO and priority register to be used next							
	Value Name Description							
	00b Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0]							
	01b Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3]							
	10b Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6]							
	11b Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[11:9]							
13:12	Goto field when request vector is 110b.							
11:10	Goto field when request vector is 101b.							
9:8	Goto field when request vector is 100b.							
7:6	Goto field when request vector is 011b.							
5:4	Goto field when request vector is 010b.							
3:2	Goto field when request vector is 001b.							
1:0	Goto field when request vector is 000b.							



1.1.4.4 MIDARB_GOTOFIELD_HIT3_REGISTER – Goto Field in Programmable Arbitration for Hit3

MIDARE	GOTOFIELD_HIT3 - Goto Field in Programmable Arbitration for Hit3					
Register Space	ce: MMIO: 0/2/0					
Source: Default Value	RenderCS 0x00000000					
Access: Size (in bits):	R/W 16					
Trusted Type Address:	1 043BCh					
DWord Bit 0 31:16	Description Reserved Format:					
15:14	Goto field when request vector is 111. Determines the GOTO and priority register to be used next. Field for arbitration on next clock cycle for request entries of 111 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9] Value Name Description 00b Use MIDARB_GOTOFIELD_HIT0 and MIDARB_PRIO_HIT_REGISTER[2:0] 01b Use MIDARB_GOTOFIELD_HIT1 and MIDARB_PRIO_HIT_REGISTER[5:3] 10b Use MIDARB_GOTOFIELD_HIT2 and MIDARB_PRIO_HIT_REGISTER[8:6] 11b Use MIDARB_GOTOFIELD_HIT3 and MIDARB_PRIO_HIT_REGISTER[8:6]					
13:12	Goto field when request vector is 110. Field for arbitration on next clock cycle for request entries of 110 corresponding to arbitration action field entry of MIDARB PRIO HIT REGISTER[11:9]					
11:10	Goto field when request vector is 101. Field for arbitration on next clock cycle for request entries of 101 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					
9:8	Goto field when request vector is 100. Field for arbitration on next clock cycle for request entries of 100 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					
7:6	Goto field when request vector is 011. Field for arbitration on next clock cycle for request entries of 011 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					
5:4	Goto field when request vector is 010. Field for arbitration on next clock cycle for request entries of 010 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					
3:2	Goto field when request vector is 001. Field for arbitration on next clock cycle for request entries of 001 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					
1:0	Goto field when request vector is 000. Field for arbitration on next clock cycle for request entries of 000 corresponding to arbitration action field entry of MIDARB_PRIO_HIT_REGISTER[11:9]					



MIDARB_GOTOFIELD_NP0_REGISTER – Goto Field in Programmable Arbitration for Hit-NP0 1.1.4.5

MIDA	RB_	_GOTC	DFI	ELD_NP0 - Goto Field in Programmable Arbitration for Hit-NP0					
Register	Space	:		MMIO: 0/2/0					
Source:				RenderCS					
Default \	/alue:			0x0000000					
Access:				R/W					
Size (in l	oits):			32					
Trusted	Туре:			1					
Address	:			043C0h					
DWord	Bit			Description					
0	31:30	Goto field	d wh	en request vector is 1111.					
		Determine	es the	e GOTO and priority register to be used next.					
			ime						
		000 01b		JSE MIDARB_GOTOFIELD_NPU and MIDARB_PRIO_NP_REGISTER[4:0]					
		10b		Ise MIDARE_GOTOFIELD_INF1 and MIDARE_PRIO_INF_REGISTER[9:5]					
		100 11b		Ise MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[14:10]					
1 	29:28	Goto field	d wh	en request vector is 1110b.					
r.	27:26	Goto field	d wh	en request vector is 1101b.					
	25:24	Goto field	d wh	en request vector is 1100b.					
	23:22	Goto field	d wh	en request vector is 1011b.					
1	21:20	Goto field	d wh	en request vector is 1010b.					
	19:18	Goto field	d wh	en request vector is 1001b.					
	17:16	Goto field	d wh	en request vector is 1000b.					
	15:14	Goto field	Soto field when request vector is 0111b.						
1	13:12	Goto field	d wh	en request vector is 0110b.					
	11:10	Goto field	Goto field when request vector is 0101b.						
1	9:8	Goto field	d wh	en request vector is 0100b.					
1	7:6	Goto field	Goto field when request vector is 0011b.						
1	5:4	Goto field	d wh	en request vector is 0010b.					
	3:2	Goto field	d wh	en request vector is 0001b.					
	1:0	Goto field	Soto field when request vector is 0000b.						



1.1.4.6 MIDARB_GOTOFIELD_NP1_REGISTER – Goto Field in Programmable Arbitration for Hit-NP1

MIDARB GOTOFIELD NP1 - Goto Field in Programmable Arbitration for Hit-NP1 Register Space: MMIO: 0/2/0 Source: RenderCS Default Value: 0x00000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 043C4h DWord Bit Description 31:30 Goto field when request vector is 1111. Determines the GOTO and priority register to be used next. Value Name Description 00b Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0] Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5] 01b Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10] 10b Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15] 11b 29:28 Goto field when request vector is 1110b. 27:26 Goto field when request vector is 1101b. 25:24 Goto field when request vector is 1100b. 23:22 Goto field when request vector is 1011b. 21:20 Goto field when request vector is 1010b. 19:18 Goto field when request vector is 1001b. 17:16 Goto field when request vector is 1000b. 15:14 Goto field when request vector is 0111b. 13:12 Goto field when request vector is 0110b. 11:10 Goto field when request vector is 0101b. Goto field when request vector is 0100b. 9:8 7:6 Goto field when request vector is 0011b. Goto field when request vector is 0010b. 5:4 3:2 Goto field when request vector is 0001b. Goto field when request vector is 0000b. 1:0



1.1.4.7 MIDARB_GOTOFIELD_NP2_REGISTER – Goto Field in Programmable Arbitration for Hit-NP2

MIDARB GOTOFIELD NP2 - Goto Field in Programmable Arbitration for Hit-NP2 Register Space: MMIO: 0/2/0 Source: RenderCS Default Value: 0x0000000 Access: R/W Size (in bits): 32 Trusted Type: 1 Address: 043C8h DWord Bit Description 31:30 Goto field when request vector is 1111. Determines the GOTO and priority register to be used next. Value Name Description 00b Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0] Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5] 01b Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10] 10b Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15] 11b 29:28 Goto field when request vector is 1110b. 27:26 Goto field when request vector is 1101b. 25:24 Goto field when request vector is 1100b. 23:22 Goto field when request vector is 1011b. 21:20 Goto field when request vector is 1010b. 19:18 Goto field when request vector is 1001b. 17:16 Goto field when request vector is 1000b. 15:14 Goto field when request vector is 0111b. 13:12 Goto field when request vector is 0110b. 11:10 Goto field when request vector is 0101b. Goto field when request vector is 0100b. 9:8 7:6 Goto field when request vector is 0011b. Goto field when request vector is 0010b. 5:4 3:2 Goto field when request vector is 0001b. Goto field when request vector is 0000b. 1:0



1.1.4.8 MIDARB_GOTOFIELD_NP3_REGISTER – Goto Field in Programmable Arbitration for Hit-NP3

MIDA		_GOTOFIELD_NP3 - Goto Field in Programmable Arbitration for Hit-NP3						
Register	Space	: MMIO: 0/2/0						
Source:		RenderCS						
Default \	/alue:	0x0000000						
Access:		R/W						
Size (in I	oits):	32						
Trusted ⁻	Туре:	1						
Address	:	043CCh						
DWord	Bit	Description						
0	31:30	Goto field when request vector is 1111.						
		Value Name Description						
		00b Use MIDARB_GOTOFIELD_NP0 and MIDARB_PRIO_NP_REGISTER[4:0]						
		01b Use MIDARB_GOTOFIELD_NP1 and MIDARB_PRIO_NP_REGISTER[9:5]						
		10b Use MIDARB_GOTOFIELD_NP2 and MIDARB_PRIO_NP_REGISTER[14:10]						
		11b Use MIDARB_GOTOFIELD_NP3 and MIDARB_PRIO_NP_REGISTER[19:15]						
	29:28	Goto field when request vector is 1110b.						
1	27:26	Goto field when request vector is 1101b.						
]	25:24	Goto field when request vector is 1100b.						
]	23:22	Goto field when request vector is 1011b.						
]	21:20	Goto field when request vector is 1010b.						
]	19:18	Goto field when request vector is 1001b.						
]	17:16	Goto field when request vector is 1000b.						
]	15:14	Goto field when request vector is 0111b.						
]	13:12	Goto field when request vector is 0110b.						
]	11:10	Goto field when request vector is 0101b.						
1	9:8	Goto field when request vector is 0100b.						
	7:6	Goto field when request vector is 0011b.						
	5:4	Goto field when request vector is 0010b.						
	3:2	Goto field when request vector is 0001b.						
	1:0	Goto field when request vector is 0000b.						



1.1.4.9 ARB_GAC_GAM_REQCNTS0 – GAC_GAM Arbitration Counters Register 0

AR	B_G/	AC_GAM_REQCNTS0 - GAC_GAM Arbitration Counters Register 0				
Register S	pace:	MMIO: 0/2/0				
Project:		All				
Source:		RenderCS				
Default Va	lue:	0x0000000				
Access:		R/W				
Size (in bit	s):	32				
Trusted Ty	rpe:	1				
Address:		043A8h				
DWord	Bit	Description				
0	31:22	Reserved				
21:16		Number of GAC WR requests to be accumulated before applying the arbitration				
15:14		Reserved				
	13:8	Number of GAC R requests to be accumulated before applying the arbitration				
7:6 Reserved						
	5:0 Number of GAC RO requests to be accumulated before applying the arbitration					

1.1.4.10 ARB_GAC_GAM_REQCNTS1 – GAC_GAM Arbitration Counters Register 1

ARB	_GA	C_GAM_REQCNTS1 - GAC_GAM Arbitration Counters Register 1				
Register Spa	ace:	MMIO: 0/2/0				
Project:		All				
Source:		RenderCS				
Default Value	Default Value: 0x0000000					
Access:		R/W				
Size (in bits): 32						
Trusted Type	Trusted Type: 1					
Address:		043ACh				
DWord	Bit	Description				
0 31	1:22	Reserved				
21	1:16	Number of GAC WR requests to be accumulated before applying the arbitration				
15	5:14	Reserved				
13:8 Number of GAC R requests to be accumulated before applying the arbitration						
7:6	6	Reserved				
5:0	5:0 Number of GAC RO requests to be accumulated before applying the arbitration					

Г



1.1.4.11 ARB_RO_GAC_GAM0 – GAC_GAM RO Arbitration Register 0

ARE	RO_C	GAC_GAM0 - GAC_GAM RO Arbitration Register 0				
Register Space: MMIO: 0/2/0						
Project:		All				
Source:		RenderCS				
Default Value:		0x0000000				
Access:		R/W				
Size (in bits):		32				
Trusted Type:		1				
Address:		043D0h				
DWord	Bit	Description				
0	31:28	Reserved				
	27	Priority for entry 1				
1	26:24	Goto field for entry 1 when request vector is 11b				
	23:21	Goto field for entry 1 when request vector is 10b				
	20:18	Goto field for entry 1 when request vector is 01b				
	17:15	Goto field for entry 1 when request vector is 00b				
	14:13	Reserved				
	12	Priority for entry 01				
	11:9	Goto field for entry 01 when request vector is 11b				
	8:6	Goto field for entry 01 when request vector is 10b				
	5:3	Goto field for entry 01 when request vector is 01b				
	2:0	Goto field for entry 01 when request vector is 00b				

1.1.4.12 ARB_RO_GAC_GAM1 – GAC_GAM RO Arbitration Register 1

ARB	RO_G	AC_GAM1 - GAC_GAM RO Arbitration Register 1
Register Space	e:	MMIO: 0/2/0
Project:		All
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:	1	
Address:		043D4h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3



AF	RB_RO_	GAC_GAM1 - GAC_GAM RO Arbitration Register 1
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b

1.1.4.13 ARB_RO_GAC_GAM2 – GAC_GAM RO Arbitration Register 2

ARE	_RO_0	GAC_GAM2 - GAC_GAM RO Arbitration Register 2					
Register Spac	e:	MMIO: 0/2/0					
Project:		All					
Source:		RenderCS					
Default Value:		0x0000000					
Access:		R/W					
Size (in bits):		32					
Trusted Type:		1					
Address:		043D8h					
DWord	Bit	Description					
0	31:28	Reserved					
1	27	Priority for entry 5					
	26:24	Goto field for entry 5 when request vector is 11b					
	23:21	Goto field for entry 5 when request vector is 10b					
	20:18	Goto field for entry 5 when request vector is 01b Goto field for entry 5 when request vector is 00b Reserved					
	17:15						
	14:13						
	12	Priority for entry 4					
Ϊ	11:9	Goto field for entry 4 when request vector is 11b					
Ï	8:6	Goto field for entry 4 when request vector is 10b					
	5:3	Goto field for entry 4 when request vector is 01b					
<u></u>	2:0	Goto field for entry 4 when request vector is 00b					



1.1.4.14	ARB_	RO_	_GAC_	GAM3 -	- GAC_	GAM RO	Arbitration	Register	3
----------	------	-----	-------	--------	--------	--------	--------------------	----------	---

ARB	RO_G	GAC_GAM3 - GAC_GAM RO Arbitration Register 3
Register Space: MMIO: 0/2/0		
Project:		All
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:		043DCh
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 7
	26:24	Goto field for entry 7 when request vector is 11b
	23:21	Goto field for entry 7 when request vector is 10b
	20:18	Goto field for entry 7 when request vector is 01b
	17:15	Goto field for entry 7 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 6
	11:9	Goto field for entry 6 when request vector is 11b
	8:6	Goto field for entry 6 when request vector is 10b
	5:3	Goto field for entry 6 when request vector is 01b
	2:0	Goto field for entry 6 when request vector is 00b

1.1.4.15 ARB_R_GAC_GAM0 – GAC_GAM R Arbitration Register 0

	B_R_O	GAC_GAM0 - GAC_GAM R Arbitration Register 0			
Register Spac	Register Space: MMIO: 0/2/0				
Project:		All			
Source:		RenderCS			
Default Value:		0x0000000			
Access:	Access: R/W				
Size (in bits):	Size (in bits): 32				
Trusted Type:		1			
Address:		043E0h			
DWord	Bit Description				
0	31:28	Reserved			
	27	Priority for entry 1			
	26:24	Goto field for entry 1 when request vector is 11b			



	ARB_R_GAC_GAM0 - GAC_GAM R Arbitration Register 0			
	23:21	Goto field for entry 1 when request vector is 10b		
1	20:18	Goto field for entry 1 when request vector is 01b		
	17:15	Goto field for entry 1 when request vector is 00b		
	14:13	Reserved		
	12	Priority for entry 0		
Ϊ	11:9	Goto field for entry 0 when request vector is 11b		
	8:6	Goto field for entry 0 when request vector is 10b		
	5:3	Goto field for entry 0 when request vector is 01b		
	2:0	Goto field for entry 0 when request vector is 00b		

1.1.4.16 ARB_R_GAC_GAM1 – GAC_GAM R Arbitration Register 1

AF	RB_R_	GAC_GAM1 - GAC_GAM R Arbitration Register 1
Register Space	e:	MMIO: 0/2/0
Project:		All
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:		043E4h
DWord	Bit	Description
0	31:28	Reserved
1	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b



AF	RB_R_C	GAC_GAM2 - GAC_GAM R Arbitration Register 2			
Register Space	e:	MMIO: 0/2/0			
Project:		All			
Source:		RenderCS			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Trusted Type:		1			
Address:		043E8h			
DWord	Bit	Description			
0	31:28	Reserved			
Ί	27	Priority for entry 5			
	26:24	Goto field for entry 5 when request vector is 11b			
	23:21	Goto field for entry 5 when request vector is 10b			
	20:18	Goto field for entry 5 when request vector is 01b			
	17:15	Goto field for entry 5 when request vector is 00b			
	14:13	Reserved			
	12	Priority for entry 4			
	11:9	Goto field for entry 4 when request vector is 11b			
	8:6	Goto field for entry 4 when request vector is 10b			
	5:3	Goto field for entry 4 when request vector is 01b			
	2:0	Goto field for entry 4 when request vector is 00b			

1.1.4.17 ARB_R_GAC_GAM2 – GAC_GAM R Arbitration Register 2

1.1.4.18 ARB_R_GAC_GAM3 – GAC_GAM R Arbitration Register 3

ARB_	R_GAC	_GAM3 - GAC_GAM R Arbitration Register 3		
Register Space: MMIO: 0/2/0				
Project:		All		
Source:		RenderCS		
Default Value:		0x0000000		
Access: R/W				
Size (in bits): 32				
Trusted Type:		1		
Address:		043ECh		
DWord E	Bit	Description		
0 31:28	B Rese	ved		
27	Priori	ty for entry 7		
26:24	4 Goto	field for entry 7 when request vector is 11b		



ARB_R_GAC_GAM3 - GAC_GAM R Arbitration Register 3			
	23:21	Goto field for entry 7 when request vector is 10b	
1	20:18	Goto field for entry 7 when request vector is 01b	
	17:15	Goto field for entry 7 when request vector is 00b	
1	14:13	Reserved	
1	12	Priority for entry 6	
1	11:9	Goto field for entry 6 when request vector is 11b	
1	8:6	Goto field for entry 6 when request vector is 10b	
	5:3	Goto field for entry 6 when request vector is 01b	
<u> </u>	2:0	Goto field for entry 6 when request vector is 00b	

1.1.4.19 ARB_WR_GAC_GAM0 – GAC_GAM WR Arbitration Register 0

	WR G	AC GAMO - GAC GAM WR Arbitration Register 0			
Register Space	e:	MIMIO: 0/2/0			
Project:		All			
Source:		RenderCS			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Trusted Type:		1			
Address:		043F0h			
DWord	Bit	Description			
0	31:28	Reserved			
1	27	Priority for entry 1			
1	26:24	Goto field for entry 1 when request vector is 11b			
	23:21	Goto field for entry 1 when request vector is 10b			
	20:18	Goto field for entry 1 when request vector is 01b			
	17:15	Goto field for entry 1 when request vector is 00b			
	14:13	Reserved			
	12	Priority for entry 0			
	11:9	Goto field for entry 0 when request vector is 11b			
	8:6	Goto field for entry 0 when request vector is 10b			
	5:3	Goto field for entry 0 when request vector is 01b			
	2:0	Goto field for entry 0 when request vector is 00b			



1.1.4.20	ARB_WR	_GAC_GAM [^]	1 – GAC_	GAM WR	Arbitration	Register	1
----------	--------	-----------------------	----------	--------	--------------------	----------	---

ARB	_WR_G	AC_GAM1 - GAC_GAM WR Arbitration Register 1
Register Space: MMIO: 0/2/0		
Project:		All
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:		043F4h
DWord	Bit	Description
0	31:28	Reserved
	27	Priority for entry 3
	26:24	Goto field for entry 3 when request vector is 11b
	23:21	Goto field for entry 3 when request vector is 10b
	20:18	Goto field for entry 3 when request vector is 01b
	17:15	Goto field for entry 3 when request vector is 00b
	14:13	Reserved
	12	Priority for entry 2
	11:9	Goto field for entry 2 when request vector is 11b
	8:6	Goto field for entry 2 when request vector is 10b
	5:3	Goto field for entry 2 when request vector is 01b
	2:0	Goto field for entry 2 when request vector is 00b

1.1.4.21 ARB_WR_GAC_GAM2 – GAC_GAM WR Arbitration Register 2

ARB	_WR_G	AC_GAM2 - GAC_GAM WR Arbitration Register 2		
Register Space	e:	MMIO: 0/2/0		
Project:		All		
Source:		RenderCS		
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):	Size (in bits): 32			
Trusted Type:	Trusted Type: 1			
Address:		043F8h		
DWord	Bit	Description		
0	31:28	Reserved		
	27	Priority for entry 5		
	26:24	Goto field for entry 5 when request vector is 11b		



ARB_WR_GAC_GAM2 - GAC_GAM WR Arbitration Register 2			
	23:21	Goto field for entry 5 when request vector is 10b	
	20:18	Goto field for entry 5 when request vector is 01b	
	17:15	Goto field for entry 5 when request vector is 00b	
1	14:13	Reserved	
1	12	Priority for entry 4	
<u> </u>	11:9	Goto field for entry 4 when request vector is 11b	
<u>.</u>	8:6	Goto field for entry 4 when request vector is 10b	
Ϊ	5:3	Goto field for entry 4 when request vector is 01b	
<u> </u>	2:0	Goto field for entry 4 when request vector is 00b	

1.1.4.22 ARB_WR_GAC_GAM3 – GAC_GAM WR Arbitration Register 3

ARB	_WR_G	AC_GAM3 - GAC_GAM WR Arbitration Register 3			
Register Space	Register Space: MMIO: 0/2/0				
Project:		All			
Source:		RenderCS			
Default Value:		0x0000000			
Access:		R/W			
Size (in bits):		32			
Trusted Type:		1			
Address:		043FCh			
DWord	Bit	Description			
0	31:28	Reserved			
]	27	Priority for entry 7			
1	26:24	Goto field for entry 7 when request vector is 11b			
	23:21	Goto field for entry 7 when request vector is 10b			
	20:18	Goto field for entry 7 when request vector is 01b			
	17:15	Goto field for entry 7 when request vector is 00b			
	14:13	Reserved			
	12	Priority for entry 6			
	11:9	Goto field for entry 6 when request vector is 11b			
	8:6	Goto field for entry 6 when request vector is 10b			
	5:3	Goto field for entry 6 when request vector is 01b			
	2:0	Goto field for entry 6 when request vector is 00b			



1.1.5 Virtual Memory Control

1.1.5.1 HWS_PGA — Hardware Status Page Address Register

Programming Note: If this register is written, a workload must subsequently be dispatched to the render command streamer.

	HWS_PGA - Hardware Status Page Address Register						
Register S	Space: MMIO: 0/2/0						
Source:	RenderCS						
Default Va	alue: 0x0000000						
Accoss:							
Access.							
	(5). 32						
Irusted Iy	ype: 1						
Address:	04080h						
This regist report har	ter is used to program the 4 KB-aligned System Memory address of the Hardware Status Pa dware status into (typically cacheable) System Memory.	ige use	ed to				
	Programming Notes		Project				
If this regis	ster is written, a workload must subsequently be dispatched to the Render command streame	er.					
DWord Bi	it Description						
0 31:′	12Address						
	Format: [GraphicsAddress[31:12]	6 41-	- 4 1/1				
	I his field is used by SW to specify Bits 31:12 of the 4 KB-aligned System Memory addres	s of th	e 4 KB				
	virtual address to physical address						
	Programming Notes						
	If the Per-Process Virtual Address Space and Exec List Enable bit is set. HW requires that the status						
	page is programmed to allow for the context switch status to be reported.						
11:0	0 Reserved						
	Format: MBZ						

The following table defines the layout of the Hardware Status Page:

Hardware Status Page Layout						
PonderCS						
0x00000000, 0x00000000, 0x00000000, 0x00000000						
0x00000000, 0x00000000, 0x00000000, 0x00000000						
0x0000000, 0x00000000						
0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x00000000						



Hardware Status Page Layout

0x00000000. 0x00	000000. 0)x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x0000000 0x00)x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
	000000,0						
	000000,0 000000 0		0x000000000,	0x000000000,	0x000000000,	0x000000000,	
	000000, 0	×000000000,	0x00000000,	0x00000000,	0x00000000,	0x000000000,	
)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x00000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x00000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0	x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x00000000,	0x0000000,	0x0000000,	0x00000000,	
0x00000000, 0x00	000000. 0)x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x00000000. 0x00	000000.0)x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x00000000 0x00	000000 0	x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
	000000000000000000000000000000000000000	x0000000000	0x000000000	0x00000000	0x000000000	0x000000000	
	000000,0	x000000000,					
	000000,0 000000 0	×000000000,	0x000000000,			0x000000000,	
	000000,0 000000 0	×0000000000,	0x000000000,	0x000000000,	0x000000000,	0x000000000,	
	000000, 0	×0000000000,	0x000000000,	0x00000000,	0x000000000,	0x000000000,	
	000000, 0	x000000000,	0x00000000,	0x00000000,	0x00000000,	0x000000000,	
	000000, 0	x000000000,	0x00000000,	0x00000000,	0x00000000,	0x000000000,	
)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
)XUUUUUUUU,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
)XUUUUUUUU,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00	000000, 0)X00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x00000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x00000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x00000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00	000000, 0)x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x00000000, 0x00	000000. 0)x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x00000000. 0x00	000000.0)x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x00000000 0x00	000000.0)x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
0x00000000 0x00)x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
		x000000000	0x00000000	0x00000000	0x00000000	0x000000000	
		x000000000,		0x000000000,		0x0000000000	
	000000, 0	$x_0000000000,$				$0 \times 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	
	000000, 0	x000000000,				0x0000000000,	
		x000000000,	0x00000000,	0x00000000,	0x000000000,	0x000000000,	
0x00000000.0x00	000000.0		0,0000000000.	0,0000000000000000000000000000000000000	0.0000000000000000000000000000000000000	0x000000000.	



Hardware Status Page Layout

0x0000000 0x0000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
	0x00000000	0x00000000	0x00000000	0x00000000	0x000000000	
					0x000000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00000000	0x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x0000000, 0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000	
					0x000000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x000000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x000000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x0000000, 0x00000000	0x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	
0x0000000, 0x0000000	0x00000000	0x00000000	0x00000000	0x00000000.	0x00000000	
	0x00000000	0x00000000	0x00000000	0x00000000	0x000000000	
					0x000000000,	
			0x00000000,	0x00000000,	0x000000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x00000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x0000000, 0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	0x0000000,	
0x00000000. 0x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	0x00000000.	



Hardware Status Pa	de Lavout
--------------------	-----------

0x00000000, 0x00000000, 0x00000000, 0x00000000
0x00000000, 0x00000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000, 0x0000000,
DWord Bit Description
31:0 Interrupt Status Register Storage
Project: All
The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state.
13 31:0 Reserved
Project: All
Must not be used.
4 31:0 Ring Head Pointer Storage
Project: All
The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).
515 31:0 Reserved
Project: All



	Hardware Status Page Layout						
		Must not be used.					
1627	31:0	Context Status DWords					
		Project:	All				
2830	31:0	Reserved					
		Project:	All				
		Must not be used.					
31	31:0	Last Written Status Offset					
		Project:	All				
321023	31:0	General Purpose					
		Project:	All				
		These locations can be used for general purpose via the MI_STORE_DAT/ MI_STORE_DATA_IMM instructions.	A_INDEX or				

1.1.5.2 **PP_DCLV – PPGTT** Directory Cacheline Valid Register

		PP_DCLV - PPGTT Directory Cacheline Valid Register						
I	Register	Space	:: MMIO: 0/2/0					
	Source: RenderCS							
	Default Value: 0x0000000, 0x0000000							
	Size (in	bits):	64					
	Address	:	02220h					
I			Description	Project				
	Access:	R/W						
	This reg set will t (prior to context The cor read thi This reg by a pro no fetch	gister co trigger restori whose ntext im s regist gister co ocess th n of the	controls update of the on-chip PPGTT Directory Cache during a context restore. Bits that are the load of the corresponding 16 directory entry group. This register is restored with context ing the on-chip directory cache itself). This register is also restored when switching to a LRCA matches the current CCID if the Force PD Restore bit is set in the context descriptor. The age of this register must be updated and maintained by SW; SW should not normally need to the an also effectively be used to limit the size of a process's virtual address space. Any access that requires a PD entry in a set that is not enabled in this register will cause a fatal error, and PD entry will be attempted.	Project				
		octory	Programming Notes r Pase Register is a Clobal Context Register (newer context) and not maintained per context in	roject				
	ing buffe	ectory er mod	e of submission. One should explicitly load PP_DCLV followed by PP_DIR_BASE register					
ł	hrough I	Load R	egister Immediate commands in Ring Buffer before submitting a context. One should					
	orogram	these	registers after ensuring the pipe is completely flushed with TLB's invalidated.					
	DWord	Bit	Description					
()	63:32	Reserved					
I			Project: All					

l,

.



	PP_DCLV - PPGTT Directory Cacheline Valid Register						
		Format:	MBZ				
31:0 PPGTT Directory Cache Restore [132] 16 entries							
		Project:	All				
		Format:	BitMask[Enable]				
		If set, the [1st32nd] 16 entries context restore. If clear, these e attempted.	of the directory cache are considered valid and will be brought in on ntries are considered invalid and fetch of these entries will not be				

1.1.6 GFX TLB In Use Virtual Address Registers

1.1.6.1 MTTLB_VA — MT Virtual Page Address Registers

	MTTLB_\	/A - MT Virt	ual Page	Address R	egisters	
Register Space:				MMIO: 0/2/0		
Source:				RenderCS		
Default Value:				0x00000000		
Access:				RO		
Size (in bits):				32		
Trusted Type:				1		
Address:		04800h-	-048FCh			
DWord	Bit			Description		
0	31:12	Address				
		Format:	GraphicsAd	dress[31:12]		
		Page virtual addre	ess.			
	11:0	Reserved				
		Format:			MBZ	



MTTLB_VLD0 - Valid Bit Vector 0 for MTTLB						
Register Space:		MMIO: 0/2/0				
Source:		RenderCS				
Default Value:		0×0000000				
Access:		RO				
Size (in bits):		32				
Trusted Type:		1				
Address: 04780h-04783h						
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLB).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				

1.1.6.2 MTTLB_VLD — Valid Bit Vector 0 for MTTLB

1.1.6.3 MTTLB_VLD — Valid Bit Vector 1 for MTTLB

MTTLB_VLD1 - Valid Bit Vector 1 for MTTLB						
Register Space:		MMIO: 0/2/0				
Source:		RenderCS				
Default Value:		0x0000000				
Access:		RO				
Size (in bits):		32				
Trusted Type:		1				
Address: 04784h-04787h						
This register contains the valid bits for entries 0-31 of MTTLB (Texture and constant cache TLBVertex Fetch,						
Instruction Cache, and Command Streamer TLB).						
DWord	Bit	Description				
0	31:0	Valid bits per entry				



1.1.6.4 VICTLB_VA — VIC Virtual page Address Registers

VICTLB_VA - VIC Virtual page Address Registers				
Register Space:		MMIO: 0/2/0		
Source:		RenderCS		
Default Value:		0x0000000		
Access:		RO		
Size (in bits):		32		
Trusted Type:		1		
Address: 04900h-049FCh				
These registers are directly mapped to the current Virtual Addresses in the VICTLB (Vertex Fetch, Instruction Cache, and Command Streamer TLB.)				
DWord	Bit	Description		
0	31:12	Address		
		Format: GraphicsAddress[31:12]		
		Page virtual address.		
	11:0	Reserved		
		Format: MBZ		

1.1.6.5 VICTLB_VLD — Valid Bit Vector 0 for MTVICTLB

VICTLB_VLD0 - Valid Bit Vector 0 for MTVICTLB					
Register Space:		MMIO: 0/2/0			
Courses		DenderCS			
Source:		RenderCS			
Default Value:		0x0000000			
Access:		RO			
Size (in bits):		32			
Trusted Type:		1			
Address:		04788h-0478Bh			
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command					
Streamer TLB).					
DWord	Bit	Description			
0	31:0	Valid bits per entry			


1.1.6.6 VICTLB_VLD — Valid Bit Vector 1 for MTVICTLB

MTVICTLB_VLD1 - Valid Bit Vector 1 for MTVICTLB				
Register Space:		MMIO: 0/2/0		
		5		
Source:		RenderCS		
Default Value:	Default Value: 0x0000000			
Access: RO				
Size (in bits):): 32			
Trusted Type: 1				
Address:	Address: 0478Ch-0478Fh			
This register contains the valid bits for entries 0-31 of VICTLB (Vertex Fetch, Instruction Cache, and Command				
Streamer TLB).				
DWord	Bit	Description		
0	31:0	Valid bits per entry		

1.1.6.7 RCCTLB_VA — Virtual page Address Registers

R		/A - RCC Vir	tual page Address	Registers
Register Space:			MMIO: 0/2/0	
Source:			RenderCS	
Default Value:			0x00000000	
Access:			RO	
Size (in bits):			32	
Trusted Type:			1	
Address:		04A00h-04	4AFCh	
These registers are	e directly mapp	ed to the current Virt	ual Addresses in the RCCTLE	3 (Render Cache for Color TLB).
DWord	Bit		Description	
0	31:12	Address		
		Project:	All	
		Format:	GraphicsAddress[31:12]	
		Page virtual addres	S.	
	11:0	Reserved		
		Format:		MBZ



RCCT	LB_VLD0	- Valid Bit Vector 0 for RCCTLB	
Register Space:		MMIO: 0/2/0	
Source:		RenderCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:		04790h-04793h	
This register contains the valid bits for entries 0-31 of RCCTLB (Render Cache for Color TLB).			
DWord	Bit	Description	
0	31:0	Valid bits per entry	

1.1.6.8 RCCTLB_VLD — Valid Bit Vector 0 for RCCTLB

1.1.6.9 RCZTLB_VA — RCZ Virtual Page Address Registers

R	CZTLB_	VA - RCZ Virt	tual Page Address Registers
Register Space:			MMIO: 0/2/0
Source:			RenderCS
Default Value:			0x0000000
Access:			RO
Size (in bits):			32
Trusted Type:			1
Address:	04B00h-04BFCh		
These registers are Z, and Stencil TLB	e directly map	ped to the current Virt	tual Addresses in the RCZTLB (Render Cache for Z (Depth), Hi
DWord	Bit		Description
0	31:12	Address	
		Format:	GraphicsAddress[31:12]
		Page virtual address	s.
	11:0	Reserved	
	L	Format:	MBZ

Г

П



RCZTLB_VLD0 - Valid Bit Vector 0 for RCZTLB			
Register Space:		MMIO: 0/2/0	
Source:		RenderCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:	(04798h-0479Bh	
This register contains the va	lid bits for entries	0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).	
DWord	Bit	Description	
0	31:0	Valid bits per entry	

1.1.6.10 RCZTLB_VLD0 — Valid Bit Vector 0 for RCZTLB

1.1.6.11 RCZTLB_VLD1 — Valid Bit Vector 1 for RCZTLB

RCZI	LB_VLD1	- Valid Bit Vector 1 for RCZTLB	
Register Space:		MMIO: 0/2/0	
Source:		RenderCS	
Default Value:		0x0000000	
Access:		RO	
Size (in bits):		32	
Trusted Type:		1	
Address:	(0479Ch-0479Fh	
This register contains the valid bits for entries 0-31 of RCZTLB (Render Cache for Z (Depth), Hi Z, and Stencil TLB).			
DWord	Bit	Description	
0	31:0	Valid bits per entry	

1.1.7 GFX Pending TLB Cycles Information Registers

The following registers contain information about cycles that did not complete their TLB translation.

Information is organized as 64 entries, where each entry has a valid and ready bit, collapsed into separate registers.



TLBPEND_V	LD0 - Valio	d Bit Vector 0 for TLBPEND registers
Register Space:		MMIO: 0/2/0
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:	04	4700h-04703h
This register contains the valid	d bits for entries 0	0-31 of TLBPEND structure (Cycles pending TLB translation).
DWord	Bit	Description
0	31:0	Valid bits per entry

1.1.7.1 TLBPEND_VLD0 - Valid Bit Vector 0 for TLBPEND Registers

1.1.7.2 TLBPEND_VLD1 - Valid Bit Vector 1 for TLBPEND Registers

TLBPEND_V	LD1 - Valio	d Bit Vector 1 for TLBPEND registers
Register Space:		MMIO: 0/2/0
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:	04	4704h-04707h
This register contains the vali	d bits for entries 3	2-63 of TLBPEND structure (Cycles pending TLB translation).
DWord	Bit	Description
0	31:0	Valid bits per entry



1.1.7.3 TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND Registers

TLBPEND_RDY0 - Ready Bit Vector 0 for TLBPEND registers				
Register Space:		MMIO: 0/2/0		
Source:		RenderCS		
Default Value:		0x0000000		
Access:		R/W		
Size (in bits):		32		
Trusted Type:		1		
Address:	(04708h-0470Bh		
This register contains the rea	ady bits for entrie	s 0-31 of TLBPEND structure (Cycles pending TLB translation).		
DWord	Bit	Description		
0	31:0	Ready bits per entry		

1.1.7.4 TLBPEND_RDY1 - Ready Bit Vector 1 for TLBPEND Registers

TLBPEND_R	DY1 - Rea	dy Bit Vector 1 for TLBPEND registers
Register Space:		MMIO: 0/2/0
Source:		RenderCS
Default Value:		0x0000000
Access:		R/W
Size (in bits):		32
Trusted Type:		1
Address:	C)470Ch-0470Fh
This register contains the rea	ady bits for entrie	s 32-63 of TLBPEND structure (Cycles pending TLB translation).
DWord	Bit	Description
0	31:0	Ready bits per entry

П



1.1.7.5 **TLBPEND_SEC0** — Section 0 of **TLBPEND** Entry

		TLBPEND_SEC0 - Section 0 of TLBPEND Entry				
Registe	er Spa	ace: MMIO: 0/2/0				
Source	: :	RenderCS				
Defaul	t Valu	e: 0x0000000				
Access	s:	R/W				
Size (ir	n bits)	32				
Trusted Type:		e: 1				
Address: 04400h-044FCh						
This reg	gister	is directly mapped to the TLBPEND Array in the Graphic Arbiter.				
DWord	Bit	Description				
0	31	vtstatus				
		This bit will be used in conjunction with the ready bit to determine the stage of the translation. See table				
	30:28GTT bits					
l		Bits 3:1 of the GTT entry used to translate the Virtual Address. 000 if translation is pending.				
	27:0	Current address				
		The value of this field depends on the stage of the TLB translation for this entry: VA – bits 27:20 = 00,				
		bits 19:0 = Bits 31:12 of the Virtual Address of the cycle.				

VTDMODE	Valid	Ready	Vtstatus	Meaning
DC	0	DC	DC	Entry is invalid
0	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
0	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous miss.
0	1	1	0	Not possible
0	1	1	1	TLB translation complete. Entry ready
1	1	0	0	Entry was a TLB miss. Waiting for TLB translation.
1	1	0	1	Entry was a Hit not present. Waiting for TLB translation from a previous miss.
1	1	1	0	GPA translation complete. Entry ready for VTD translation.
1	1	1	1	TLB translation complete. Entry ready



	TLBPEND_S	EC1 - Section 1 of TLBPEND Entry		
Register Sp	pace:	MMIO: 0/2/0		
Source:		RenderCS		
Default Val	ue:	0x0000000		
Access:		R/W		
Size (in bits	3):	32		
Trusted Typ	pe:	1		
Address:		04500h-045FCh		
This registe TLBRender	r is directly mapped to the co Cache for Z (Depth), Hi Z, a	urrent Virtual Addresses in the MTTLB (Texture and constant cache and Stencil TLB).		
DWord Bit	t	Description		
0 31:2	28 Current address	ions of the surels		
27.2	Cacheability Control Bits			
	Bits 3:1 of the GTT entry	used to translate the Virtual Address. 000 if translation is pending.		
	3			
	2 Graphics Data Type (GFDT). This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.			
	1:0 Cacheability Control. This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC).			
	00: use cacheability contr	rol bits from GTT entry		
	01: data is not cached in	LLC or MLC		
	10: data is cached in LLC	but not MLC		
	11: data is cached in both	LLC and MLC		
23	ZLR bit Flag to indicate this is a ze	ero length read, a read used to calculate a physical address for a write.		
22:4	22:4 TAG Cycle identification TAG.			
3:0	3:0 SRC ID			
	Encoding of unit generating this cycle .			
	Value			
	00000			
	0010b			
	0011b	MT_SRCID		
	0100b	RCC_SRCID		
	0101b	HZARB SRCID		
	0110b	RCZ_SRCID		

1.1.7.6 **TLBPEND_SEC1** — Section 1 of **TLBPEND** entry



TLBPEND_SEC1 - Section 1 of TLBPEND Entry				
01	11b	CTC_SRCID		
10	000b	CS_WR_SRCID		
10	001b	MBC_SRCID		
10)10b	Reserved		
10)11b	CS_RD_PWRCTX		
11	00b	RC_R4WRCMP		
11	01b	RESRVD2_SRCID		
11	10b	RESRVD1_SRCID		
11	11b	RESRVD0_SRCID		

1.1.7.7 TLBPEND_SEC2 — Section 2 of TLBPEND entry

	TLBPEND_SEC2 - Section 2 of TLBPEND Entry				
Register Sp	ace:	MMIO: 0/2/0			
Source:		RenderCS			
Default Valu	ie:	0x0000000			
Access:		R/W			
Size (in bits)):	32			
Trusted Typ	e:	1			
Address: 04600h-046FCh					
This register	is directly	mapped to the current Virtual Addresses in the MTTLB (Texture and constant cache TLB).			
DWord	Bit	Description			
0	31:14	Reserved			
	13	Big Page Attribute			
		This entry is using a 32K page.			
	12:8 Current Address				
	Format: GraphicsAddress[14:10]				
	Bits 14:10 of the Virtual Address of the cycle.				
	7:0 PAT Entry Location of Physical Address in Physical Address Table.				



1.1.8 Configuration Registers for Graphic Arbiter

1.1.8.1 ZSHR — Depth/Early Depth TLB Partitioning Register

ZSHR - Depth/Early Depth TLB Partitioning Register					
Register Space:	Register Space: MMIO: 0/2/0				
_					
Source:		RenderCS			
Default Value:		0x0000020			
Access:		R/W			
Size (in bits):		32			
Trusted Type:		1			
Address:		04050h			
This register is us	sed to	b determine the number of TLB entries from the total of 64 available to be used by the Depth			
partition of the TL	LB. Tł	he rest of the entries are used for the Early Depth/Stencil TLB.			
DWord B	Bit	Description			
0 31:6	6 <mark>-</mark>	Reserved			
	F	Format: MBZ			
5:0	1	Number of TLB Entries Out of 64 used for Depth TLB			
	[Default Value: 32			
	The rest are be used for Early Depth/Stencil TLB. Default value is 32.				

1.1.8.2 Color/Depth Write FIFO Watermarks

CZWMRK - Color/Depth Write FIFO Watermarks					
Register Space: MMIO: 0/2/0					
Source:	RenderCS				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Trusted Type:	1				
Address:	04060h				
This register is directly mapped to the current Vi	irtual Addresses in the MTTLB (Texture and constant cache TLB).				
DWord Bit	Description				
0 31:24 Reserved					
Format:	MBZ				
23:18 Color Wr Burst Size					
This is the maximum size of the re the High Watermark again.	This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.				
17:16 Reserved					
Format:	Format: MBZ				



П

	CZWMRK - Color/Depth Write FIFO Watermarks			
	15:12	Color Wr FIFO High Watermark This is the number of accumulated Color writes that will trigger a Burst of Z Writes.		
	11:6	Z Wr Burst Size This is the maximum size of the requests burst, from the last High Watermark trip, before reevaluating the High Watermark again.		
5:4 Reserved		Reserved		
		Format: MBZ		
	3:0	Z Wr FIFO High Watermark This is the number of accumulated Depth writes that will trigger a Burst of Z Writes.		

1.1.8.3 PP_PFD[0:31] – PPGTT Page Fault Data Registers

П

	PP_PFD[0:31] - PPGTT Page Fault Data Registers				
Register Space: MMIO: 0/2/0					
Source:	(RenderCS			
	value:	0x0000000			
Access:	· •. · ·	RO			
Size (in t	bits):	32			
Address:		04580h			
The GT 4580h-4 45FCh-4	The GTT Page Fault Log entries can be read from these registers. 4580h-4583h: Fault Entry 0 45FCh-45FFh: Fault Entry 31				
	Bit 1.12 Fault F	Description			
0 3	Format: GraphicsAddress[31:12] This RO field contains the faulting page address for this Fault Log entry. This field will contain a valid fault address only if the bit in the GTT Page Fault Indication Register corresponding with the address offset of this entry is set.				
1	1:0 Reserv	ed			
	Format	MBZ			



1.1.9 Context Save Registers

1.1.9.1 SVG_CTX — SVG Context Save Register

SVG_CTX - SVG Context Save Register					
Registe	Register Space: MMIO: 0/2/0				
Source	<u>.</u>		RenderCS		
Defaul	t Valu	e:	0x0000000		
Access	S:		WO		
Size (ir	n bits)	:	32		
Addres	ss:		06FFCh		
This reg	gister	is used to send messages to e	enable context saving. This register may not be written from CPU.		
DWord	Bit		Description		
0	31:16	31:16 <mark>Masks</mark>			
		Format:	Mask[15:0]		
		A 1 in a bit in this field allows	the modification of the corresponding bit in Bits 15:0		
ĺ	15:1	Reserved			
	Format: MBZ				
	0 Context Save Start				
		Default Value:	Oh		
		Format:	Enable		
When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save					
complete the bit will be cleared.					

1.1.9.2 SVL_CTX— SVL Context Save Register

SVL_CTX - SVL Context Save Register				
Register Space:	MMIO: 0/2/0			
Source:	RenderCS			
Default Value:	0x0000000			
Access:	RO			
Size (in bits):	32			
Address:	07FFCh			
This register is used to send messages to	enable context saving. This register may not be written from CPU.			
DWord Bit	Description			
0 31:16 <mark>Masks</mark>				
Format:	Mask[15:0]			
A 1 in a bit in this field allows	the modification of the corresponding bit in Bits 15:0			
15:1 Reserved				



SVL_CTX - SVL Context Save Register				
		Format:	MBZ	
ĺ	0	Context Save Start		
		Default Value:	0h	
		Format:	Enable	
		When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save is complete the bit will be cleared.		

1.1.9.3 WM_CTX— WM Context Save Register

	WM_CTX - WM Context Save Register				
Register	Register Space: MMIO: 0/2/0				
Source:			RenderCS		
Default V	Value	e:	0x0000000		
Access:			RO		
Size (in	bits):	:	32		
Address	s:		05FFCh		
This regi	isteri	is used to send messages to	enable context saving. This register may not be written from CPU.		
DWord	Bit	it Description			
03	31:16 <mark>Masks</mark>				
		Format:	Mask[15:0]		
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0				
' 	5:1	Reserved			
	Format: MBZ				
i o	0 Context Save Start				
		Default Value:	0h		
		Format:	Enable		
When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save					
	complete the bit will be cleared.				



1.1.9.4 SC_CTX— SC Context Save Register

Register Space: MMIO: 0/2/0 Source: RenderCS Default Value: 0x0000000 Access: RO Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Permat: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			SC_CTX - SC Context Save Register			
Source: RenderCS Default Value: 0x0000000 Access: RO Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Pormat: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Imable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) 0 Context Save Start(MMIO Only) 0 Format: Imable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Registe	er Spa	Space: MMIO: 0/2/0			
Source: RenderCS Default Value: 0x0000000 Access: RO Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Mask Format: Mask[15:0] A 15:5 Reserved MBZ 4 Context Save Start(MMIO and NP State) Format: When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. MBZ 0 Context Save Start(MMIO Only) Format: 0 Context Save Start(MMIO Only) Fonable 0 Context Save Start(MMIO Only) Fonable 0 Context Save Start(MMIO Only) Fonable						
Default Value: 0x00000000 Access: RO Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it	Source):	RenderCS			
Access: RO Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cl	Default	t Valu	alue: 0x0000000			
Size (in bits): 32 Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Access	s:	RO			
Address: 0E1FCh Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Size (ir	n bits)	its): 32			
Address: 0F1FCh Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit 0 31:16 Adsts Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Addres	s:	0E1FCh			
Name: SC_CTX_SLICE1 This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Image: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Addres	s:	0F1FCh			
This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	Name:		SC_CTX_SLICE1			
This register is used to send messages to enable context saving. This register may not be written from CPU. DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.						
DWord Bit Description 0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved 3:11 Reserved MBZ MBZ MBZ 0 Context Save Start(MMIO Only) MBZ MBZ 0 Context Save Start(MMIO Only) Enable MBZ 0 Context Save Start(MMIO Only) Enable MBZ	This reg	gister	ter is used to send messages to enable context saving. This register may not be w	ritten from CPU.		
0 31:16 Masks Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	DWord	Bit	Bit Description			
Format: Mask[15:0] A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0 15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.	0	31:16	:16Masks			
15:5 Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			Format: [Mask[15:0]	F -0		
Reserved Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			A T in a bit in this field allows the modification of the corresponding bit in Bits T	5:0		
Format: MBZ 4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.		15:5	:5 Reserved			
4 Context Save Start(MMIO and NP State) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			Format: MBZ			
Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved	'i	4	Context Save Start(MMIO and NP State)			
When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			Format: Enable			
complete the bit will be cleared. 3:1 Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			When a 1 is written to this bit with the mask bit set, it will kick off a context save	e. Once the save is		
Reserved Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.		complete the bit will be cleared.				
Format: MBZ 0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.		3:1	1 Reserved			
0 Context Save Start(MMIO Only) Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			Format: MBZ			
Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.		0 Context Save Start(MMIO Only)				
When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete the bit will be cleared.			Format: Enable			
complete the bit will be cleared.			When a 1 is written to this bit with the mask bit set, it will kick off a context save	e. Once the save is		
			complete the bit will be cleared.			
			complete the bit will be cleared.			

1.1.9.5 DM_CTX — DM Context Save Register

DM_CTX - DM Context Save Register					
Register Space:	MMIO: 0/2/0				
Source:	RenderCS				
Default Value:	0x0000000				
Access:	RO				
Size (in bits):	32				



	DM_CTX - DM Context Save Register					
Addres	Address: 0E0FCh					
Addres	Address: 0F0FCh					
Name:	:	DM_CTX_SLICE1				
This re	gister	is used to send messages to enable context saving. This register may not be written from CPU.				
DWord	Bit	Description				
0	31:16					
		Format: [Mask[15:0]				
		A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.				
ï	15:1	Reserved				
		Format: MBZ				
Î	0	Context Save Start				
	Default Value: 0h					
		Format: Enable				
When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save complete the bit will be cleared.						

1.1.9.6 SARB_CTX— SARB Context Save Register

	SARB_CTX - SARB Context Save Register					
Register	r Spa	ace:	MMIO: 0/2/0			
Source: RenderCS						
Default V	Value	e:	0x0000000			
Access:			RO			
Size (in	bits):	:	32			
Address	s:		0B1FCh			
This regi	ister i	is used to send messages to enable	context saving. This register may not be written from CPU.			
DWord	Bit		Description			
0 3	31:16	Masks				
		Format:	Mask[15:0]			
		A 1 in a bit in this field allows the mo	odification of the corresponding bit in Bits 15:0			
,' - 1	5:1	Reserved				
		Format:	MBZ			
İ	0 Context Save Start					
		Default Value:	0h			
		Format:	Enable			
When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save						
	complete the bit will be cleared.					
		L				



1.1.9.7 VSC_CTX— VSC Context Save Register

]		VSC_CTX - VSC Context Sav	e Register			
Registe	r Spa	pace: MMIC	: 0/2/0			
Source: RenderCS						
Default	Value	ue: 0x000	00000			
Access:		RO				
Size (in	bits)	s): 32				
Address	s:	051FCh				
This regi	ister	r is used to send messages to enable context saving. This reg	ister may not be written from CPU.			
DWord	Bit	Description				
0 3	31:16	6 <mark>Masks</mark>				
		Format: Mask[15:0]				
		A 1 in a bit in this field allows the modification of the correspondence of the correspo	onding bit in Bits 15:0			
1	15:1	Reserved				
		Format:	MBZ			
)	Context Save Start				
		Default Value:	0h			
		Format:	Enable			
		When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.				
	Format: Enable When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.					

1.1.9.8 **GPM_CTX— GPM Context Save Register**

	GPM_CTX - GPM Context Save Register					
Register Sp	bace: MMIO: 0/2/0					
Source: RenderCS						
Default Val	ue: 0x00000000 RO					
Size (in bits	3): 32					
Address:	080FCh					
This registe	r is used to send messages to enable context saving. This register may not be written from CPU.					
Dword Bit	Description					
0 31:1	Format: Mask[15:0]					
15:1	Reserved					
	Format: MBZ					
0	Context Save Start					



GPM_CTX - GPM Context Save Register						
1	Default Value:	Oh				
	Format:	Enable				
	When a 1 is written to this bit with the mask bit set, it will initiate a context save. Once the save is complete the bit will be cleared.					

1.1.9.9 SOL_CTX— SOL Context Save Register

]	SOL_CTX - SOL Co	ntext Save Register				
Register Space: MMIO: 0/2/0						
Source:		RenderCS				
Default Va	Default Value: 0x0000000					
Access:		RO				
Size (in bi	its):	32				
Address:		052FCh				
This regist	ter is used to send messages to enable context s	aving. This register may not be written from CPU.				
DWord Bi	it	Description				
0 31	:6 Context Save Address/Offset					
	Default Value:	0h				
	Format:	Address				
5:2	If Power Context Save Mode is disabled, the location for SOL context to be saved. If Power Context Save Mode is enabled, the image for SOL context to be saved. 2 Reserved	en the value of this field is the virtual address of the				
	Format:	MBZ				
1	Power Context Save Mode					
	Default Value:	Oh				
	Format:	Enable				
	If set, then the save from SOL is for Power Context Save. If clear, then the save is for Ring Context Save.					
0	Context Save Start					
	Default Value:	Oh				
	Format:	Enable				
	When a 1 is written to this bit with the mask bit set, it will kick off a context save. Once the save is complete, the bit will be cleared.					



1.1.9.10 1.1.9.11 RING_BUFFER_HEAD_PREEMPT_REG

1	RING BUFFER HEAD PREEMPT REG							
	RING BUFFER HEAD PREEMPT REG							
Register Space: MMIO: 0/2/0								
Default Value:	Default Value: 0x0000000							
Access:	R/W							
Size (in bits):	32							
Address:	0214Ch							
Name:	RCS RING_BUFFER_HEAD_PREEMPT_REG							
ShortName:	RCS_RING_BUFFER_HEAD_PREEMPT_REG							
This register of and caused th executed as p the batch buff This is a globa	contains the Head pointer offset in the ring when the last PREEMPTABLE command was executed the head pointer to move due to the UHPTR register being valid. If the PREEMPTABLE command is part of the batch buffer then the value of the register will be the offset in the ring of the command past er start that contained the preemptable command. al register and context save restored as part of power context image.							
	Programming Notes							
Programmin This register	g Restriction: should NEVER be programmed by driver. This is for HW internal use only.							
DWord Bit	Description							
0 31:21	Reserved Format: MBZ							
20:2	Preempted Head Offset							
	Format: U19							
This field contains the Head pointer offset in the ring when the last MI_ARB_CHECK command executed and caused the head pointer to move due to the UHPTR register being valid.								
1:0	Ring/Batch Indicator							
	Format: Enabled							
	ValueName Description							



1.1.9.11 BB_ADDR_DIFF—Batch Buffer Address Difference Register

BB_ADDR_D	IFF - Batch Address Difference Register					
Register Space:	MMIO: 0/2/0					
Source:	RenderCS					
Default Value:	0x0000000					
Access:	R/W					
Size (in bits):	32					
Address:	02154h					
This register contains the difference currently fetching commands.	e between the start of the last batch and where the last initiated Batch Buffer is Programming Notes					
This register should NEVER be pro	ogrammed by driver, this is for HW internal use only.					
DWord Bit	Description					
0 31:2 Batch Buffer Address	Difference					
Format:	Format: GraphicsAddress[31:2]					
This field specifies the L where the last initiated B	Word-aligned difference between the starting address of the batch buffer and 3atch Buffer is currently fetching commands.					
1:0 Reserved						
Format:	Format: MBZ					

1.1.10 Mode and Misc Ctrl Registers

1.1.10.1 GT4 Mode Control Register

B/D/F/Type:MBCunit

Address Offset:9038-903Bh

Default Value:0h

Access: RW; RO;

Size:32 bits

Bit	Access	Default Value	RST/PWR	Description	
1:0	R/W	00b	Core	GT4 Usage mode:	
				00: Non-GT4	
				01: GT4 is used in Alternate Frame rendering Mode (AFR)	
				10: Basic Split Frame rendering Mode (SFR)	
				11: Complex Split Frame rendering Mode (SFR w/ CBR)	



Basic Split Frame Rendering is like CBR for all units except Windower. Windower should not be doing any checker boarding in basic SFR. The split programming should be done scissor range programming.

Complex Split Frame Rendering (aka CBR) is already defined in many DCNs

1.1.10.2 MI_MODE — Render Mode Register for Software Interface

	N	/II_M	ODE - Render Mode Reg	iste	for Software Inter	face			
Register Space: MMIO: 0/2/0									
Source: RenderCS									
Defaul	t Valu	e:			0x0000000				
Acces	s:				R/W				
Size (i	n bits)	:			32				
Addres	ss:			02	09Ch				
The MI functio	_MOE n.	E regis	ter contains information that controls soft	ware i	nterface aspects of the Memor	y Interface			
DWord	Bit		De	escript	ion				
0	31:16	Masks		145.01					
		Format A 1 in a	: Masi bit in this field allows the modification of	K[15:0] the co	rresponding hit in Rits 15:0				
					responding bit in bits 13.0				
	14	Async	Flip Performance mode						
		Format	t:		U1				
		Value	Name		Description				
		0h	Performance mode enabled [Default]	The stall of the flip event is in the windower					
		1h	Performance mode disabled	The st	all of the flip event is in the cor	mmand stream			
			Progra	ammin	g Notes				
		This bi	t should be set to '1' on all projects disab	ling As	ync Flip Performance mode.				
		W/hon	Async Elin Performance mode is enable	i lleta h	s in the Windower allowing the	commands			
		followir	ng the MI_WAIT_FOR_EVENT to be pars	sed by	command streamer, this break	ks the usage			
		model	of controlling the display message generation	ation ir	display engine using	-			
		MI_LO	AD_REGISTER_IMMEDIATE commands	s from	ring buffer.				
	13	Flush I	Performance mode						
		Format			111				
		r onna							
		Value	a Nama		Description				
		Valu Ob	run fast restore [Default]		Description				
		1h	run slow legacy restore		With NonPipelined SV flush				
	11								
		Format			Enable				
1									



I	мі_мс	DDE - Re	nder Mode	e Register for S	Software Interface	
	If bit set H/W clears the valid bit of UHPTR (2134h, bit 0) when current active head pointer is equal to UHPTR.					
10	Reserved					
	F				ND7	
	Format:				IMB2	
9	Rings Id	lle			114	
	Ponnal.	ly Status bit			01	
	Value	ily Status bit	Name		Description	
	0h	Not Idle [De	fault]	Parser not Idle or Ring	Arbiter not Idle.	
	1h	Idle	•	Parser Idle and Ring Ar	biter Idle.	
				Programming Notes		
	Writes to	o this bit are n	ot allowed.			
8	Stop Ri	ngs				
	Format:				U1	
	Value	Name		Desci	ription	
	0h	[Default]	Normal Operat	ion.		
	1h		Parser is turne	d off and Ring arbitration	is turned off.	
	Software the Ring Software	e must set this Idle bit after s e must clear th	bit to force the I setting this bit to is bit for Rings to	Programming Notes Rings and Command Par ensure that the hardware o resume normal operation	rser to Idle. Software must read a 1 in e is idle.	
6	Vortox 9	Shader Timer	Dispatch Enab			
0	Format			Enable		
	Value	Name		Descrip	ption	
	Un Di	sable D	isable the timer i	for dispatch of single vert	dispatch	
	1h Er	nable E	nable the timer f	or dispatch of single verti	ices. Dispatch a single vertex shader	
		th	read after the tir	mer expires.		
5	Reserve	d				
	Format:					
4	Reserved Format: MBZ					
3:1	Reserve	d				
	Format:				MBZ	
0	Mask IIF	R disable				
Ŭ	Format: Disable					
Mask IIR disable. Nominally the Interrupt controller masks interrupts in the IIR register if an inter			rupts in the IIR register if an interrupt			



MI_MODE - Render Mode Register for Software Interface

acknowledge from the 3gio interface is pending. Setting this bit to a 1 allows interrupts to be visible to the interrupt controller while an interrupt acknowledge is pending.

1.1.10.3 FF_Mode - Thread Mode Register

1		FF_M	ode - Thread Mode Reg	jister			
Regist	er Spa	ace:	MMIO: 0/2/	/0			
Source	9:		RenderUS				
			0x28A0101	10			
Access	s:		R/W				
Size (ii	n bits)	:	32				
Addres	ss:		020A0h				
This re	gister	is used to program the FF	shader Mode.				
DWord	Bit	Decemand	Description				
0	31	Reserved					
		Format:	n	MBZ			
'i	30	Reserved			h		
		Format:	P	MBZ			
1	29:26	DS Hit Max Value					
		Format:		U4			
			Description		Project		
		If the number of hits reach	nes the DS Hit Max Value and there is a	a pending miss to be			
		dispatched, the DS will dis	spatch the pending miss vertex as a sin	ngle dispatch.			
		Programming the value be	eyond the range will have undefined be	navior.			
		Value	Name	Project			
		10	[Default]				
					n		
	25:20	VS HIT Max value		116			
		i offiat.		00			
			Description		Project		
		If the number of hits reach	hes the VS Hit Max Value and there is a spatch the pending miss vertex as a sin	a pending miss to be			
		Programming the value be	evond the range will have undefined be	havior.			
					1		



		Value		Namo	Project
	10	Value	,	[Default]	FIOJOCI
	[1,58]				
10	DS Re	eference C	ount Ful	Force Miss Enable	
19	Projec	ot.			
	Forma	at:		Enable	
		<u>г </u>			
	Value	Name	<u> </u>	Description	
	dр		On a hit to	the DS cache and the associated handle	e's reference count is full th
	1h		$\frac{1}{2}$ $\frac{1}$	the DS cache and the associated handle	a's reference count is full th
	10	t	he cvcle a	as a miss and allocate a new handle.	
10.1	7TS Th	read Disn	atch Mod		
10.1	/10 11	lieau Disp			
	Forma	at:			U2
		1			
	Value	Name		Descriptio	on
	0h	Load Bala	ncedThre	ead Dispatch will load balance the half sli	ces of the threads. Note: th
		[Default]	caus	se possible corruption if input nancies are	ereused due to instancing
	1h	Half Slice		preads will be dispatched to Half Slice 0	ans)
	2h	Half Slice	1 All th	nreads will be dispatched to Half Slice 1.	
	3h	Reserved			
16	TS Th	read Disp	atch Ove	rride Enable	
	Forma	at:		Enable	
	Volue			Description	tion
	Oh	Disable [me Dofault1	Descrip	throad will dispatch
	1h	Enable	Jeraditj	The value in the TS Thread Dispatch Mo	de will be used for dispatch.
	VS Ba	foronoo C	ount Full		
15	VOR	elerence C			
	Forma	at:			U1
	Value	Name		Description	
	[0,1]				
	dD	[Default]	On a hit to	the VS cache and the associated handle	s reference count is full th
	1b		nui a uere	the VS cache and the associated handle	a's reference count is full th
	10	t	he cycle a	as a miss and allocate a new handle.	
	2VS TH	read Disp	atch Moc		
1.4	34310				
14:1					
14:1	Form	at.			112



	Value	Name			Description		
	0h	Load Balanced	Threa	ad Dispatch will load balan	ce the half slices of t	the threads. Note: this w	
		[Default] cause possible corruption if input handles are reused due to instancing of tanglagies that rouge vigitings (i.e. string and fang)					
		t	topol	logies that reuse vertices (i	.e. strips and fans)		
	1h	Half Slice 0	All th	reads will be dispatched to	Half Slice 0.		
	2h	Half Slice 1	All th	reads will be dispatched to	Half Slice 1.		
	3h	Reserved					
12	VS Th	read Dispatch	Over	rride Enable			
	Forma	at:			Enable		
	Value	Name			Description		
	0h	Disable	ŀ	Hardware will decide which	half slice the thread	d will dispatch.	
	1h	Enable [Defaul	lt]	The value in the VS Thread	Dispatch Mode will	be used for dispatch.	
11.7	Reser	ved					
	Format:						
	Forma	at:			MBZ		
6.5	Forma	at: read Dispatch	Mod		MBZ		
6:5	Forma DS Th	at: Iread Dispatch	Mod	e	MBZ		
6:5	Forma DS Th Forma	at: nread Dispatch at:	Mod	e	MBZ	U2	
6:5	Forma	at: read Dispatch at:	Mod	e	MBZ	U2	
6:5	Forma DS Th Forma	at: rread Dispatch at:	Mod	le	MBZ	U2	
6:5	Forma DS Th Forma Value	at: rread Dispatch at: Name	Mod	e	MBZ Description	U2	
6:5	Forma DS Th Forma Value Oh	at: iread Dispatch at: Name Load Balanced	Mod	e ad Dispatch will load balan	MBZ Description ce the half slices of t	U2 the threads. Note: this w	
6:5	Forma DS Th Forma Value Oh	at: at: At: Name Load Balanced [Default]	Mod	e ad Dispatch will load balan e possible corruption if inp	MBZ Description ce the half slices of t ut handles are reuse a string and fang)	U2 the threads. Note: this we	
6:5	Forma DS Th Forma Value Oh	at: at: Name Load Balanced [Default] Half Slice 0	Mod Threa cause topole	e ad Dispatch will load balan e possible corruption if inp logies that reuse vertices (i	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans).	U2 U2 the threads. Note: this w ed due to instancing or	
6:5	Forma DS Th Forma Value Oh	at: nread Dispatch at: Name Load Balanced [Default] Half Slice 0 Half Slice 1	Mod Threa cause topole All th	ad Dispatch will load balan e possible corruption if inplogies that reuse vertices (i irreads will be dispatched to	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0.	U2 U2 the threads. Note: this we d due to instancing or	
6:5	Forma DS Th Forma Value Oh 1h 2h 3h	at: at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved	Mod Threa cause topole All th All th	ad Dispatch will load balan e possible corruption if inp ogies that reuse vertices (i ireads will be dispatched to ireads will be dispatched to	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1.	U2 U2 the threads. Note: this we ad due to instancing or	
6:5	Forma DS Th Forma Oh 1h 2h 3h	at: at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved	Mod Threa cause topole All th All th	ad Dispatch will load balan e possible corruption if inpl ogies that reuse vertices (i irreads will be dispatched to irreads will be dispatched to	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1.	U2 the threads. Note: this w	
6:5	Forma Forma Forma Value Oh 1h 2h 3h DS Th	at: Tread Dispatch at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved Tread Dispatch	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inpr logies that reuse vertices (i irreads will be dispatched to irreads will be dispatched to irreads will be dispatched to	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1.	U2 the threads. Note: this we d due to instancing or	
6:5	Forma Forma Forma Value Oh 1h 2h 3h DS Th Forma	at: at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved read Dispatch	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inpr ogies that reuse vertices (i areads will be dispatched to rreads will be dispatched to rride Enable	MBZ Description ce the half slices of f ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1. Enable	U2 the threads. Note: this we d due to instancing or	
6:5	Forma Forma Forma Value Oh 1h 2h 3h DS Th Forma	at: at: At: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved Iread Dispatch at:	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inp logies that reuse vertices (i ireads will be dispatched to ireads will be dispatched to rride Enable	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1. Enable	U2 the threads. Note: this we ad due to instancing or	
6:5	Forma DS Th Forma Oh 1h 2h 3h DS Th Forma	at: at: At: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved Iread Dispatch at:	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inp logies that reuse vertices (i irreads will be dispatched to irreads will be dispatched to	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1. Enable	U2 the threads. Note: this we d due to instancing or	
6:5	Forma Forma Forma Value Oh 1h 2h 3h DS Th Forma Value	at: at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved Iread Dispatch at: Name	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inpr logies that reuse vertices (i irreads will be dispatched to irreads will be dispatched to rride Enable	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1. Enable Description	U2 the threads. Note: this we d due to instancing or	
6:5	Forma Forma Forma Value Oh 1h 2h 3h DS Th Porma Value Oh	at: at: Name Load Balanced [Default] Half Slice 0 Half Slice 1 Reserved Iread Dispatch at: Name Disable	Mod Threa cause topole All th All th Over	ad Dispatch will load balan e possible corruption if inpr logies that reuse vertices (i irreads will be dispatched to rride Enable	MBZ Description ce the half slices of t ut handles are reuse .e., strips and fans). Half Slice 0. Half Slice 1. Enable Description half slice the threac	U2 the threads. Note: this we ded due to instancing or d will dispatch.	



1.1.10.4	GFX_	MODE -	Graphics	Mode	Register
----------	------	--------	----------	------	----------

			GFX	_MO	DE - Graphics Mode Register					
Register	Spa	ce:			MMIO: 0/2/0					
Project:					All					
Source:					RenderCS					
Default Value:					0x0000800					
Size (in b	oits):				32					
Trusted 1	, Type	:			1					
Address:	:				0229Ch					
					Description	Project				
This regis	ster o	contai	ns a control bit	for the I	new 2-level PPGTT functions.					
DefaultVa	alue	= 000	02800h		Description					
	Bit	Mask	Bite		Description					
0 3	1.10	Forma	at:		Mask[15:0]					
	ſ	Must	be set to modify	corres	ponding bit in Bits 15:0. (All implemented bits)					
14	4	Reser	ved							
	l	Projec -	ot:							
		Forma	at:		MBZ					
13	3	Flush	IUSN ILB INVALIDATION MODE							
	Ī	Forma	mat: U1							
	i i	This fi nvalic nvalic pipelir	eld controls the lation of the TLI lation bit set an ne.	invalid B only t d sync f	ation if the TLB cache inside the hardware. When enabled this b to batch buffer boundaries, to pipe_control commands which hav flushes. If disabled, the TLB caches are flushed for every full flug	it limits the re the TLB sh of the				
12	2	Reser	ved							
		Projec	ot:		All					
	l	Forma	at:		MBZ					
11	1	Repla	y Mode							
	I	Format:		U1 Cor	ntext Switch Granularity					
	r F	This fi preem	eld controls the pted context.	granul	arity of the replay mechanism when coming back into a previous	sly				
		Value	e Name		Description	Project				
		0h mid-triangle Super span Level. Pipeline is not flushed. This implies comma preemption parsed are executed speculatively and may not complete before context switch								
	,	1h	mid-cmdbuffer preemption [D	efault]	Drawcall Level. Pipeline is flushed before switching to the next context. Commands parsed are commited to completing before a context switch	a				



		GF	X_MODE - Graphics	s Mode I	Register			
			Program	ming Notes				
	A fixe requi	xed function pipe flush is required before modifying this fieldUnless pre-emption at a mid-triangle is uired the bit must be set.						
10	Rese	Reserved						
	Proje	ect:	All					
	Form	nat:			MBZ			
9	Per-F	Process GT	۲ Enable					
	Form	nat:		Enabled				
	Per-F	Process GTT	Enable	Descrip	tion			
	Oh		When clear, the Global GTT wi	ill be used to t	ranslate memory access from			
		Disable	designated commands and for	commands th	at select the PPGTT as their			
		[Default]	translation space.					
	1h	PPGTT	When set, the PPGTT will be u	ised to transla	te memory access from designated			
		Enable	commands and for commands	that select the	e PPGTT as their translation space.			
			The PD Offset and PD Cacheli	ne Valid regis	ters must be set in all pipes (blitter,			
			support for big pages (32k)	oad is submit	ed to hardware. This mode enables			
8	Rese	erved						
	Form	nat:			MBZ			
7	Rese	erved						
	Form	at:			MBZ			
6.1	Poso	rved						
6.1	Nese	i veu						
	Form	nat:			MBZ			
0	Rese	erved						
	Form	nat:			MBZ			

Г



1.1.10.5 GT_MODE – GT Mode Register

]	GT_	MODE - GT Mode Regi	ister					
Register Space:		MMIO: 0/	/2/0					
Source:		RenderC	S					
Default Value:		0x00002	0x0000200					
Access:		R/W	R/W					
Size (in bits):		32						
Trusted Type:		1						
Address:		07008h						
This Register is used to	o control the 6E	U and 12EU configuration for GT.						
Write 0x01FF01FF to t	his register enal	bles the 6EU mode.						
RegisterType = MMIO	_SVL							
DWord Bit		Description						
Format	>	Mask[15:0]						
Must be se	et to modify corr	esponding bit in Bits 15:0. (All implem	ented bits)					
15 Reserved								
Format:			MBZ					
14:11 Reserved			1					
Format:			MB7					
10 Peserved	1							
	I							
Format:			MBZ					
9 WIZ Hash	ing Mode High	Bit						
Format:				U1				
This field	adds additional	hashing modes in combination with the	ne WIZ Has	shing Mode field. The Value				
column ir	column in the table below refers to this field (high bit) and the WIZ Hashing Mode field (low bit).							
This field	This field is don't care if the Hashing Disable bit is set.							
Value	Value Name Description							
0h	0h 8x8 Checkerboard hashing							
1h 2h		8x4 Checkerboard hashing						
3h		Reserved						
7 WIZ Hash	ing Mode							
Project:	J							
Format:				U1				



		GT_MODE - GT Mode Register					
		Description This field configures the Hashing mode in Windower. This field is don't care if the Hashing Disable bit is set.	Project				
		The WIZ Hashing Mode High Bit field is combined with this field to enable additional modes.					
i i	2	Reserved					
		Format: MBZ					
	0	Reserved					

1.1.10.6 Cache_Mode_0— Cache Mode Register 0

ļ	Cache_Mode_0 - Cache Mode Register 0
Register Sp	ce: MMIO: 0/2/0
Project:	All
Source:	RenderCS
	0x0000004
Access:	R/W
Size (in bits	32
Address:	07000h
Before char This Regist RegisterTy	ging the value of this register, GFX pipeline must be idle i.e. full flush is required. r is saved and restored as part of Context. e = MMIO_SVL
	Description
0 51.1	Format: Mask[15:0]
	A 1 in a bit in this field allows the modification of the corresponding bit in Bits 15:0.
15	Sampler L2 Disable
	Format: Disable
	Value Name Description
	0h [Default] Sampler L2 Cache Enabled.
	1h Sampler L2 Cache Disabled all accesses are treated as misses.
14:1	Reserved
	Format: MB7



11	Reserved							
	_							
	Format:				MBZ			
10	Reserved							
	Format:				MBZ			
9	Sampler L2 T	LB Prefetch E	Inable					
	Value	Na	Name		Description			
	0h	[Default]	[Default]		ch Disabled			
	1h			TLB Prefet	ch Enabled			
7:6	Sampler L2 F	Request Arbitr	ation					
	Format:					U2		
	Malaa	News	-		Deseries	()		
	Value	Name	Pound Dat	ain	Descript	uon		
	00b 01b		Eetch are	JIII Higheet Drie	rity			
	10b		Constants	are Highest	Priority			
	11b		Reserved	are nignesi	Thomy			
_	STC Eviction	Policy	110001100					
5	STC Eviction	Folicy			Diachla			
	If this bit is so reset) indica supported. Note: If this b	et, RCCunit wil tes that non-LF bit is set to "1",	I have LRA a RA eviction p bit 7 of 0x70	s replacemo olicy. This b 10h must al	ent policy. The do it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this b RCC Eviction	et, RCCunit wil ites that non-LF bit is set to "1", Policy	I have LRA a RA eviction p bit 7 of 0x70	is replacemo olicy. This b 10h must al	ent policy. The do it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this b RCC Eviction Format:	et, RCCunit wil ites that non-LF bit is set to "1", n Policy	I have LRA a RA eviction p bit 7 of 0x70	s replacemo olicy. This b 10h must al	ent policy. The de it must be reset. so be set to "1" Disable	efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit RCC Eviction Format: If this bit is so reset) indica supported. Note: If this bit	et, RCCunit wil ites that non-LF bit is set to "1", Policy et, RCCunit will ites that non-LF bit is set to "1",	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70	s replacement olicy. This b 10h must al s replacement olicy. This b 10h must al	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this b RCC Eviction Format: If this bit is so reset) indica supported. Note: If this b Hierarchical	et, RCCunit wil ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70	s replacement olicy. This b 10h must al s replacement olicy. This b 10h must al	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this b RCC Eviction Format: If this bit is so reset) indica supported. Note: If this b Hierarchical a Mask:	et, RCCunit wil ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70	s replacemo olicy. This b 10h must al s replacemo olicy. This b 10h must al 120)#19	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit RCC Eviction Format: If this bit is so reset) indica supported. Note: If this bit Hierarchical Mask: Format:	et, RCCunit wil Ites that non-LF bit is set to "1", Policy et, RCCunit will Ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is service of the set	et, RCCunit wil ites that non-LF bit is set to "1", Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit RCC Eviction Format: If this bit is so reset) indica supported. Note: If this bit Hierarchical a Mask: Format:	et, RCCunit will ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable Value	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit Format: If this bit is so reset) indica supported. Note: If this bit Hierarchical Mask: Format:	et, RCCunit will ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19 Enable	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit Format: If this bit is so reset) indica supported. Note: If this bit Hierarchical Mask: Format:	et, RCCunit wil ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replacemo olicy. This b 10h must al s replacemo olicy. This b 10h must al 120)#19 Enable Disabl	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is so reset) indica supported. Note: If this bit Format: If this bit is so reset) indica supported. Note: If this bit Hierarchical Mask: Format: Oh 1h	et, RCCunit wil ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable Value Z RAW Stall O	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19 120)#19 Enable Disabl	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli		
4	If this bit is services indication supported. Note: If this bit is service format: If this bit is services indication supported. Note: If this bit is services indication supported. Note: If this bit is services indication support indication	et, RCCunit will ites that non-LF bit is set to "1", n Policy et, RCCunit will ites that non-LF bit is set to "1", Z Disable Value Z RAW Stall O	I have LRA a RA eviction p bit 7 of 0x70 I have LRA a RA eviction p bit 7 of 0x70 MMIO(0x2 U1	s replaceme olicy. This b 10h must al s replaceme olicy. This b 10h must al 120)#19 Enable Disable	ent policy. The de it must be reset. so be set to "1" Disable ent policy. The de it must be reset. so be set to "1"	efault value i.e. (when LRA replacement poli efault value i.e. (when LRA replacement poli Name		



			Cache	e_Mode	e_0 - Cache M	ode Register 0			
		buffer.							
		Value Name				Description			
		0h	Enable		Enables the hierarchie	cal Z RAW Stall Optimization.			
		1h	Disable [Det	fault]	Disables the hierarchi	cal Z RAW Stall Optimization.			
	1	Disable	e clock gating	g in the pix	el backend				
		Format	:		D	isable			
Ì	0	Rende	Render Cache Operational Flush Enable						
		Format	:			Enable			
		Value	Name			Description			
		0h 🛛	Disable	Operation	al Flush Disabled (rec	ommended for performance when not rendering			
]	Default]	to the fron	t buffer)				
		1h E	Enable	Operational Flush Enabled (required when rendering to the front buffer)					
		Errata		escription	Project				
		Erratun	nThis bit mus	t be set to ')' (Disable)				

1.1.10.7 Cache_Mode_1— Cache Mode Register 1

	Cache_	Mode_1 - Cache Mode Register 1						
Register Spa	ce:	MMIO: 0/2/0						
Project:		All						
Source:		RenderCS						
Default Value) :	0x00000180						
Access:		Read/32 bit Write Only						
Size (in bits):		32						
Address:		07004h						
		Description	Project					
RegisterType	: MMIO_SVL							
Before chang	ing the value of this reg	ister, GFX pipeline must be idle; i.e., full flush is required. This Register						
is saved and	restored as part of Cont	text.						
DWord Bit		Description						
0 31:16	Mask Bits for 15:0							
	Format:	Mask[15:0]						
	Must be set to modify corresponding data bit. Reads to this field returns zero.							
15	Reserved							
	Project:	All						
	Format:	MBZ						
14	Reserved							



_								
 Form	at:		MBZ					
HIZ Eviction Policy								
Project: All								
Format: U1								
IT THIS DIT IS SET, HIZUNIT WILL HAVE LKA AS REPLACEMENT POLICY. The default value i.e. (when this bit is reset) indicates the non-LRA eviction policy. For performance reasons, this bit must be reset								
reset)		the non-LRA evici	tion policy. For performance reasons, this bit must be reset.	inct				
0h)efault]	Non-I RA eviction Policy	Ject				
1h			I RA eviction Policy					
			Programming Notes F	Project				
If this	bit is set t	to "1". bit 3 of 0x70	10h must also be set to "1"					
Pass	rved							
Rese	veu							
Form	at:		MR7					
Server								
Broic	ner Cache	e Set AUR Selecti						
Form	ul.							
These	al. a hite have	an impact only w	UZ hen the Sampler cache is configured in 16 way set associativ	o mod				
If the	cache is h	eing used for imm	rediate data or for blitter data these bits have no effect	emou				
Value	Name		Description	Proje				
00b	None	No XOR.		All				
01b	Scheme	1 New set ma	sk[3:0] = Tiled_address[16:13]	All				
		New_set[3:0]	less than or = New_set_mask[3:0] ^Old_set[3:0].					
		Rationale: Th classes of vir ranging from	nese bits can distinguish among 16 different equivalent tual pages. These bits also represent the lsb for tile rows a pitch of 1 tile to 16 tiles.					
10b	Scheme	2 New_set_ma	sk[3] = Tiled_address[17] ^ Tiled_address[16].	All				
		New_set_ma	sk[2] = Tiled_address[16] ^ Tiled_address[15].					
		New_set_ma	sk[1] = Tiled_address[15] ^ Tiled_address[14].					
		New_set_ma	sk[0] = Tiled_address[14] ^ Tiled_address[13].					



	New_set[3:0] less than or = New_set_mask[3:0] ^ Old_s	et[3:0].		
	Rationale: More bits on each XOR can give better statist sets and since two lsbs are taken for each tile row size, i chance of aliasing on sets.	tical uniformity on it reduces the		
11b Scheme 3 [Default]	New_set_mask[3] = Tiled_address[22] ^ Tiled_address[2 Tiled_address[20] ^ Tiled_address[19].	21] ^		
	New_set_mask[2] = Tiled_address[18] ^ Tiled_address[Tiled_address[16].	17] ^		
	New_set_mask[1] = Tiled_address[15] ^ Tiled_address[14].		
	New_set_mask[0] = Tiled_address[13].			
	New_set[3:0] less than or = New_set_mask[3:0] ^ Old_s	et[3:0].		
	Rationale: More bits on each XOR can give better statist sets and since each XOR has different bits, it reduces th aliasing on sets even more.	tical uniformity on le chance of		
Pixel Backend s	ub-span collection Optimization Disable			
Formet	Diachte			
ronnat.				
Value Name	Description			
0h [Default] E a	nables two contiguous quads to be collected as 4X2 access llows for less bank collision and less RAM power on RCZ.	s for RCZ interface. Th		
1h Disables this optimization and therefore only one valid sub-span is sent to 4X2 interface.				
		Desired		
This bit must be	erogramming Notes	Project		
MCS Cache Dis	able			
Format:	Disable			
	11b Scheme 3 [Default] Pixel Backend s Format: Value Name 0h [Default] a 1h C This bit must be MCS Cache Disi Format:	New_set[3:0] less than or = New_set_mask[3:0] ^ Oid_s Rationale: More bits on each XOR can give better statist sets and since two lsbs are taken for each tile row size, i chance of aliasing on sets. 11b Scheme 3 IDefault] New_set_mask[3] = Tiled_address[22] ^ Tiled_address[7] Tiled_address[20] ^ Tiled_address[18] ^ Tiled_address[7] New_set_mask[2] = Tiled_address[18] ^ Tiled_address[7] New_set_mask[1] = Tiled_address[16] ^ Tiled_address[7] New_set_mask[0] = Tiled_address[16] ^ Tiled_address[7] New_set_mask[0] = Tiled_address[16] ^ Tiled_address[7] New_set[3:0] less than or = New_set_mask[3:0] ^ Old_s Rationale: More bits on each XOR can give better statistication as different bits, it reduces the aliasing on sets even more. Pixel Backend sub-span collection Optimization Disable Format: Disable Value Name Objection State Yalue Name Objection Optimization and less RAM power on RCZ. 1h Disables this optimization and therefore only one valid sub-signation and therefore only one valid sub-si		



	-							
	0h	[Default]	ACS cache enabled. It allows RTs with	h MCS bu	ffer enabled to be ren	dered usi	ing	
	1h		ICS cache is disabled. Hence no MSA	AA compr	ession for MSRT and	no color	clear for	
		n	n-MSRT.					
4	Reser	ved						
	Forma				MB7			
-								
3	Depth	Read Hit	write-Only Optimization Disable					
	Forma	ıt:	D	Disable				
	Forma	ı <u>t:</u>		Disable				
	Forma	ıt:	Description	Disable		Proj	ject	
	Forma This b	it: it must alw	Description rays be reset to "0".	Disable		Proj	ject	
	Forma This b	it: it must alw	Description rays be reset to "0".	Disable		Proj	ject	
	Forma This b Value	it: it must alw Name	Description ays be reset to "0". Des	Disable		Proj	ject Project	
	Forma This b Value Oh	it must alw Name [Default]	Description ays be reset to "0". Des Read Hit Write-only optimization is e	Disable cription nabled in	the Depth cache (RC2	Pro j 	ject Project	
	Forma This b Value Oh 1h	it must alw Name [Default]	Description ays be reset to "0". Des Read Hit Write-only optimization is e Read Hit Write-only optimization is d	Disable cription nabled in isabled in	the Depth cache (RC2 the Depth cache (RC2	Pro j <u>Z).</u>	ject Project	

1.1.10.8 GAFS_MODE — Mode Register for GAFS

	GAFS_MODE - Mode Reg	ister for GAFS
Register Sp	pace:	MMIO: 0/2/0
Source:		RenderCS
Default Val	lue:	0x0000000
Access:		R/W
Size (in bits	s):	32
Trusted Typ	rpe:	1
Address:	02	12Ch
DWord Bit	t Descript	tion
0 31:1	16 <mark>Mask Bits</mark>	
	Format: Mask[15:0]	
	Masks: These bits serve as write enables for bits 15:0.	If this register is written with any of these bits
	clear the corresponding bit in the field 15:0 will not be i	modified. Reading these bits always returns 0s.
15:1	10 Reserved	
	Format:	MBZ
8:2	Reserved	
	Format:	MBZ
0	Selection of Arbitration for GAFS	



GAFS_MODE - Mode Register f	or GAFS
Format: GAFS data return policy from FFROB is a round-robin. This bit f order.	MBZ reezes the round robin to FF pipeline

1.1.10.9 INSTPM—Instruction Parser Mode Register

INSTPM - Ir	nstruction Parser Mode Register
Register Space:	MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Trusted Type:	1
Address:	020C0h
disabled (ignored) – often useful for detect initiated – useful for ensuring the completion	Soperation of the Instruction Parser. Certain classes of instructions can be ting performance bottlenecks. Also, Synchronizing Flush operations can be on (vs. only parsing) of rendering instructions. Programming Notes
Error checking will be performed even if All Reserved bits are implemented. This Register is saved and restored as p	the instruction is ignored. part of Context.
DWor d Bit	Description
0 31:1 Mask Bits	
6 Format:	Mask[15:0]
Masks: These bits serve as wr the corresponding bit in the fie	ite enables for bits 15:0. If this register is written with any of these bits clear Id 15:0 will not be modified. Reading these bits always returns 0s.
14:1 Reserved	
3	7
	-
11 CLFLUSH Toggle	
Format:	
i onnat.	U1



10	Reserved				
10					
	Format:			MBZ	
9	TLB Invalidate	9			
	Format			111	
	If set, this bit a with the Sync f invalidate TLBs	llows the co lush enable s post reset	mmand stre . Note: GFX	eam engine to invalidate the 3D render TLBs. This bit is a soft resets do not invalidate TLBs, it is up to GFX drive	valid or er to exp
8	Memory Sync	Enable			
	Format:			U1	
	This bit is valid	lows the co l only with the co	ne Sync flus	am engine to write out the data from the local caches to h enable	o memo
7	Force Sync Co	ommand C	rdering		
	Format:	Enable	5		
			•		
			-		
	By default, driv	/er/OS sync	hronization	Description commands (MI_STORE_DATA_IMM, for instance) can	P
	By default, driv execute out of ordering of the [This bit should	ver/OS sync order with se commar d be progra	hronization of respect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit f tion 3.2.2 for a list of these commands.	orces
	By default, driv execute out of ordering of the [This bit should	ver/OS synd order with se commar d be progra	hronization (espect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit f ction 3.2.2 for a list of these commands.	orces
	By default, driv execute out of ordering of the [This bit should	ver/OS sync order with se commar d be progra Value	hronization respect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit f ction 3.2.2 for a list of these commands.	orces
	By default, driv execute out of ordering of the [This bit should 0b	ver/OS synd order with se commar d be progra Value	hronization espect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is the set of the set	orces
	By default, driv execute out of ordering of the [This bit should 0b	ver/OS synd order with se commar d be progra Value	hronization espect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is the set of these commands. 2.2 for a list of these commands. Name [Default]	orces
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E	ver/OS synd order with se commar d be progra Value BUFFER Ad	hronization of respect to 3E ads. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is the set of these commands.	orces
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E	ver/OS synd order with se commar d be progra Value BUFFER Ad	hronization espect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for ction 3.2.2 for a list of these commands. Name [Default] et Disable	orces
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E Format:	ver/OS synd order with se commar d be progra Value BUFFER Ad	hronization (respect to 3E ids. See sec mmed to 1.	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is of these commands. 2 Instance 2 Instance 2 Instance 2 Instance 2 Instance 2 Instance 3 Instance	orces
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E Format: When this bit is DynamicState0 subject to Dyna When this bit i	ver/OS sync order with se commar d be progra Value BUFFER Ac s clear, the Offset. That amic State is set, the 3	hronization of respect to 3E ids. See sec mmed to 1. Idress Offso 3DSTATE_C is, it serves pounds chec DSTATE_C	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is the set of these commands.	cesses
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E Format: When this bit is DynamicStateO subject to Dyna When this bit i GraphicsAddre	ver/OS synd order with se commar d be progra Value BUFFER Ad SUFFER Ad Solver, the Difset. That amic State is set, the 3 ass (not an	hronization of espect to 3E ids. See sec mmed to 1. ddress Offso 3DSTATE_C is, it serves bounds chec DSTATE_C offset). No bo	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance) can D state and 3D primitive commands. When set, this bit for instance) can Disable Image: Disable Disable CONSTANT_* Buffers' Starting Address is used as a as an offset from the Dynamic State Base Address. Accoking. ONSTANT_* Buffers' Starting Address is used as a true ounds checking will be performed during access.	cesses
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E Format: When this bit is DynamicState(subject to Dyna When this bit i GraphicsAddre	ver/OS synd order with se commar d be progra Value BUFFER Ad Suffer Ad Suffe	hronization of respect to 3E ads. See sec mmed to 1. Idress Offso 3DSTATE_C is, it serves bounds chec DSTATE_CO offset). No bo	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for ction 3.2.2 for a list of these commands. Image: the set of the set of these commands. Image: the set of the set of these commands. Image: the set of the set of the set of these commands. Image: the set of the	cesses
6	By default, driv execute out of ordering of the [This bit should 0b 1b CONSTANT_E Format: When this bit is DynamicState0 subject to Dyna When this bit i GraphicsAddre	ver/OS sync order with se commar d be progra Value BUFFER Ac S clear, the Offset. That amic State is set, the 3 ess (not an mable	hronization of respect to 3E ads. See sec mmed to 1. dress Offso 3DSTATE_C is, it serves pounds chec DSTATE_CC offset). No bo	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance) can D state and 3D primitive commands. When set, this bit for instance) can D state and 3D primitive commands. Image: the set of these commands. Image: the set of the set of these commands. Image: the set of the set of these commands. Image: the set of the set of the set of these commands. Image: the set of the set	cesses
6	By default, drivexecute out of ordering of the [This bit should] Ob 1b CONSTANT_E Format: When this bit is DynamicState() subject to Dyna When this bit i GraphicsAddree Sync Flush En Format:	ver/OS sync order with se commar d be progra Value BUFFER Ac s clear, the Offset. That amic State is set, the 3 ess (not an mable	hronization of respect to 3E ids. See sec mmed to 1. Idress Offse 3DSTATE_C is, it serves pounds chec DSTATE_CC pffset). No bo	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for instance is a state and 3D primitive commands. Image: State and St	cesses
6	By default, drivexecute out of ordering of the [This bit should] 0b 1b CONSTANT_E Format: When this bit is DynamicState(subject to Dyna When this bit i GraphicsAddres Sync Flush En Format: This field is use	ver/OS sync order with se commar d be progra Value BUFFER Ac s clear, the Offset. That amic State is set, the 3 ess (not an mable ed to reque	hronization of respect to 3E ads. See sec mmed to 1. dress Offso 3DSTATE_C is, it serves bounds chec DSTATE_CO offset). No bounds chector DSTATE_CO	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for the set of these commands. D state and 3D primitive commands. Iteration 3.2.2 for a list of these commands. Image: Ima	cesses
6	By default, drivexecute out of ordering of the [This bit should 0b 1b CONSTANT_E Format: When this bit is DynamicState(subject to Dyna When this bit is GraphicsAddres Sync Flush En Format: This field is used completing the	ver/OS sync order with se commar d be progra Value BUFFER Ac BUFFER Ac s clear, the Offset. That amic State is set, the 3 ess (not an mable ed to reque	chronization of respect to 3E ads. See sec mmed to 1. Idress Offso 3DSTATE_C is, it serves bounds chec DSTATE_CO offset). No bounds st a Sync Flu See Sync Flu	Description commands (MI_STORE_DATA_IMM, for instance) can D state and 3D primitive commands. When set, this bit for ction 3.2.2 for a list of these commands. Image: transmission of the set commands.	cesses



	INSTPM - Instruct	tion Parser Mode Register					
	MI_MODE can a Sync Flush be iss clear again, indicating flush comple clearing Stop Rings.	ued by setting this bit. Once this bit becomes ete, the command parser is re-enabled by					
	Workaround :						
	Write 0x2050[31:0] = 0x00010001 (disable sequence)						
	Write 0x2700[31:0] = 0x00000000 (Wak	e 0x2700[31:0] = 0x00000000 (Wake up CS but don't do anything)					
	Poll 0x22AC[3:0] = 0 (Guarantees rende	er pipe is awake)					
	VT-d request(Sync Flush) (Normal VT-c	cycles(Replace with Sync Flush Steps)					
	Write 0x2050[31:0] = 0x00010000 (Ena	able sequence (to enter RC6))					
3	Media Instruction Disable	1					
	Format:	U1					
2	execute them. Format = Disable 3D Rendering Instruction Disable						
	Format:	U1					
	This bit instructs the Renderer instruction not execute them. This bit must always this bit without setting 3D State Instruction Format = Disable	n parser to parse and error-check 3D Renderin be set by software if 3D State Instruction Disab on Disable is allowed.	g instructions, but le is set. Setting				
1	3D State Instruction Disable						
	-						
<u> </u>	Format:	Disable					
0	Texture Palette Load Instruction Disat						
	Format:	U1					
	This bit instructs the Renderer instructior instructions, but not execute them. Form	parser to parse and error-check Texture Palet at = Disable	te Load				



]	EXCC - Execute Condition Code Register
Register Space	e: MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0x0000000
Access:	R/W,RO
Size (in bits):	32
Trusted Type:	1
Address:	02028h
This register c commands. An evaluates to a arbitration whe This register a	ontains user defined and hardware generated conditions that are used by MI_WAIT_FOR_EVENT in MI_WAIT_FOR_EVENT instruction excludes the executing ring from arbitration if the selected event 1, while instruction is discarded if the condition evaluates to a 0. Once excluded a ring is enabled into en the selected condition evaluates to a 0. Iso contains control for the invalidation of indirect state pointers on context restore.
DWord Bit	Description
0 31:16	Mask bits Format: Mask[15:0] These bits serves as a write enable for bits 15:0. If this register is written with any of these bits clear the corresponding bit in the field 15:0 will not be modified. Reading these bits always returns 0s.
15.12	Reserved
10.12	
	Format: MBZ
11	Pending Indirect State Dirty Bit
	This field keeps track of whether or not an indirect state pointer command has been parsed in the current context. Clears either on a context save or explicitly through a flush command.
10:7	Pending Indirect State Counter
	This field keeps track of the maximum number of indirect state pointers pending in the system. When the register is saved/restored, it saves either a value of 1 or 0. This field is Read-Only.
6:5	Reserved
	Format: MBZ
4:0	User Defined Condition Codes The software may signal a Stream Semaphore by setting the Mask bit and Signal Bit together to match the bit field specified in a WAIT_FOR_EVENT (Semaphore).

1.1.10.10 EXCC—Execute Condition Code Register


1.1.10.11 NOPID — NOP Identification Register

NOPID - NOP Identification Register						
Register Space:	Register Space: MMIO: 0/2/0					
Project:		All				
Source:		RenderCS				
Default Value:		0x0000000				
Size (in bits): 32						
Trusted Type:	ted Type: 1					
Address:	ddress: 02094h					
Description						
Access: RW						
The NOPID register contains the	Noop Identification value	specified by the last MI_NOOP instruction that				
enabled this register to be updated.						
DWord	DWord Bit Description					
0	31:22	Reserved				
		Format: MBZ				

1.1.10.12 FBC RT BASE ADDRESS REGISTER

FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER					
Register Space:	MMIO: 0/2/0				
Source:	RenderCS				
Default Value:	0x0000000				
Access:	Read/32 bit Write Only				
Size (in bits):	32				
Address:	07020h				
This Register is saved and restored as part of	f Context.				
DWord Bit	Description				
0 31:12 FBC RT Base Address	him Addrong [21:12]				
4KB aligned Base Address as m	hitsAddress[31.12]				
Must be set to modify correspo	nding data bit. Reads to this field returns zero. This base address must				
be the one that is either front bu	ffer or the back-buffer (a flip target). It can be only programmed once				
per context. It must be programmed before any draw call binding that render target base address.					
11:2 Reserved					
Format: MBZ					
1 FBC Front Buffer Target					
Format:	Enable				



FBC_RT_BASE_ADDR_REGISTER - FBC_RT_BASE_ADDR_REGISTER						
	Value	Name		Description		
	0h	[Default]	FBC is ta	BC is targeting the Back Buffer for compression. This buffer can be cached in		
			the MLC/	LLC, so a GFDT flush is required before FBC can begin compression.		
	1h		FBC is ta in the ML	BC is targeting the Font Buffer for compression. This buffer cannot be cached the MLC/LLC. FBC compression can begin after any RC flush.		
)	PPGT	T Rende	r Target E	Base Address Valid for FBC		
	Acces	SS:		None		
	Exists	s lf:		Always		
	Forma	at:		Enable		
	Forma	at:		GraphicsAddress[31:0]U32		
	Value	Name		Description		
	0h	[Default]	Base add	Iress in this register [31:12] is not valid and therefore FBC will not get		
			any modi	fications from rendering.		
	1h		Base add	Iress in this register [31:12] is valid and HW needs to compare the		
	current render target base address with this base address to provide					
	modifications to FBC.					
	Programming Notes					
	Workaround : Do not enable Render Command Streamer tracking for FBC					
	Instea	ad insert a	LRI to ac	dress 0x50380 with data 0x00000004 after the		
	PIPE	CONTRO	OL that fol	lows each render submission.		

1.1.10.13 RVSYNC – Render/Video Semaphore Sync Register

RVSYNC - Render/Video Semaphore Sync Register							
Register Sp	ace:	MMIO: 0/2/0					
Source:		RenderCS					
Default Valu	ue:	0x0000000					
Access:		R/W					
Size (in bits)	s):	32					
Trusted Typ	be:	1					
Address: 02040h							
This register	This register is written by VCS, read by CS.						
DWord B	ord Bit Description						
0 31	31:0 Semaphore Data Semaphore data for synchronization between render engine and blitter engine.						



	RBSYNC - Render/Blitter Semaphore Sync Register					
Register Space	e: MMIO: 0/2/0					
Source:	RenderCS					
Default Value:	0x0000000					
Access:	R/W					
Size (in bits):	32					
Trusted Type:	1					
Address:	02044h					
This register is written by BCS, read by CS.						
DWord Bit	ord Bit Description					
0 31:0	Semaphore Data					
	Semaphore data for synchronization between render engine and blitter engine.					

1.1.10.14 RBSYNC – Render/Blitter Semaphore Sync Register

1.1.11 RINGBUF — Ring Buffer Registers

See the "Device Programming Environment" chapter for detailed information on these registers

1.1.11.1 RING_BUFFER_TAIL

RING_BUFFER_TAIL - Ring Buffer Tail				
Register Space:	MMIO: 0/2/0			
Default Value:	0x0000000			
Access:	R/W			
Address:	02030h			
Name:	RCS Ring Buffer Tail			
ShortName:	RCS_RING_BUFFER_TAIL			
Address:	12030h			
Name:	VCS Ring Buffer Tail			
ShortName:	VCS_RING_BUFFER_TAIL			
Address:	22030h			
Name:	BCS Ring Buffer Tail			
ShortName:	BCS_RING_BUFFER_TAIL			
These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a linear memory region. The ring buffer is defined by a 4				
Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.				
Ring Buffer Tail Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when				



]		RING_BUFFER_TAIL - Ring Buffer Tail			
empty.					
DWord	Bit	Description			
0	31:21	Reserved			
		Format: MBZ			
'i	20:3	Tail Offset			
		Format: GraphicsAddress[20:3]			
		This field is written by software to specify where the valid instructions placed in the ring buffer end. The value written points to the QWord past the last valid QWord of instructions. In other words, it can be defined as the next QWord that software will write instructions into. Software must write subsequent instructions to QWords following the Tail Offset, possibly wrapping around to the top of the buffer (i.e., software can't skip around within the buffer). Note that all DWords prior to the location indicated by the Tail Offset must contain valid instruction data – which may require instruction padding by software. See Head Offset for more information.			
	2:0	Reserved			
Format: MBZ					

1.1.11.2 RING_BUFFER_HEAD

RING_	BUFFER_HEAD - Ring Buffer Head		
Register Space:	MMIO: 0/2/0		
Default Value:	0x0000000		
Access:	R/W		
Address:	02034h		
Name:	RCS Ring Buffer Head		
ShortName:	RCS_RING_BUFFER_HEAD		
Address:	12034h		
Name:	VCS Ring Buffer Head		
ShortName:	VCS_RING_BUFFER_HEAD		
Address:	22034h		
Name:	BCS Ring Buffer Head		
ShortName:	BCS_RING_BUFFER_HEAD		
This register is used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. Ring Buffer Head Offsets must be properly programmed before ring is enabled. A Ring Buffer can be enabled when empty.			
DWord Bit	Description		

-					
Ī	0	31:21	Wrap Count		
			Format:	U11 count of ring buffer wraps	
-					



	R	ING_BUFFER_HEAD - Ring Buffer Head			
	This field is in start (i.e., whe a virtual 4GB buffer. The W	cremented by 1 whenever the Head Offset wraps from the end of the buffer back to the enever it wraps back to 0). Appending this field to the Head Offset field effectively creates Head "Pointer" which can be used as a tag associated with instructions placed in a ring rap Count itself will wrap to 0 upon overflow.			
20:2	Head Offset				
	Format:	GraphicsAddress[20:2] DWord Offset			
	This field indic to select the f enabled is UN – until it reach "empty".	cates the offset of the <i>next</i> instruction DWord to be parsed. Software will initialize this field irst DWord to be parsed once the RB is enabled. (Writing the Head Offset while the RB is JDEFINED). Subsequently, the device will increment this offset as it executes instructions here the QWord specified by the Tail Offset . At this point the ring buffer is considered			
Programming Notes					
	A RB can be enabled empty or containing some number of valid instructions.				
1	Reserved				
	Format:	MBZ			
0	Wait for Con	dition Indicator			
	Source:	RenderCS			
	This is a read	only value used to indicate whether or not the command streamer is currently waiting for code to be cleared from 0x2028			
	a conditional				
0	Reserved				
0	a conditional of Reserved	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS			

1.1.11.3 RING_BUFFER_START

RING	_BUFFER_START - F	Ring Buffer Start
Register Space:		MMIO: 0/2/0
Default Value:		0x0000000
Access:		R/W
Address:	02038h	
Name:	RCS Ring Buffer Start	
ShortName:	RCS_RING_BUFFER_START	
Address:	12038h	
Name:	VCS Ring Buffer Start	
ShortName:	VCS_RING_BUFFER_START	
Address:	22038h	
Name:	BCS Ring Buffer Start	



RING_BUFFER_START - Ring Buffer Start

ShortName:

BCS_RING_BUFFER_START

These registers are used to define and operate the "ring buffer" mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions.

	DWord	Bit	Description				
	0	31:12	Starting Address				
			Format: GraphicsAddress[31:12]RingBuffer				
			This field specifies Bits 31:12 of the 4KB-aligned starting Graphics Address of the ring buffer.				
			Address bits 31 down to 29 must be zero.				
			All ring buffer pages must map to Main Memory (uncached) pages. Ring Buffer addresses are				
			always translated through the global GTT.				
ļ							
1		11:0	Reserved				
			Format: MBZ				

1.1.11.4 RING_BUFFER_CONTROL

RING_B	UFFER_CTL - Ring Buffer Control	
Register Space:	MMIO: 0/2/0	
Default Value:	0x0000000	
Access:	R/W	
Address:	0203Ch	
Name:	RCS Ring Buffer Control	
ShortName:	RCS_RING_BUFFER_CTL	
Address:	1203Ch	
Name:	VCS Ring Buffer Control	
ShortName:	VCS_RING_BUFFER_CTL	
Address:	2203Ch	
Name:	BCS Ring Buffer Control	
ShortName:	BCS_RING_BUFFER_CTL	
These registers are used to define and operate the ring buffer mechanism which can be used to pass instructions to the command interface. The buffer itself is located in a physical memory region. The ring buffer is defined by a 4 Dword register set that includes starting address, length, head offset, tail offset, and control information. Refer to the Programming Interface chapter for a detailed description of the parameters specified in this ring buffer register set, restrictions on the placement of ring buffer memory, arbitration rules, and in how the ring buffer can be used to pass instructions. Ring Buffer Head and Tail Offsets must be properly programmed before it is enabled. A Ring Buffer can be enabled when empty.		
DWord Bit	Description	

0 31:21 Reserved



		DUFFEI			
	Format:			MBZ	
20:1	2 Buffer Length				
	Format:	U9-1 in	4 KB pa	ages – 1	
	This field is writ	ten by SW to spec	ify the le	ength of the ring buffer in 4 KB Pages.Range = $[0 = 1]$	pag
	4 KB, 1FFh = 5	12 pages = 2 MB]		Description	
		Name	•	1 page – 4 KB	
	0 1FFh			512 pages = 2 MB	
11	RBWait				
	Indicates that the Software can w	is ring has execut rite a "1" to clear the	ed a WA his bit, w	AIT_FOR_EVENT instruction and is currently waiting. write of "0" has no effect. When the RB is waiting for an	n ev
10	Semanhore Wa	ait	i be tem		
10				Description	Pro
	Indicates that th	his ring has execut	ed a MI	_SEMAPHORE_MBOX instruction with register	
0	Reserved	currently waiting.			
9	Format:			MBZ	
8	Reserved				
Ŭ	Source:	Rend	lerCS, E	BlitterCS	
	Format:	MBZ	,		
8	Disable Regist	er Accesses			
0	Source:	VideoCS VideoC	S2 Vide	oEnhancementCS	
			02, 1100		
	Value Name		1.4	Description	
	0 R/W	Ring is allowed	d to acc	ess (read or write) MMIO space.	
	Read Or	ily King is not allo	Jwed to	while MMIO space. Ring is allowed to read registers.	
7:3	Reserved			MPZ	
	Format.			MIDZ	
2:1	Automatic Rep		VideoC	C2 VideoEnhoncomentCC	
	Source. Di		videoc		
				Description	Pro
	This field is writ	ten by software to	control	the automatic "reporting" (write) of this ring buffer's	
	"Head Pointer"	register (register L	VVOra 1) to the corresponding location within the Hardware	
boundaries within the ring buffer		ier be disabled of erabled at 4KB, 04KB of 120KB			
The head pointer will be reported to the head pointer location in the Per-Process Hard			ead pointer location in the Per-Process Hardware		
	Status Page wh	en it passes each	4KB pa	ge boundary. When the above-mentioned bit is set,	
	reporting will be legal.	have just as on th	e prior o	devices (as documented above), and option 2 is not	
	Value	News	1	Description	
			Autom	Description	
		JKEPUKI_UFF	Automa	alle reporting disabled	

Г



	RING_BUFFER_CTL - Ring Buffer Control	
	MI_AUTOREPORT_64KB Report every 16 pages (64KB) MI_AUTOREPORT_4KB Report every page (4KB)This mode must not be enabled in Ring Buffer mode of scheduling to minimize the auto reports. MI_AUTOREPORT_128KB Report every 32 pages (128KB)	g
2:1	Reserved	
	Source: RenderCS Format: MBZ	
0 Ring Buffer Enable Format: Enable This field is used to enable or disable this ring buffer. It can be enabled or disabled regardless of whether there are valid instructions pending. If disabled and the ring head equals ring tail, all state our result and the ring head equals ring tail, all state		
	Programming Notes Pr SW should follow the below programming notes while enabling render engine's ring buffer for the first time, this would be coming out of boot, standby, hibernate or reset. SW should set the Force Wakeup bit to prevent GT from entering C6. SW should dispatch workload (dummy) to initialize render engine with default state such that any context switches that occur subsequently (Power Save) will save and restore coherent device state. Indirect pointers used in 3D states should point to valid graphics surface existing	roject
	n memory. PP_DCLV followed by PP_DIR_BASE register should be programmed as part of nitialization workload if PPGTT is enabled in GFX_MODE register. Once the render engine is programmed with valid state and the configuration, Force Wakeup pit should be reset to enable C6 entry.	

1.1.11.5 UHPTR — Pending Head Pointer Register

UHPTR - Pending Head Pointer Register		
Register Space:	MMIO: 0/2/0	
Default Value:	0x0000000	
Access:	R/W	
Address:	02134h	
Name:	RCS Pending Head Pointer Register	
ShortName:	RCS_UHPTR	
Address:	12134h	
Name:	VCS Pending Head Pointer Register	
ShortName:	VCS_UHPTR	
Address:	22134h	
Name:	BCS Pending Head Pointer Register	



		UHPTR - Pending Head Pointer Register		
ShortNa	me:	BCS_UHPTR		
		Programming Notes		
Once SV preempte preempte	V use ed co ed co	In text, it should at the minimum program RS_PREEMPT_STATUS to 0x0 so that the register status		
doesnti	nterie	Preservition Internet workloads.		
		Description		
0	31:3	Format: GraphicsAddress[31:3]		
		This register represents the GFX address offset where execution should continue in the ring buffer following execution of an MI_ARB_CHECK command.		
	2:1	Reserved		
		Format: MBZ		
0 Head Pointer Valid This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command stree. The hardware uses the head pointer programmed in this register at the time the reset is generative. Value Name Description 0 InValid No valid updated head pointer register, resume execution at the current location ring buffer 1 Velid		Head Pointer Valid This bit is set by the software to request a pre-emption. It is reset by hardware when an MI_ARB_CHECK command is parsed by the command streamer. The hardware uses the head pointer programmed in this register at the time the reset is generated. Value Name Description 0 InValid No valid updated head pointer register, resume execution at the current location in the ring buffer 1 Value Indicates that there is an undeted head pointer programmed in this register		
		I grand productes that there is an updated head pointer programmed in this register		

1.1.12 Watchdog Timer Registers

These 2 registers together implement a watchdog timer. Writing ones to the control register enables the counter, and writing zeroes disables the counter. The 2nd register is programmed with a threshold value which, when reached, signals an interrupt then resets the counter to 0. Program the threshold value before enabling the counter or extremely frequent interrupts may result.

Note that the counter itself is not observable. It increments with the main render clock.



	PR_CTR_CTL - Render Watcl	ndog Counter Control	
Register S	pace:	MMIO: 0/2/0	
Project:		All	
Source:		RenderCS	
Default Val	ue:	0x0000000	
Access:		R/W	
Size (in bits	5):	32	
Address:		02178h	
DWord Bit	Descr	iption	
0 31	Count Select		
	Format:	select	
	0 – Use the timestamp to increment the watchdog count (every 640ns)1 – Use the fixed function clock (csclk) to increment the watchdog count		
	I his field specifies the action to be taken by the clock counter to generate interrupts. Writing 0 into this		
	register causes a core render clock counter to be kic	ked off. writing 1 into this register causes a core	
	render clock counter to be stopped and reset to 0.		

1.1.12.1 PR_CTR_CTL—Render Watchdog Counter Control

1.1.12.2 PR_CTR_THRSH—Render Watchdog Counter Threshold

	PR_CTR_THRSH - Re	ender Watchdog Counter Threshold
Register Space: MMIO: 0/2/0		MMIO: 0/2/0
Project:		All
Source:		RenderCS
Default Valu	ue:	0x00150000
Access:		R/W
Size (in bits	s):	32
Address:		0217Ch
DWord Bit		Description
0 31:0	Counter logic Threshold	
	Default Value:	00150000h
	Format:	U32
This field specifies the threshold that the hardware checks against for the value of the render cloc counter before generating an interrupt. The counter in hardware generates an interrupt when the threshold is reached, rolls over and starts counting again. The interrupt generated is the "Media H Notify" interrupt since this watchdog timer is intended primarily to remedy VLD hangs on the main pipeline.		



PR_CTR - Render Watchdog Counter			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000		
Access:	RO		
Size (in bits): 32			
Address: 02190h			
DWord Bit	Description		
0 31:0 Cou	nter Value		
Form	nat: U32		
This	This register reflects the render watchdog counter value itself. It cannot be written to.		

1.1.12.3 PR_CTR—Render Watchdog Counter

1.1.13 Interrupt Control Registers

The Interrupt Control Registers described in this section all share the same bit definition. The bit definition is as follows:

		Bit Definition for Interrupt Control Registers
Source	e:	RenderCS
Default	t Valu	e: 0x0000000
DWord	Bit	Description
0	31:12	Reserved
		Format: MBZ
		Reserved for other command streamers - can not be allocated by main command streamer.
11:10 Reserved		
		Format: MBZ
		These bits may be assigned to interrupts on future products/steppings.
	9	Performance Monitoring Buffer Half-Full Interrupt
		For internal trigger (timerbased) based reporting, if the report buffer crosses half full limit, this interrupt is generated.
	8	Context Switch Interrupt
ï	7	Page Fault
		Project: All



ntrol Registers	
	Proje
(page or directory) fault in Render	
eached the timeout thresh-hold value	9
MBZ	
PIPE_CONTROL Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.	
 Render Command Parser Master Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Render Instruction Parser encounters an error while parsing an instruction. 	
when the Instruction Parser completes the toggle event will happen after the r from this toggle will cause the CPU's date the render cache). It is the drive ish with HWSP write enabled.	s a flus render view c e r's omma
1	ruction is executed on the Render Co oceeds normally. A mechanism such irticular meaning to a user interrupt.



The following table specifies the settings of interrupt bits stored upon a "Hardware Status Write" due to ISR changes:

Bit	Interrupt Bit	ISR bit Reporting via Hardware Status Write (when unmasked via HWSTAM)
9	Performance Monitoring Buffer Half-Full Interrupt	Set when event occurs, cleared when event cleared
8	Context Switch Interrupt: Set when a context switch has just occurred.	Not supported to be unmasked
7	Page Fault: This bit is set whenever there is a pending PPGTT (page or directory) fault.	Set when event occurs, cleared when event cleared
6	Media Decode Pipeline Counter Exceeded Notify Interrupt: The counter threshold for the execution of the media pipeline is exceeded. Driver needs to attempt hang recovery.	Not supported to be unmasked
5	L3 Parity interrupt	
4	PIPE_CONTROL packet - Notify Enable	0
3	Master Error	Set when error occurs, cleared when error cleared
2	Sync Status	Toggled every SyncFlush Event
1	Reserved	
0	User Interrupt	0

1.1.13.1 HWSTAM — Hardware Status Mask Register

HWSTAM - Hardware Status Mask Register		
Register Space:	MMIO: 0/2/0	
Project:	All	
Source:	RenderCS	
Default Value:	0xFFFFFF	
Access:	R/W,RO	
Size (in bits):	32	
Trusted Type:	1	
Address:	02098h	

The HWSTAM register has the same format as the Interrupt Control Registers. The bits in this register are mask bits that prevent the corresponding bits in the Interrupt Status Register from generating a Hardware Status Write (PCI write cycle). Any unmasked interrupt bit (HWSTAM bit set to 0) will allow the Interrupt Status Register to be written to the ISR location (within the memory page specified by the Hardware Status Page Address Register) when that Interrupt Status Register bit changes state.

Programming Notes

- To write the interrupt to the HWSP, the corresponding IMR bit must also be clear (enabled).
- At most 1 bit can be unmasked at any given time.



DWord	Bit	Description		
0	31:0	Hardware Status Mask Register		
		Default Value:	FFFFFFFh	
		Format:	Array of Masks	
		Refer to the Interrupt Control Register section	for bit definitions. Reserved bits are RO.	

1.1.13.2 IMR—Interrupt Mask Register

IMR - Interrupt Mask Register						
Register S	Register Space: MMIO: 0/2/0					
Project:					All	
Source:					RenderCS	
Default V	alue:				0xFFFFFFF	
Access:					R/W,RO	
Size (in b	its):				32	
Address:					020A8h	
The IMR register is used by software to control which Interrupt Status Register bits are masked or unmasked. Unmasked bits will be reported in the IIR, possibly triggering a CPU interrupt, and will persist in the IIR until cleared by software. Masked bits will not be reported in the IIR and therefore cannot generate CPU interrupts			Status Register bits are masked or unmasked. CPU interrupt, and will persist in the IIR until cleared perfore cannot generate CPU interrupts.			
DWord	Bit	Description				
0	31:0	Interrupt Mask Bits				
		Format: InterruptMask[32] Refer to the Interrupt Control Register section for bit definitions.				
		This field	contains a bit r	nask which selects wh	ich interrupt bits (from the ISR) are reported in the IIR.	
		Reserved bits in the Interrupt Control Register are RO.				
				Name	Description	
			FFN		Will be men entered in the UD	
		un 41-		NOT IVIASKED	Will be reported in the IIK	
	-	in		IVIASKED	will not be reported in the IIR	

1.1.13.3 Hardware-Detected Error Bit Definitions (for EIR, EMR, ESR)

This section defines the Hardware-Detected Error bit definitions and ordering that is common to the EIR, EMR and ESR registers. The EMR selects which error conditions (bits) in the ESR are reported in the EIR. Any bit set in the EIR will cause the Master Error bit in the ISR to be set. EIR bits will remain set until the appropriate bit(s) in the EIR is cleared by writing the appropriate EIR bits with '1' (except for the unrecoverable bits described below).

The following table describes the Hardware-Detected Error bits:



	Hardware-Detected Error Bit Definitions					
Source	:			RenderCS		
Default	Valu	e:		0x0000000		
DWord	Bit			Description		
0	31:3	Reserved				
		Format:			MBZ	
	2	Reserved				
		Format:			MBZ	
1	1	Reserved				
Format:					MBZ	
	0	0 Instruction Error				
		This bit is set whe	en the Renderer I	nstruction Parser detects an e	error while parsing an instruction.	
	Instruction errors include:					
		Oliant ID value (D	ite 21.20 ef the L	leader) is not supported (only		
		Defectured ML In	struction Oncode		im, 2D and 3D are supported).	
		Value	Name	s. Г)escription	
1 Instruction Error detected						
		1				
				Programming Notes		
	This error indications cannot be cleared except by reset (i.e., it is a fatal error).					

1.1.13.3.1 EIR — Error Identity Register

	EIR - Error Identity Register			
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000			
Access:	R/W,RO			
Size (in bits): 32				
Address: 020B0h				
The EIR register contains the persistent values of Hardware-Detected Error Condition bits. Any bit set in this register will cause the Master Error bit in the ISR to be set. The EIR register is also used by software to clear detected errors (by writing a 1 to the appropriate bit(s)) except for the unrecoverable bits described.				
DWord Bit	Description			
0 31:16 Reserved				
Format:	MBZ			
15:0 Error Identity	Bits			

15:0				
	Format:	Array of Error condition bits See the table titled Hardware-Detected Error Bits.		
	This regis	ter contains the persistent values of ESR error status bits that are unmasked via the EMR		
	register. (See Table Table 3-3. Hardware-Detected Error Bits). The logical OR of all (defined) bits in		



EIR -	Error Identity Register	
this register is reported in the N condition, software must first cl required, software should then	Master Error bit of the Interrupt Status Register. In order to clear an error lear the error by writing a 1 to the appropriate bit(s) in this field. If proceed to clear the Master Error bit of the IIR. Reserved bits are RO.	
Value	Name	
1h	Error occurred	
Programming Notes		
Writing a 1 to a set bit will caus	se that error condition to be cleared. However, neither the Page Table	
Error bit (Bit 4) nor the Instruct	ion Error bit (Bit 0) can be cleared except by reset (i.e., it is a fatal error).	

1.1.13.3.2 EMR—Error Mask Register

EMR - Error Mask Register					
Register Space:	Register Space: MMIO: 0/2/0				
Project:			All		
Source:			RenderCS		
Default Value:			0x00000FF		
Access:			R/W,RO		
Size (in bits):			32		
Address:			020B4h		
The EMR register is used by software to control which Error Status Register bits are masked or unmasked. Unmasked bits will be reported in the EIR, thus setting the Master Error ISR bit and possibly triggering a CPU interrupt, and will persist in the EIR until cleared by software. Masked bits will not be reported in the EIR and therefore cannot generate Master Error conditions or CPU interrupts. Reserved bits are RO.			Error Status Register bits are masked or unmasked. he Master Error ISR bit and possibly triggering a CPU ware. Masked bits will not be reported in the EIR and PU interrupts. Reserved bits are RO.		
DWord Bit			Description		
0 31:8 F	31:8 Reserved Format: Must Be One		Must Be One		
Ľ					
			Programming Notes		
5	These bits a	re not implemented in HV	V and must be set to '1'		
7:0 E	Error Mask	Bits			
F	Format: Array of error condition mask bits See the table titled Hardware-Detected Error Bits.				
Т	This register contains a bit mask that selects which error condition bits (from the ESR) are				
r	reported in the EIR.				
	FFh	[Default]	Description		
	Dh	Not Masked	Will be reported in the EIR		
1	1h	Masked	Will not be reported in the EIR		



1.1.13.3.3 ESR—Error Status Register

ESR - Error Status Register						
Register Space: MMIO: 0/2/0						
Project:			All			
Source:			RenderCS			
Default Valu	le:		0x0000000			
Access:			RO			
Size (in bits):			32			
Address:		020B8h				
The ESR register contains the current values of all Hardware-Detected Error condition bits (these are all by defi persistent). The EMR register selects which of these error conditions are reported in the persistent EIR (i.e., set must be cleared by activery) and thereby acuising a Master Error interrupt condition to be reported in the ISR.			alues of all Hardware-Detected Error condition bits (these are all by definition nich of these error conditions are reported in the persistent EIR (i.e., set bits by causing a Master Error interrupt condition to be reported in the ISR.			
DWord	Bit	Description				
0	31:16	Reserved				
]		Format:	MBZ			
1	15:0	Error Status Bits				
		Format: Array of error condition bits See the table titled Hardware-Detected Error Bits.				
		This register conta	ins the non-persistent values of all hardware-detected error condition bits.			
		Value	Name			
		1h	Error Condition Detected			

1.1.14 Logical Context Support

1.1.14.1 BB_ADDR — Batch Buffer Head Pointer

BB_	ADDR - Batch Buffer Head Pointer Register
Register Space:	MMIO: 0/2/0
Default Value:	0x0000000
Access:	RO
Size (in bits):	32
Address:	02140h
Name:	RCS Batch Buffer Head Pointer Register
ShortName:	RCS_BB_ADDR
Address:	12140h
Name:	VCS Batch Buffer Head Pointer Register
ShortName:	VCS_BB_ADDR
Address:	1A140h



	BB_	ADDR - Batch Buffer Head	d Pointer Register				
Name:	ne: VECS Batch Buffer Head Pointer Register						
ShortName: VECS_BB_ADDR							
Address:		22140h					
Name:		BCS Batch Buffer Head Pointer Registe	r				
ShortName	e:	BCS_BB_ADDR					
This registe	er contains the	current DWord Graphics Memory Address	of the last-initiated batch buffer.				
		Programming Note	5				
Programm	ing Restrictio	n: This register should NEVER be program	nmed by driver. This is for HW internal use only.				
DWord Bit	Datab Buffar	Description	on				
0 31.							
	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnha	ncementCS				
	Format:	GraphicsAddress[31:3]					
	This field spec	ifies the DWord-aligned Graphics Memory	Address where the last initiated Batch Buffer is				
	currently fetch	ing commands. If no batch buffer is curren	tly active, the Valid bit will be 0 and this field will				
	be meaningle:	SS.					
31::	2 Batch Buffer	Head Pointer					
	Source: RenderCS						
Format: GraphicsAddress[31:2]							
	This field specifies the DWord-aligned Graphics Memory Address where the last initiated Batch Buffe						
	currently fetching commands. If no batch buffer is currently active, the Valid bit will be 0 and this field w						
	be meaningless.						
2	Reserved						
	Courses	DittarCS VideoCS VideoCS2 VideoCsba	nonmantCC				
	Format:	MBZ	ncemenics				
	Reserved						
· ·	Format:		MBZ				
0	Valid						
-	Format: U1		U1				
	Value	Name	Description				
	0h	Invalid [Default]	Batch buffer Invalid				
	1h	Valid	Batch buffer Valid				



		BB	_STATE - Ba	tch Buffer	State Register	
Register Space: MMIO: 0/2/0						
Source:				F	enderCS	
Default Valu	ie:			0	x0000000	
Access:				F	RO	
Size (in bits)):			3	32	
Address:			02110h			
Name:			RCS Batch Buffer	State Register		
ShortName:			RCS_BB_STATE			
security indi This registe should alwa	icator. er should ays set ti	I not be w hese field	ritten by software. The ls via the MI_BATCH_	ese fields should o BUFFER_START	only get written by a context rest command when initiating a bate	ore. Software ch buffer.
DWord	Bit		Stored with context.	Descr	iption	
0	31:9	Reserve	d			
		Format:	_		MBZ	
	8	Reserve	d			
		Format:			MB7	
	7	Reserve	h		p==	
	1					
		Format:			MBZ	
	5	Address	Space Indicator			
		Value	Name		Description	
		0h	GGTT [Default]	This batch buffer	is located in GGTT memory	
		1h	PPGTT	This batch buffer	is located in PPGTT memory.	
	3:0	Reserve	d			
	Format:			MBZ		

1.1.14.2 BB_STATE – Batch Buffer State Register



1.1.14.3 CCID—Current Context Register

	CCID - Current Context Register				
Register Space	e: MMIO: 0/2/0				
Source:	RenderCS				
Default Value:	0x0000000				
Access:	R/W				
Size (in bits):	32				
Address:	02180h				
This register co	ontains the current logical rendering context address associated with the ring buffer in ring buffer mode				
of scheduling.	I his register contents are not valid in Exec-List mode of scheduling. Programming Notes				
The CCID regi	ster must not be written directly (via MMIO) unless the Command Streamer is completely idle (i.e., the				
Ring Buffer is	empty and the pipeline is idle). Note that, under normal conditions, the CCID register should only be				
updated from t	he command stream using the MI_SET_CONTEXT command.				
DWord Bit	Description				
0 31:12	Logical Render Context Address (LRCA)				
	Default Value: Un				
	This field contains the 4 KB-aligned Graphics Memory Address of the current Logical Pendering				
	This field contains the 4 KB-aligned Graphics Memory Address of the current Logical Rendering Context, Bit 11 MBZ				
11:10	Reserved				
	Format: MBZ				
8	Reserved				
7:4	Format: MBZ				
	Evtended State Save Enable				
3	Extended State Save Ellable Format: Enable				
	If set, the extended state identified in the Logical Context Data section of the Memory Data Formats				
	chapter, is saved as part of switching away from this logical context.				
2	Extended State Restore Enable				
	Format: Enable				
	If set, the extended state identified in the Logical Context Data section of the Memory Data Formats				
	chapter, was loaded (or restored) as part of switching to this logical context.				
1	Reserved				
	Format: MBZ				
0	Valid				
	Format: U1				
	Value Name Description				
	0h Invalid The other fields of this register are invalid. A switch away from the context will				
	[Default] not invoke a context save operation.				



_	CCID - Current Context Register					
	1h	Valid	The other fields of this register are valid, and a switch from the context will invoke the normal context save/restore operations.			

1.1.14.4 CXT_SIZE—Context Sizes

	CXT_SIZE - Context Sizes		
Register Spac	MMIO: 0/2/0		
Source:	RenderCS		
Default Value:	0x48A7B8CD		
Access:	R/W		
Size (in bits):	32		
Trusted Type:	1		
Address:	021A8h		
The actual size measured in 64 the correct valu	e of a logical rendering context is the amount of data stored/restored during a context switch and is 4B cache lines. This register will be power context save/restored. Note that this register will default to ue, so software should not have to modify it.		
DWord Bit	Description		
0 31:25	Power Context Size		
	This field indicates the Power context data that need to be save restored.		
24:22	Ring Context Size		
	Default Value: 2h		
21:16	Render Context Size		
	Default Value: 27h		
	I his field indicates the render context data that need to be save restored when extended mode is not enabled for a context.		
15:9	Extended Context Size		
	Default Value: 5Ch		
	This field indicates the render context data that need to be save restored when extended mode is enabled for a context. Note: Render context is subset of this context.		
8:6	GT1 Mode		
	Default Value: 3h		
	This field indicates the amount of data that need not be save/restored from render context in GT1 mode. Note: This is the amount of data not save/restored from TDL and SC in GT1 mode.		
5:0	VF State Context Size		
	Default Value: Dh		
	This field indicates the amount of VF unit data context save/restored in cachelines.		



	MTCH_CID_RST - Matched Context ID Reset Register		
Register Space	xe: MMIO: 0/2/0		
Project:	All		
Source: RenderCS			
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address:	0222Ch		
This register is used to generate a Context ID specific reset (Render Only). To initiate a reset, the register is writte with the pending bit set. Hardware compares the current context ID with the register and on match generates a Render Only reset. After reset is complete, HW clears the pending bit and can be programmed to generate an interrupt. The match bit is set. If the current context ID does not match this register, the pending bit is reset and a interrupt is generated. The match bit is reset. The match indicates the result of the last comparison, and its valid of when pending bit is zero.Please see MCIDRST interrupt bit assignment in the Interrupt Control Registers. DWord Bit Description 0 31:12 Match Context ID Format: U20 Contains the context ID to be compared with the currently running context ID.			
11:2	Reserved		
	Format: MBZ		
1	Match U20 Format: U20 This bit indicates the result of the match operation; 1 means the Current Context ID matches the Match Context ID field.		
0	Pending		
	Format: U20		
	This bit indicates that a matched context ID reset is pending. The bit should be set when the register is written (in order to have a pending MTCH_CID_RST request), and will be reset by hardware to indicate that the operation is completed (Either with a match or mismatch)		

1.1.14.5 MTCH_CID_RST – Matched Context ID Reset Register



1.1.14.6 SYNC_FLIP_STATUS – Wait for Event and Display Flip Flags Register

Г

SYNC_F	LIP_STATUS - Wait For Event and Display Flip Flags Register
Register Space:	MMIO: 0/2/0
Project:	All
Default Value:	0x0000000
Access:	R/W
Size (in bits):	32
Address:	022D0h
Name:	RCS Wait For Event and Display Flip Flags Register
ShortName:	RCS_SYNC_FLIP_STATUS
This register is the sa for RC6 feature.	ved value of what wait for events are still valid. This register is part of context save and restore
Dreasemming Destri	Programming Notes
This register should I	VEVER be programmed by SW, this is for HW internal use only.
DWordBit	Description
0 31 Reserved	
Format:	MBZ
30 Display Pl	ane A Asyncronous Display Flip Pending
Format:	Enable
pending, the now been Programm	a wait for the duration of a Display Flane A Flip Ferding condition. If a hip request is ne parser will wait until the flip operation has completed (i.e., the new front buffer address has oaded into the active front buffer registers). See Display Flip Pending Condition (in the Device ing Interface chapter of MI Functions.
29 Display Pl	ane A Syncronous Flip Display Pending
Format:	Enable
This field e pending, th now been Programm	nables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is the parser will wait until the flip operation has completed (i.e., the new front buffer address has oaded into the active front buffer registers). See Display Flip Pending Condition (in the Device ing Interface chapter of MI Functions.
28 Display S	prite A Syncronous Flip Display Pending
Format:	Enable
This field e pending, th now been Programm	nables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is the parser will wait until the flip operation has completed (i.e., the new front buffer address has oaded into the active front buffer registers). See Display Flip Pending Condition in the Device ing Interface chapter of MI Functions.
27 Reserved	
Format:	MBZ
26 Display Pl	ane B Asyncronous Display Flip Pending
Format:	Enable
This field e pending, th	nables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is ne parser will wait until the flip operation has completed (i.e., the new front buffer address has



1	now been leaded into the active front huffer registers). See Display Flip Pending Condition (in the D
	Programming Interface chapter of MI Functions.
25	Display Plane B Syncronous Flip Display Pending
	Format: Enable
	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the D Programming Interface chapter of MI Functions.
24	Display Sprite B Syncronous Flip Display Pending
	Format: Enable
	This field enables a wait for the duration of a Display Sprite B Flip Pending condition. If a flip request pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition in the De Programming Interface chapter of MI Functions.
23	Display Plane A Asyncronous Performance Flip Pending Wait Enable
	Source: RenderCS
	Format: Enable
	now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the D Programming Interface chapter of MI Functions.
22	Display Plane A Asyncronous Flip Pending Wait Enable
	Format: Enable
	This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the D Programming Interface chapter of MI Functions.
21	Display Plane A Syncronous Flip Pending Wait Enable
	Format: Enable
	This field enables a wait for the duration of a Display Plane A Flip Pending condition. If a flip request pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the D Programming Interface chapter of MI Functions.
20	Display Sprite A Syncronous Flip Pending Wait Enable
	Format: Enable
	This field enables a wait for the duration of a Display Sprite A Flip Pending condition. If a flip request pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address now been loaded into the active front buffer registers). See Display Flip Pending Condition in the De Programming Interface chapter of MI Functions.
4.0	Percentred
19	Reserved Format: MB7



SYNC_FLIP	STATUS - Wait For Event and Display Flip Flags		
Register			

18	Display Pipe A Scan Line Wait Enable					
	Format: Enable					
	This field enables a wait while a Display Pipe A Scan Line condition exists. This condition is defined as					
	the the start of the scan line specified in the P	Pipe A Display Scan Line Count Range Compare Register.				
	See Scan Line Event in the Device Programm	See Scan Line Event in the Device Programming Interface chapter of MI Functions.				
17	Display Pipe A Vertical Blank Wait Enable					
	Format:	Enable				
	This field enables a wait until the next Display the start of the next Display Pipe A vertical bla refresh period. See Vertical Blank Event (See	y Pipe A Vertical Blank event occurs. This event is defined as ank period. Note that this can cause a wait for up to an entire e Programming Interface).				
16	Display Pipe A H Blank Wait Enable					
	Format:	Enable				
	This field enables a wait until the start of next	t Display Pipe A Horizontal Blank event occurs. This event is				
	defined as the start of the next Display A Hori	izontal blank period. Note that this can cause a wait for up to				
	a line. See Horizontal Blank Event in the Devi	ice Programming Interface chapter of MI Functions.				
15	Display Plane B Asyncronous Performance	e Flip Pending Wait Enable				
	Source:	RenderCS				
	Format:	Enable				
	This field enables a wait for the duration of a [Display Plane B Flip Pending condition. If a flip request is				
	pending, the parser will wait until the flip opera	ration has completed (i.e., the new front buffer address has				
	now been loaded into the active front buffer re	egisters). See Display Flip Pending Condition (in the Device				
14	Display Plane B Asyncronous Flip Pending	g Wait Enable				
	Format:	Enable				
	This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is					
	bending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has					
	now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device					
	-rogramming interface chapter of MI Functions.					
13	Display Plane B Syncronous Flip Pending	Wait Enable				
·	Format:	Enable				
	This field enables a wait for the duration of a I	Display Plane B Flip Pending condition. If a flip request is				
	pending, the parser will wait until the flip opera	ration has completed (i.e., the new front buffer address has				
	now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device					
	Programming Interface chapter of MI Function	ns.				
12	Display Sprite B Syncronous Flip Pending Wait Enable					
12	Format	Enable				
	This field enables a wait for the duration of a l	Display Sprite B Flip Pending condition. If a flip request is				
	pending the parser will wait until the flip oper	ration has completed (i.e., the new front huffer address has				
	now been loaded into the active front buffer re	edisters) See Display Flip Pending Condition in the Device				
	Programming Interface chapter of MI Function	ns.				



Format: MBZ 10 Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Rises Scan Line Event in the Device Programming Interface chapter of MI Functions. 9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved Format: MBZ 10: Condition Code Wait Select MBZ 4: 0 Condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not E		Reserve	d			
10 Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Rises Scan Line Event in the Device Programming Interface chapter of MI Functions. 9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These eselect one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Conditi		Format:	-	MBZ		
Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Rese Scan Line Event in the Device Programming Interface chapter of MI Functions. 9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select Image: Image: This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h	10	Display I	Pipe B Scan Li	ne Wait Enable		
This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare R See Scan Line Event in the Device Programming Interface chapter of MI Functions. 9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved MBZ Format: MBZ 4:0 Condition Code Wait Select MBZ This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that ca		Format:	•	Enable		
the the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Rese Scan Line Event in the Device Programming Interface chapter of MI Functions. 9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description Oh Not Enabled Condition Code Wait not enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4	-	This field	enables a wait	while a Display Pipe B Scan Line condition exists. This condition is define		
9 Display Pipe B Vertical Blank Wait Enable Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code Select enabled 0h-15h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4		the the st See Scar	art of the scan l Line Event in t	ine specified in the Pipe B Display Scan Line Count Range Compare Reg he Device Programming Interface chapter of MI Functions.		
Format: Enable This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code Wait not enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4	9	Display I	Pipe B Vertical	Blank Wait Enable		
This field enables a wait until the next Display Pipe B Vertical Blank event occurs. This event is of the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to refresh period. See Vertical Blank Event (See Programming Interface). 8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These eselect one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code Select enabled 1h-5h Enabled Condition Code Select enabled; selects one of 5 codes, 0 – 4		Format:		Enable		
8 Display Pipe B H Blank Wait Enable Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These endselect one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved		refresh p	eriod. See Verti	cal Blank Event (See Programming Interface).		
Format: Enable This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved	8	Display I	Pipe B H Blank	Wait Enable		
This field enables a wait until the start of next Display Pipe B Horizontal Blank event occurs. This defined as the start of the next Display B Horizontal blank period. Note that this can cause a wait a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions. 7:5 Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code select enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4		Format [.]		Enable		
Reserved Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These eselect one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Description 0h Not Enabled Condition Code Wait not enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4		a line. Se	e Horizontal Bla	ank Event in the Device Programming Interface chapter of MI Functions.		
Format: MBZ 4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Value Name Oh Not Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved	7:5	Reserved	d	407		
4:0 Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These e select one of 15 condition codes in the EXCC register, that cause the parser to wait until that cor code in the EXCC is cleared. Value Name Oh Not Enabled Condition Code select enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4		-ormat: MBZ				
Value Name Description 0h Not Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved	4:0	Conditio	n Code Wait S	elect		
Value Name Description 0h Not Enabled Condition Code Wait not enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved	-	This field enables a wait for the duration that the corresponding condition code is active. These enal select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition code in the EXCC is cleared.				
Oh Not Enabled Condition Code Wait not enabled 1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved		Value	Name	Description		
1h-5h Enabled Condition Code select enabled; selects one of 5 codes, 0 – 4 6h-15h Reserved			Not Enabled	Condition Code Wait not enabled		
6h-15h Reserved		0h				
		0h 1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, $0 - 4$		
Decomposition Martine		0h 1h-5h 6h-15h	Enabled Reserved	Condition Code select enabled; selects one of 5 codes, 0 – 4		



1.1.14.7 SYNC_FLIP_STATUS_1 – Wait for Event and Display Flip Flags Register 1

	SYN	NC_FLIP_STATUS_1 - Wait For Registe	Event and Display Flip Flags r 1
Regist	er Spa	pace:	MMIO: 0/2/0
Defaul	t Valu	lue:	0x0000000
Acces	s:		R/W
Size (i	n bits)	s):	32
Addres	ss:	022D4h	
Name:		RCS Wait For Event and Display Flip Fla	ags Register 1
ShortN	lame:	e: RCS_SYNC_FLIP_STATUS_1	
This re for RC	gister 6 featu	er is the saved value of what wait for events are still ature.	valid. This register is part of context save and restore
DWord	Bit	t Des	scription
0	31:27	27 Reserved	MP7
i,	26.15	romat. 15 Reserved	
	20.10		
		Format:	MBZ
n 	11	SyncFlush Status	
		Format:	
		interrupt status to HWSP on sync flush done.	s bit toggle generates interrupt and also reports
r 	10	Display Plane C Asyncronous Display Flip Per	nding
		Format:	Enable
		This field enables a wait for the duration of a Disp pending, the parser will wait until the flip operation has now been loaded into the active front buffer re Device Programming Interface chapter of MI Fund	lay Plane C Flip Pending condition. If a flip request is n has completed (i.e., the new front buffer address egisters). See Display Flip Pending Condition (in the ctions.
	9	Display Plane C Syncronous Flip Display Pend	ding
		Format:	Enable
		This field enables a wait for the duration of a Disp	lay Plane C Flip Pending condition. If a flip request is
		has now been loaded into the active front buffer n	egisters). See Display Flip Pending Condition (in the
		Device Programming Interface chapter of MI Fund	ctions.
ľ	8	Display Sprite C Syncronous Flip Display Pen	ding
		Format:	Enable
		This field enables a wait for the duration of a Disp pending, the parser will wait until the flip operation has now been loaded into the active front buffer re Device Programming Interface chapter of MI Fund	lay Sprite C Flip Pending condition. If a flip request is has completed (i.e., the new front buffer address egisters). See Display Flip Pending Condition in the ctions.
1			



7	Display Plane C Asyncrono	us Performance Flip Pending Wait Enable	
	Source:	RenderCS	
	Format:		
	pending, the parser will wait u has now been loaded into the Device Programming Interface	active front buffer registers). See Display Flip Pending Condition. If a flip reque active front buffer registers). See Display Flip Pending Condition (in e chapter of MI Functions.	
6	Display Plane C Asyncrono	us Flip Pending Wait Enable	
0	Format:	Enable	
	This field enables a wait for th	e duration of a Display Plane C "Flip Pending" condition. If a flip requ	
	is pending, the parser will wai has now been loaded into the Device Programming Interface	t until the flip operation has completed (i.e., the new front buffer addreative front buffer registers). See Display Flip Pending Condition (in e chapter of MI Functions.	
5	Display Plane C Syncronous	s Flip Pending Wait Enable	
-	Format:	Enable	
	This field enables a wait for th	e duration of a Display Plane C Flip Pending condition. If a flip reque	
	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers). See Display Flip Pending Condition (in the Device Programming Interface chapter of MI Functions.		
4	Display Sprite C Syncronou	s Flip Pending Wait Enable	
4	Display Sprite C Syncronou Format: This field enables a wait for th	s Flip Pending Wait Enable Enable	
4	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface	s Flip Pending Wait Enable Enable The duration of a Display Sprite C Flip Pending condition. If a flip reques ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions.	
4	Display Sprite C Syncronou Format: This field enables a wait for th pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved	s Flip Pending Wait Enable Enable The duration of a Display Sprite C Flip Pending condition. If a flip request ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t the chapter of MI Functions.	
4	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format:	s Flip Pending Wait Enable Enable the duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t the chapter of MI Functions.	
4	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W	s Flip Pending Wait Enable Enable the duration of a Display Sprite C Flip Pending condition. If a flip request ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t the chapter of MI Functions. MBZ	
4 3 2	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format:	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ	
4	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the start of the scan line s See Scan Line Event in the D	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ fait Enable Enable e a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions.	
4 3 2 1	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the D Display Pipe C Vertical Blan	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ ait Enable e a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions.	
4 3 2 1	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the D Display Pipe C Vertical Blam Format:	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ ait Enable e a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions. K Wait Enable	
4 3 2 1	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the Device Programming Interface Display Pipe C Vertical Blance Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the Device Display Pipe C Vertical Blance Format: This field enables a wait until the start of the start of the scan Blance Format: Display Pipe C Vertical Blance Format: This field enables a wait until the provide the start of the scan line s Display Pipe C Vertical Blance Format: This field enables a wait until the provide the start of the scan line s Format: This field enables a wait until the provide the start of the scan line s Format: This field enables a wait until the provide the start of the scan line s	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ ait Enable Enable a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions. k Wait Enable Enable Enable the next Display Pipe C Vertical Blank event occurs. This event is de	
4 3 2 1	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the D Display Pipe C Vertical Blan Format: This field enables a wait until fas the start of the next Display entire refresh period. See Ver	s Flip Pending Wait Enable Enable te duration of a Display Sprite C Flip Pending condition. If a flip requentil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in techapter of MI Functions. MBZ MBZ Tait Enable a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Regencies Programming Interface chapter of MI Functions. K Wait Enable Enable the next Display Pipe C Vertical Blank event occurs. This event is define y Pipe C vertical blank period. Note that this can cause a wait for up to the tical Blank Event (See Programming Interface).	
4 3 2 1 0	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the D Display Pipe C Vertical Blan Format: This field enables a wait until 1 as the start of the next Display entire refresh period. See Ver Display Pipe C H Blank Wait	s Flip Pending Wait Enable Enable le duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ ait Enable Enable e a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions. k Wait Enable the next Display Pipe C Vertical Blank event occurs. This event is define y Pipe C vertical blank period. Note that this can cause a wait for up t tical Blank Event (See Programming Interface).	
4 3 2 1	Display Sprite C Syncronou Format: This field enables a wait for the pending, the parser will wait u has now been loaded into the Device Programming Interface Reserved Format: Display Pipe C Scan Line W Format: This field enables a wait while the the start of the scan line s See Scan Line Event in the D Display Pipe C Vertical Blan Format: This field enables a wait until field enables a wait unti	s Flip Pending Wait Enable Enable e duration of a Display Sprite C Flip Pending condition. If a flip reque ntil the flip operation has completed (i.e., the new front buffer address active front buffer registers). See Display Flip Pending Condition in t e chapter of MI Functions. MBZ ait Enable e a Display Pipe C Scan Line condition exists. This condition is define pecified in the Pipe C Display Scan Line Count Range Compare Reg evice Programming Interface chapter of MI Functions. k Wait Enable Enable the next Display Pipe C Vertical Blank event occurs. This event is def y Pipe C vertical blank period. Note that this can cause a wait for up t tical Blank Event (See Programming Interface).	



SYNC_FLIP_STATUS_1 - Wait For Event and Display Flip Flags Register 1

up to a line. See Horizontal Blank Event in the Device Programming Interface chapter of MI Functions.

1.1.15 Pipelines Statistics Counter Registers

These registers keep continuous count of statistics regarding the 3D pipeline. They are saved and restored with context but should not be changed by software except to reset them to 0 at context creation time. These registers may be read at any time; however, to obtain a meaningful result, a pipeline flush just prior to reading the registers is necessary in order to synchronize the counts with the primitive stream.

1.1.15.1 IA_VERTICES_COUNT — Reported Vertices Counter

IA_VERTICES_COUNT				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	64			
Trusted Type:	1			
Address: 02310h				
This register stores the count of vertices processed by VF. This register is part of the context save and restore.				
DWord Bit	d Bit Description			
63:0 A Vertices Count Report				
Total number of vertices fetched by the VF stage. This count is updated for every input vertex as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch Chapter in the 3D Volume.)				



1.1.15.2 IA_PRIMITIVES_COUNT — Reported Vertex Fetch Output Primitives Counter

IA_PRIMITIVES_COUNT				
Register Space: MMIO: 0/2/0				
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	64			
Trusted Type:	1			
Address: 02318h				
This register stores the count of primitives generated by VF. This register is part of the context save and restore.				
DWord Bit Description				
) 63:0 IA Primitives Count Report				
Total number of primitives output	by the Vertex Fetch (IA) stage. This count is updated for every			
primitive output by the VF stage,	as long as Statistics Enable is set in VF_STATE (see the Vertex Fetch			
Chapter in the 3D Volume.)				

1.1.15.3 VS_INVOCATION_COUNT— Reported Vertex Shader Invocation Counter

VS_INVOCATION_COUNT				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	64			
Trusted Type:	1			
Address: 02320h				
This register stores the value of the vertex count shaded by VS. This register is part of the context save and restore.				
DWord Bit Description				
0 63:0 VS Invocation Count Report	63:0VS Invocation Count Report			
Number of vertices that are dis	Number of vertices that are dispatched as threads by the VS stage. Updated only when Statistics			
Enable is set in VS_STATE (s	Enable is set in VS_STATE (see the Vertex Shader Chapter in the 3D Volume.)			



1.1.15.4 HS_INVOCATION_COUNT— Reported Hull Shader Invocation Counter

HS_INVOCATION_COUNT			
Register Space	:e: MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value	0x00000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address: 02300h			
This register stores the number of patch objects processed by the HS unit. E.g., A PATCHLIST_2 topology with 6 vertices would cause this counter to increment by 3 (there are 3 2-vertex patch objects in that topology). This register is part of the context save and restore.			
DWord Bit	Description		
0 63:0	HS Invocation Count Number of patch objects processed by the HS stage. Updated only when HS Enable and HS Statistics Enable are set in 3DSTATE_HS		

1.1.15.5 DS_INVOCATION_COUNT— Reported Domain Shader Invocation Counter

DS_INVOCATION_COUNT			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address:	02308h		
This register stores the number of domain points shaded by the DS threads. Domain points which hit in the DS cache will not cause this register to increment. Note that the spawning of a DS thread which shades two domain points will cause this counter to increment by two. This register is part of the context save and restore.			
DWord Bit	Vord Bit Description		
 63:0 DS Invocation Count Number of domain points shaded by the DS threads. Updated only when DS Function Enable and Statistics Enable are set in 3DSTATE_DS 			



1.1.15.6 **GS_INVOCATION_COUNT** — Reported Geometry Shader Thread Invocation Counter

GS_INVOCATION_COUNT				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	64			
Trusted Type:	1			
Address:	02328h			
This register stores the number of objects that are part of geometry shader threads. This register is part of the context save and restore.				
DWord Bit	Description			
0 63:0 GS Invocation Count Number of objects that are dispatched as a geometry shader threads invoked by the GS stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.)				

1.1.15.7 **GS_PRIMITIVES_COUNT** — Reported Geometry Shader Output Primitives Counter

GS_PRIMITIVES_COUNT			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address: 02330h			
This register reflects the total number of primitives that have been output by the Geometry Shader stage. This register is part of the context save and restore.			
DWord Bit	Description		
 63:0 GS Primitives Count Total number of primitives output by the geometry stage. Updated only when Statistics Enable is set in GS_STATE (see the Geometry Shader Chapter in the 3D Volume.) 			



1.1.15.8 CL_INVOCATION_COUNT— Reported Clipper Thread Invocation Counter

CL_INVOCATION_COUNT				
Register Space:	MMIO: 0/2/0			
Project:	All			
Source:	RenderCS			
Default Value:	0x0000000, 0x0000000			
Access:	R/W			
Size (in bits):	64			
Trusted Type:	1			
Address:	02338h			
This register stores the count of objects entering the Clipper stage. This register is part of the context save and restore.				
DWord Bit	Description			
0 63:0 CL Invocation Count Report				
Number of objects entering the c	lipper stage. Updated only when Statistics Enable is set in			
CLIP_STATE (see the Clipper Chapter in the 3D Volume.)				

1.1.15.9 CL_PRIMITIVES_COUNT— Reported Clipper Output Primitives Counter

CL_PRIMITIVES_COUNT			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address:	02340h		
This register reflects the total number of primitives that have been output by the clipper. This register is part of the context save and restore.			
DWord Bit	Description		
0 63:0 Clipped Primitives Output Count Total number of primitives output by the clipper stage. This count is updated for every primitive output by the clipper stage, as long as Statistics Enable is set in SF_STATE (see the Clipper and SF Chapters in the 3D Volume.)			



1.1.15.10 PS_INVOCATION_COUNT— Reported Pixels Shaded Counter

PS_INVOCATION_COUNT			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address:	02348h		
DWord Bit	Description		
0 63:0 PS Invocation Count			
Reflects a count of the total nur	Reflects a count of the total number of pixels (including unlit "helper pixels" within a subspan that need to		
go through the PS shader to provide $2x^2$ gradients) that are dispatched to pixel shader invocations while Statistics Enable is set in the Windower. See the Windower chapter of the 3D volume for details. This			
count will generally be much greater than the actual count of PS threads since a single thread may			
process up to 32 pixels.			

1.1.15.11 PS_DEPTH_COUNT — Reported Pixels Passing Depth Test Counter

PS_DEPTH_COUNT			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Trusted Type:	1		
Address:	02350h		
This register stores the value of the count of pixels that have passed the depth test. This register is part of the context save and restore. Note that the value of this register can be obtained in a pipeline-synchronous fashion without a pipeline flush by using the 3DCONTROL command. See 3D Overview in the 3D volume.			
DWord Bit	t Description		
0 63:0 Depth Count This register refle pixels are counte 3D volume for de	cts the total number of pixels that have passed the depth test (i.e., will be visible). All d when Statistics Enable is set in the Windower State. See the Windower chapter of the tails. Pixels that pass the depth test but fail the stencil test will not be counted.		



	ті	MESTAMP - Reported Timestamp Count		
Register Spac	e:	MMIO: 0/2/0		
Project:		All		
Source:		RenderCS		
Default Value:		0x0000000, 0x0000000		
Access:		RO. This register is not set by the context restore.		
Size (in bits):		64		
Address:	Address: 02358h			
This register provides an elapsed real-time value that can be used as a timestamp for GPU events over short periods of time. Note that the value of this register can be obtained in a 3D pipeline-synchronous fashion without a pipeline flush by using the PIPE_CONTROL command. See 3D Geometry Pipeline in the "3D and Media" volume. This register (effectively) counts at a constant frequency by adjusting the increment amount according to the actual reference clock frequency. SW therefore does not need to know the reference clock frequency. This register is not reset by a graphics reset. It will maintain its value unless a full chipset reset is performed. Note: This timestamp register reflects the value of the PCU TSC. The PCU TSC counts 10ns increments; this timestamp reflects bits 28:3 of the TSC (i.e., 20ns grapularity, rolling over event 1.5 hours).				
DWord	Bit	Description		
0	63:36	Reserved Format: MBZ		
	35:0	Timestamp Value Format: U32 This register toggles eveny 80 ns. The upper 28 bits are zero		

1.1.15.12 TIMESTAMP — Reported Timestamp Count

1.1.15.13 SO_NUM_PRIMS_WRITTEN[0:3]— Stream Output Num Primitives Written Counters

SO_NUM_PRIMS_WRIT	FEN[0:3] - Stream Output Num Primitives Written Counter
Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x0000000, 0x0000000
Access:	R/W
Size (in bits):	64
Address:	05200h-0521Fh
There is one 64-bit register for each of the 4 Stream Out Stream #0)5208h-520Fh SO_NU SO_NUM_PRIMS_WRITTEN2 (for Stream C Out Stream #3)These registers are used to c the SO stage has successfully written to a pa overflow detection. (See the Stream Output s save and restore	supported streams:5200h-5207h SO_NUM_PRIMS_WRITTEN0 (for JM_PRIMS_WRITTEN1 (for Stream Out Stream #1)5210h-5217h Out Stream #2)5218h-521Fh SO_NUM_PRIMS_WRITTEN3 (for Stream count the number of primitives (aka objects: points, lines, triangles) which articular "stream's" Streamed Vertex Output buffers, subject to buffer section of the 3D pipeline volume).These registers are part of the context



Ī	DWord	Bit	Description			
Ī	0	63:0	Num Prims Written Count			
			Format:	U64		
			his count is incremented (by one) every time a GS thread outputs a DataPort Streamed Vertex Buffer			
			Write message with the Increment Num Prims Written bit set in the message header (see the Geometry			
			Shader and Data Port chapters in the 3D Volume.)			

1.1.15.14 SO_PRIM_STORAGE_NEEDED[0:3] —Stream Output Primitive Storage Needed Counters

SO_PRIM_STORAGE_NEEDED[0:3] - Stream Output Primitive Storage Needed Counters	
Register Space:	MMIO: 0/2/0
Source:	RenderCS
Default Value:	0x0000000, 0x0000000
Access:	RO. This register is set by the context restore.
Size (in bits):	64
Address:	05240h-0525Fh
There is one 64-bit register for each of the 4 supported streams:	
5240h-5247h SO_PRIM_STORAGE_NEEDED0 (for Stream Out Stream #0) 5248h-524Fh SO_PRIM_STORAGE_NEEDED1 (for Stream Out Stream #1) 5250h-5257h SO_PRIM_STORAGE_NEEDED2 (for Stream Out Stream #2) 5258h-525Fh SO_PRIM_STORAGE_NEEDED3 (for Stream Out Stream #3) These registers are used to count the number of primitives (aka objects: points, lines, triangles) which the SO stage has or would have written to a particular "stream's" Streamed Vertex Output buffers if all buffers had been large enough to accommodate the writes. (See the Stream Output section of the 3D pipeline volume). These registers are part of the context save and restore. DWord Bit	
0 63:0 Prim Storage Needed Count	
Format: This count is inc attempts to write number of buffe	U64 remented (by one) by the SOL stage for each object (point, line, triangle) it writes or to the corresponding stream's output buffers. The count is not affected by the actual s bound to the stream.


1.1.15.15 SO_WRITE_OFFSET[0:3] —Stream Output Write Offsets

SO_WRITE_OFFSET[0:3] - Stream Output Write Offsets					
Register Space	e: MMIO: 0/2/0				
Source:	RenderCS				
Default Value:	ult Value: 0x0000000				
Access:	RW. This register is set by the context restore.				
Size (in bits):	32				
Address:	05280h-0528Fh				
There is one	R/W 32-bit register for each of the 4 supported stream output buffer slots:				
5280h-5283h	SO_WRITE_OFFSET0 (for Stream Out Buffer #0)				
5284h-5287h	SO_WRITE_OFFSET1 (for Stream Out Buffer #1)				
5288h-528Bh	SO_WRITE_OFFSET2 (for Stream Out Buffer #2)				
528Ch-528Fh	SO_WRITE_OFFSET3 (for Stream Out Buffer #3)				
These register slots. Softwar part of stream commands. (3 These register	These registers are used to set and track a DWord-granular Write Offset for each of the 4 Stream Output Buffer slots. Software can directly write them via MI_LOAD_REGxxx commands. The SOL stage will increment them as part of stream output processing. Software can cause them to be written to memory via MI_STORE_REGxxx commands. (See the Stream Output section of the 3D pipeline volume).				
	Programming Notes				
Software point that	must ensure that no HW stream output operations can be in process or otherwise pending at the the MI_LOAD/STORE commands are processed. This will likely require a pipeline flush.				
• The SOL stage will effectively advance the write offset by the buffer's Surface Pitch after each vertex is written (assuming no overflow is detected in any targetted SO buffer). Under "normal" conditions one would expect software to initialize the WriteOffset to some (possibly zero) multiple of Surface Pitch in order to align vertex writes to the buffer's Base Address, though it is not required to do so.					
DWord Bit	Description				
0 31:2 W	rite Offset				
	smoti				
This field contains a DWord offset from the corresponding SO buffer's Base Address value. The SOL					
stage uses this value as a write offset when performing writes to the buffer. The SOL stage will					
ind the Pr	increment this value as a part of performing stream output to the buffer. Note that the SOL stage uses the buffer's Surface Pitch to advance the Write Offset, without regard to the buffer's Base Address (see Programming Notes above).				
1:0 R e	eserved				
Fc	ormat: MBZ				



1.1.16 Predicate Render Registers

П

1.1.16.1 MI_PREDICATE_SRC0 - Predicate Rendering Temporary Register0

MI_PREDICATE_SRC0 -	Predicate Rendering Temporary Register0
Register Space:	MMIO: 0/2/0
Project:	All
Source:	RenderCS
Default Value:	0x0000000, 0x0000000
Access:	R/W
Size (in bits):	64
Address:	02400h-02407h
DWord Bit	Description
0 63:0 MI_PREDICATE_SRC0	
This register is a temporary reg details.	ister for Predicate Rendering. See Predicate Rendering section for more

1.1.16.2 MI_PREDICATE_SRC1- Predicate Rendering Temporary Register1

MI_PI	REDICATE_SRC1 - Predicate Rendering Temporary Register1
Register Sp	ace: MMIO: 0/2/0
Source:	RenderCS
Default Valu	Je: 0x0000000, 0x0000000
Access:	R/W
Address:	02408h-0240Fh
DWord Bit	Description
0 63:0	MI_PREDICATE_SRC1
	This register is a temporary register for Predicate Rendering. See Predicate Rendering section for more details.



1.1.16.3 MI_PREDICATE_DATA- Predicate Rendering Data Storage

MI_PREDICATE_DATA - Predicate Rendering Data Storage			
Register Space:	MMIO: 0/2/0		
Project:	All		
Source:	RenderCS		
Default Value:	0x0000000, 0x0000000		
Access:	R/W		
Size (in bits):	64		
Address:	02410h-02417h		
DWord Bit	Description		
0 63:0 MI_PREDICATE_DATA			
This register is used either as computed value based off the MI_PREDICATE_SRC0 and MI_PREDICATE_SRC1 or a temporary register. See Predicate Rendering section for more details.			

1.1.16.4 **MI_PREDICATE_RESULT – Predicate Rendering Data Result**

MI_PREDICATE_RESULT - Predicate Rendering Data Result			
Register Space	e:	MMIO: 0/2/0	
Project:		All	
Source:		RenderCS	
Default Value:		0x0000000	
Access:		R/W	
Size (in bits):		32	
Address:		02418h	
DWord	Bit	Description	
0	31:1	Reserved	
		Format: MBZ	
	0	MI_PREDICATE_RESULT This bit is the result of the last MI_PREDICATE.	



1.1.17 AUTO_DRAW Registers

1.1.17.1 3DPRIM_END_OFFSET – Auto Draw End Offset

		3DPRIM_END_OFFSET - Auto Draw End Offset			
Registe	er Sp	ace: MMIO: 0/2/0			
Source	:	RenderCS			
Default	Valu	ue: 0x0000000			
Access	:	R/W			
Size (in	bits): 32			
Address	Address: 02420h-02423h				
DWord	Bit	Description			
0	31:0	End Offset			
		Format: U32			
	This register is used to store the end offset value used by the Vertex Fetch to determine when to st processing the 3D_PRIMITIVE command. This register is valid when the End Offset Enable is set i 3D_PRIMITIVE command.				

1.1.17.2 3DPRIM_START_VERTEX – Load Indirect Start Vertex

3DPRIM_START_VERTEX - Loa	ad Indirect Start Vertex		
Register Space:	MMIO: 0/2/0		
Source:	RenderCS		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address: 02430h-02433h			
DWord Bit Descri	ption		
Format:	U32		
This register is used to store the Start Vertex of the 3D_PRIMITIVE command when Load Indirect Enable is set.			



1.1.17.3 3DPRIM_VERTEX_COUNT – Load Indirect Vertex Count

3DPRIM_VERTEX_COU	NT - Load Indirect Vertex Count		
Register Space:	MMIO: 0/2/0		
Source:	RenderCS		
Default Value:	0x0000000		
Access:	R/W		
Size (in bits):	32		
Address: 02434	h-02437h		
DWord Bit	Description		
0 31:0 Vertex Count			
Format:	U32		
This register is used to store the Vertex Count of the 3D_PRIMITIVE command when Load Indirect			
Enable is set.			

1.1.17.4 3DPRIM_INSTANCE_COUNT – Load Indirect Instance Count

3DPRIM_INSTANCE_CO	UNT - Load Indirect Instance Count	
Register Space:	MMIO: 0/2/0	
Source:	RenderCS	
Default Value:	0x0000000	
Access:	R/W	
Size (in bits):	32	
Address: 02438h-0243Bh		
Nord Bit Description		
0 31:0 Instance Count		
This register is used to store the Instance Count of the 3D_PRIMITIVE command when Load Indirect		
Enable is set.		



1.1.17.5 3DPRIM_START_INSTANCE – Load Indirect Start Instance

3DPRIM_START_INSTANCE - Lo	ad Indirect Start Instance		
Register Space:	MMIO: 0/2/0		
Source: Default Value: Access:	RenderCS 0x00000000 R/W		
Size (in bits):	32		
Address: 0243Ch-0243Fh			
DWord Bit Descr			
Format: This register is used to store the Start Instance of the Enable is set.	U32 3D_PRIMITIVE command when Load Indirect		

1.1.17.6 3DPRIM_BASE_VERTEX – Load Indirect Base Vertex

1.1.18 MMIO Registers for GPGPU Indirect Dispatch

This register is normally written with the MI_LOAD_REGISTER_MEMORY command rather than from the CPU.

These registers should not be written with 0 for these projects. To avoid this, the MI_LOAD_REGISTER_MEMORY command which writes them from an address in memory which was



written by a previous GPGPU_WALKER command will need to be checked with the following command sequence. The commands in red are the additional commands to implement the workaround:

MI_LOAD_REGISTER_MEMORY Xaddress, GPGPU_DISPATCHDIMX

MI_CONDITIONAL_BATCH_BUFFER_END Xaddress, 0 // Compare X dimension to 0, end batch buffer if 0

MI_LOAD_REGISTER_MEMORY GPGPU_DISPATCHDIMY

MI_CONDITIONAL_BATCH_BUFFER_END Yaddress, 0 // Compare Y dimension to 0, end batch buffer if 0

MI_LOAD_REGISTER_MEMORY GPGPU_DISPATCHDIMZ

MI_CONDITIONAL_BATCH_BUFFER_END Zaddress, 0 // Compare Z dimension to 0, end batch buffer if 0

GPGPU_WALKER // Walker with indirect dispatch

This way, if any dimension is 0 we would not execute the GPGPU_WALKER. This has the limitation that the indirect GPGPU_WALKER has to be the last WALKER of the batch buffer.

1.1.18.1 **GPGPU_DISPATCHDIM(X/Y/Z) - GPGPU Dispatch Dimension (X/Y/Z)**

These registers are normally written with the MI_LOAD_REGISTER_MEMORY command rather than from the CPU.

GPGPU_DISPATCHDIMX - GPGPU Dispatch Dimension X					
Register Space: M		MMIO: 0/2/0			
Source:	e: RenderCS				
Default Valu	le:	0x0000000			
Access:		R/W			
Size (in bits)): 32				
Address: 02500h					
DWord B	3it	Description			
0 31	:0	Dispatch Dimension X			
		Format: U32			
		The number of thread groups to be dispatched in the X dimension (max x + 1).			
		Value	Name	Project	
		1,FFFFFFFh			



GF	GPU_DISPATCHDIMY - GPGPU	J Dispatch Dir	nension Y	
Register Space	9:	MMIO: 0/2/0		
Source:		RenderCS		
Default Value:	ue: 0x0000000			
Access:		R/W		
Size (in bits):	Size (in bits): 32			
Address:	Address: 02504h			
DWord Bit	Description			
0 31:0	Dispatch Dimension Y			
	Format:	U32		
	The number of thread groups to be dispatched in the Y dimension (max y + 1			
	Value	Name	Project	
	1,FFFFFFFh			

	GP	GPU_DISPATCHDIMZ - GPGPU	J Dispatch Dir	mension Z
Register Space: MMIO: 0/2/0				
Source: RenderCS				
Default V	alue:		0x0000000	
Access:			R/W	
Size (in b	oits):		32	
Address:		(02508h	
DWord	Bit	Description		
0	31:0	Dispatch Dimension Z		
		Format:	U32	
		The number of thread groups to be dispatched in the Zdimension (max Z + 1)		+ 1)
		Value	Name	Project
		1,FFFFFFFh		



1.1.18.2 TS_GPGPU_THREADS_DISPATCHED – Count Active Channels Dispatched

т е	6_G	PGPU_THREADS_DISPATCHED - Count Active Channels Dispatched		
Register	Space	e: MMIO: 0/2/0		
Project:		All		
Source:		RenderCS		
Default V	alue:	0x00000000, 0x00000000		
Access:		R/W		
Size (in b	oits):	64		
Trusted T	ype:	1		
Address:		02290h		
This regis	ter is	used to count the number of active channels that TS sends for dispatch. For each dispatch the active		
bits in the	exec	ution mask are summed and added to this register. This register is reset when a write occurs to 2290h		
DWord	Bit			
0	63:0			
		Format: U64		
		This count is increased by the number of active bits in the execution mask each time the TS sends a GPGPU dispatch.		

1.1.19 Memory Interface Registers

Г

1.1.19.1 **PWRCTX_REST_DONE - Power Context Restore Done**

PWRC	PWRCTX_REST_DONE - Power Context Restore Done		
Register Space:	egister Space: MMIO: 0/2/0		
Default Value: 0x0000000			
Address:	04000h-04003h		
Power Context Restore	e Done		
DWord Bit		Description	
0 31:16	Mask Bits		
	Default Value:		0000h
	Access:		RO
	Mask Bits		
15:1	Extra Mask Bits		
	Default Value:	00000000000000b	
	Access:	R/W	



	PWRCTX_REST_DONE - Power Context Restore Done		Done
		Extra Mask Bits	
1	0	Restore Done	
		Default Value:	0b
		Access:	R/W
		GAM - CS will write to indicate 'restore done' It is a config message register between CS & GAM	

1.1.19.2 WR_WATERMARK - Write Watermark

		WR_WATERMARK -	Write Watermark	
Regist	er Spa	ace:	MMIO: 0/2/0	
Defaul	t Valu	e:	0x000FFEA4	
Addres	ss:	04028h-0402Bh		
Write	Water	mark		
DWord	Bit	D	escription	
0	31:20	Counter Extra Bits		
		Default Value:	00000000000b	
		Access:	R/W	
		Counter Extra Bits		
1	19	Watermark Timeout Enable		
		Default Value:		1b
		Access:		R/W
		Watermark timeout enable.		
	18:8	Watermark Timeout		
		Default Value:	1111111110b	
		Access:	R/W	
		Number of clocks that the write pipe queue is a writes to the queue. Once this value is met, an considered reach, and all pending write reques	Illowed to keep a ready write o d if the feature is enabled, the sts will be issued.	cycle, without reads or watermark will be



	Default Value: Access: Enable write request grouping	1b R/W
	Access: Enable write request grouping	R/W
	Enable write request grouping	
6:0	High Watermark	
	Default Value:	0100100b
	Access:	R/W
	This is the number of write requests to initiated, it will continue until all the av	o be collected before initiating a write burst. Once a burst is railable writes are requested.

1.1.19.3 GFX_PRIO_CTRL - GFX Arbiter Client Priority Control

GI	FX_P	RIO_CTRL - GFX Arbit	er Client Priority	Control
Register Space:		MMIO: 0/2/0		
Default Value:		0x00011D10		
Address:		0402Ch-0402Fh		
GFX Arbiter Clie	ent Priori	ity Control		
DWord	Bit		Description	
0 31:	:17	Extra 402C Register		
		Default Value:	000000000000000b	
		Access:	R/W	
		Extra 402C Register		
16:	5:12	Read Rstrm Max Reject		
		Default Value:	1000)1b
		Access:	R/W	
		Read Rstrm Max Reject		
11:	:9	gapc_gam_c_priority		
		Default Value:		110b
		Access:		R/W



	GFX_PRIO_CTRL - GFX Arbiter Client Priority Control		Control
		gapc_gam_c_priority - Lowest Bit [9] is not used	
1	8:6	gapc_gam_z_priority	
		Default Value:	100b
		Access:	R/W
		gapc_gam_z_priority - Lowest Bit [6] is not used	
1	5:3	gapc_gam_I3_priority	
		Default Value:	010b
		Access:	R/W
		gapc_gam_l3_priority - Lowest Bit [3] is not used	
	2.0	gafm gam priority	
	2.0	Default Value:	000b
		Access:	R/W
		Client Priority control bitss gafm_gam_priority - Lowest Bit [0] is not used	

1.1.19.4 **GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests** 0

GFX	_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0
Register Spa	ace: MMIO: 0/2/0
Default Valu	e: 0x0000000
Address:	04034h-04037h
GFX_PEND	_TLB_0 - Max Outstanding Pending TLB Requests 0
DWord Bit	Description
0 31	TEX Limit Enable Bit
	Default Value: 0b



	/100035.	R/W
	TEX Limit Enable bit Project: All Forma	t: U1
	This bit is used to enable the pending T	LB requests limitation function for the Texture Cache
		· · · · · · · · · · · · · · · · · · ·
	When set, the number of internal pendi programmed counter value.	ng read requests which require a TLB read will not e:
30	Reserved Bit	
	Default Value:	Ob
	Access:	RO
	Reserved Project: All Format: MBZ	
29:2	4 TEX TLB Limit Count	
	Default Value:	000000b
	Access:	R/W
	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte	at: U6 ernal pending read requests which require a TLB read
	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte	at: U6 ernal pending read requests which require a TLB read
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte DC Limit Enable bit	at: U6 ernal pending read requests which require a TLB read
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte DC Limit Enable bit Default Value: Access:	at: U6 ernal pending read requests which require a TLB read
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte DE Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format:	at: U6 ernal pending read requests which require a TLB read 0b R/W U1
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inte DE Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T	at: U6 ernal pending read requests which require a TLB read 0b R/W U1 LB requests limitation function for the Instruction Ca
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inter DC Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T When set, the number of internal pendi programmed counter value.	at: U6 ernal pending read requests which require a TLB read 0b R/W U1 LB requests limitation function for the Instruction Ca ng read requests which require a TLB read will not e
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inter DC Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T When set, the number of internal pendi programmed counter value.	at: U6 ernal pending read requests which require a TLB read 0b R/W U1 LB requests limitation function for the Instruction Car ng read requests which require a TLB read will not e
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inter DC Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T When set, the number of internal pendi programmed counter value.	at: U6 ernal pending read requests which require a TLB read 0b R/W U1 LB requests limitation function for the Instruction Ca ng read requests which require a TLB read will not e
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed intervent DC Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T When set, the number of internal pendi programmed counter value. Reserved Bit Default Value: Access:	at: U6 ernal pending read requests which require a TLB read Ob R/W U1 LB requests limitation function for the Instruction Ca ng read requests which require a TLB read will not e Ob RO
23	TEX TLB Limit Count Project: All Forma This is the MAX number of Allowed inter DC Limit Enable bit Default Value: Access: DC Limit Enable bit Project: All Format: This bit is used to enable the pending T When set, the number of internal pendi programmed counter value. Reserved Bit Default Value: Access: Reserved Project: All Format: MBZ	at: U6 ernal pending read requests which require a TLB read 0b R/W U1 U1 LB requests limitation function for the Instruction Cat ng read requests which require a TLB read will not e: 0b RO



DC TLB Limit Count Project:All Format:U6 This is the MAX number of Allowed internal pending read requests which require a TLB rest 15 VF Limit Enable bit 15 VF Limit Enable bit 16 Default Value: Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: Ob Access: RO Reserved Bit Default Value: Default Value: 000000b Access: R/W VF TLB Limit Count Default Value: Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit Default Value: Default Value: Db Access: R/W VMC Limit Enable bit Default Value: Default Value: Db Access:<		Access:	R/W
DC TLB Limit Count Project: All Pormat: U6 This is the MAX number of Allowed internal pending read requests which require a TLB real 15 VF Limit Enable bit Default Value: 0b Access: RW VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not oprogrammed counter value. 0b 14 Reserved Bit 0b Default Value: 0b Access: RO Reserved Project: All Format: MBZ 13.8 VF TLB Limit Count 0000000b Access: RW VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read r VMC Limit Enable bit 0b Access: RW VMC Limit Enable bit 0b Access: RW VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. a Reserved Bit Default Value:<			
This is the MAX number of Allowed internal pending read requests which require a TLB real perfault Value: 0b Access: RW VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 0b 14 Reserved Bit 0b Default Value: 0b Access: RO Reserved Project: All Format: MBZ 0b 13:8 VF TLB Limit Count 0000000b Default Value: 0000000b Access: R/W VF TLB Limit Count 0000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read r VMC Limit Enable bit 0b Default Value: 0b Access: R/W VMC Limit Enable bit Default Value: VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. <td></td> <td>DC TLB Limit Count Project: All Forma</td> <td>at:U6</td>		DC TLB Limit Count Project: All Forma	at:U6
15 VF Limit Enable bit 0b Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation When set, the number of internal pending read requests which require a T not exceed the programmed counter value. 3 Reserved Bit Default Valu		This is the MAX number of Allowed in	ternal pending read requests which require a TLB read
15 VF Limit Enable bit 0b Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ RO 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit he pending TLB requests limitation function for the Video Motion Compensation . When se			
15 VF Limit Enable bit 0b Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not o programmed counter value. 0b 14 Reserved Bit 0b Default Value: 0b Access: RO Reserved Project: All Format: MBZ 0b 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading read: update the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a Tnb require a This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. i Reserved Bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which			
Default Value: 0b Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not oprogrammed counter value. 0b 14 Reserved Bit 0b Default Value: 0b Access: RO Reserved Project: All Format: MBZ Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading value: vMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Poject: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. i Reserved Bit	15	VF Limit Enable bit	
Access: R/W VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. Default Value: 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ RO 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of Allowed internal pending read requests which require a TLB reading the Access: 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. a Reserved Bit Default Value:		Default Value:	Ob
VF Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count 000000b Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit 7 VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. 3 Reserved Bit Default Value: Default Value:		Access:	R/W
This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading the function for the Video Motion Compensation . When set, the number of internal pending read requests which require a TLB reading the programmed counter value. r VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. s Reserved Bit		VF Limit Enable bit Project: All Forma	it: U1
When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ RO 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading the transformation of the Video Motion for the Video Internal pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed Bit personal to the programmed counter value. Image: Project of the programmed counter value.		This bit is used to enable the pending	TLB requests limitation function for the Vertex Fetch
When set, the number of internal pending read requests which require a TLB read will not programmed counter value. 14 Reserved Bit 14 Default Value: 0b Access: RO Reserved Project: All Format: MBZ Ro 13:8 VF TLB Limit Count 000000b Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Default Value: Default Value: 0b Access: R/W VMC Limit Enable bit Default Value: VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Statement Idum: Internal Pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value.			
programmed counter value: 14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ RO 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of Allowed internal pending read requests which require a TLB reading the MAX number of internal pending read requests which require a TLB reading the pending read requests which require a T not exceed the programmed counter value. States of the programmed counter value. Default Value:		When set, the number of internal pend programmed counter value	ding read requests which require a TLB read will not e
14 Reserved Bit 0b Default Value: 0b Access: RO Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count 000000b Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB rest 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. is Reserved Bit			
14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ 000000b 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read r VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. s Reserved Bit Internal pending read requests which require a T not exceed the programmed counter value.			
14 Reserved Bit Default Value: 0b Access: RO Reserved Project: All Format: MBZ RO 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read r VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. s) Reserved Bit		December 2 Dit	
Peradit Value: 00 Access: RO Reserved Project: All Format: MBZ 000000b 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 R/W This is the MAX number of Allowed internal pending read requests which require a TLB read VMC Limit Enable bit 0b Access: Qb VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Value:	14	Reserved Bit	
rooussi. produssi. Reserved Project: All Format: MBZ 13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 R/W This is the MAX number of Allowed internal pending read requests which require a TLB read r VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. s) Reserved Bit			BO
13:8 VF TLB Limit Count Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read 7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 Default Value: This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. S Reserved Bit		Reserved Project: All Format: MBZ	
Default Value: 000000b Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Served Bit Default Value:	13.8	VF TLB Limit Count	
Access: R/W VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read VMC Limit Enable bit Ob Default Value: Ob Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Value:	10.0	Default Value:	000000b
VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB read VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Value:		Access:	R/W
VF TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending read requests which require a TLB rest VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Value:			
This is the MAX number of Allowed internal pending read requests which require a TLB realized in the mathematical structure in the structure in the mathematical structure in the structure		VF TLB Limit Count Project: All Forma	at: U6
7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. S Reserved Bit Default Value: Internal pending read requests which require a T not exceed the programmed counter value.		This is the MAX number of Allowed in	ternal pending read requests which require a TLB rea
7 VMC Limit Enable bit Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. State Reserved Bit Default Value: Internal pending read requests which require a T not exceed the programmed counter value.			
Default Value: 0b Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Value:	7	VMC Limit Enchlo bit	
Access: R/W VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Volue:	(Default Value:	0b
VMC Limit Enable bit Project: All Format: U1 This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Volue:		Access:	R/W
This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value.		V/MC Limit Enchla hit Droiget: All Form	not 111
This bit is used to enable the pending TLB requests limitation function for the Video Motior Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value.		VINC LIMIT Enable bit Project: All Form	
Compensation . When set, the number of internal pending read requests which require a T not exceed the programmed counter value. Reserved Bit Default Volue:		This bit is used to enable the pending TLB requests limitation function for the Video Motion	
Reserved Bit Default Value:		Compensation . When set, the number	or of internal pending read requests which require a TI
3 Reserved Bit		not exceed the programmed counter v	value.
3 Reserved Bit			
5 Reserved Bit			
		D	
	6	Reserved Bit Default Value:	Ob



GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0					
Reserved Project: All Format: MBZ					
5:0	VMC TLB Limit Count				
	Default Value:	00000b			
	Access:	R/W			
	VMC TLB Limit Count Project: All Format: U6 This is the MAX number of Allowed internal pending	read requests which require a TLB read.			

B/D/F/Type:0/0/0/GAMunit_Config

Address Offset:4034-4037h

Default Value:0000000h

Access: RO; RW;

Size:32 bits

GFX_PEND_TLB_0 - Max Outstanding Pending TLB Requests 0

Bit	Access	Default Value	RST/PWR	Description	
31	RW	0b	Core	TEX Limit Enable Bit (TEXLEN):	
				TEX Limit Enable bit Project: All Format: U1	
				This bit is used to enable the pending TLB requests limitation function for the Texture Cache	
				When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
30	RO	0b	Core	Reserved Bit (RSVD)-	
				Reserved Project: All Format: MBZ	
29:24	RW	000000b	Core	TEX TLB Limit Count (TEXTLBLCNT):	
				TEX TLB Limit Count Project: All Format: U6	
				This is the MAX number of Allowed internal pending read requests which require a TLB read	
23	RW	0b	Core	DC Limit Enable bit (DCLEN):	
				DC Limit Enable bit Project: All Format: U1	



Bit	Access	Default Value	RST/PWR	Description	
				This bit is used to enable the pending TLB requests limitation function for the	
				Instruction Cache.	
				read will not exceed the programmed counter value.	
22	RO	0b	Core	Reserved Bit (RSVD):	
				Reserved Project: All Format: MBZ	
21:16	RW	000000b	Core	DC TLB Limit Count (DCTLBLCNT):	
				DC TLB Limit Count Project:All Format:U6	
				This is the MAX number of Allowed internal pending read requests which require	
				a TLB read.	
15	RW	0b	Core	VF Limit Enable bit (VFLEN):	
				VF Limit Enable bit Project: All Format: U1	
				This bit is used to enable the pending TLB requests limitation function for the Vertex Fetch	
				When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
14	RO	Оb	Core	Reserved Bit (RSVD):	
				Reserved Project: All Format: MBZ	
13:8	RW	00000b	Core	VF TLB Limit Count (VFTLBLCNT):	
				VF TLB Limit Count Project: All Format: U6	
				This is the MAX number of Allowed internal pending read requests which require a TLB read.	
- 7	DIA	0			
1	RW	dD	Core	VMC Limit Enable bit (VMCLEN):	
				VMC Limit Enable bit Project: All Format: U1	
				This bit is used to enable the pending TLB requests limitation function for the Video Motion Compensation. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed counter value.	
	D	0'			
6	KO	Ub	Core	Reserved Bit (RSVD):	
				Reserved Project: All Format: MBZ	



П

		Default			
Bit	Access	Value	RST/PWR	Description	
5:0	RW	000000b	Core	VMC TLB Limit Count (VMCTLBLCNT):	
				VMC TLB Limit Count Project: All Format: U6	
				This is the MAX number of Allowed internal pending read requests which require a TLB read.	

1.1.19.5 **GFX_PEND_TLB_1 - Max Outstanding Pending TLB Requests 1**

GFX	_PEND_TLB_1 - Max Outstanding	g Pending TLB	Requests 1			
Register Spa	ace:	MMIO: 0/2/0				
Default Valu	Default Value: 0x0000000					
Address:	04038h-0403Bh					
GFX_PEND	_TLB_1 - Max Outstanding pending TLB requests 1					
DWord Bit	Descrip	tion				
0 31	SOL LIMIT Enable bit		Oh			
	Access.		K/W			
	SOL Limit Enable bit Project: All Format: U1					
	This bit is used to enable the pending TLB requests limitation function for the SOL. When set, the number of internal pending read requests which require a TLB read will not exceed the programmed					
	counter value.					
30	Reserved Bits					
	Default Value:		0b			
	Access:		RO			
	Reserved Project: All Format: MBZ					
			,			
29:24	SOL TLB Limit Count					
	Default Value:	000000b				
	Access:	IR/W				
	SOL TLB Limit Count Project: All Format: U6					
	This is the MAX number of Allowed internal pending	read requests which requ	ire a TLB read.			
23	L3 Limit Enable bit					
	Default Value:		0b			
	Access:		R/W			

Г



	L3 Limit Enable bit Project: All Format: U1			
	This bit is used to enable the pending TLB request number of internal pending read requests which re counter value.	s limitation function for the L3. When set, the quire a TLB read will not exceed the program		
22	Reserved Bit			
	Default Value:	Ob		
	Access:	RO		
	Reserved Project: All Format: MBZ			
21:16	3L3 TLB Limit Count			
	Default Value:	00000b		
	Access:	R/W		
	L3 TLB Limit Count Project: All Format: U6			
	This is the MAX number of Allowed internal pendin	ng read requests which require a TLB read.		
15	RCZ Limit Enable bit			
	Default Value:	Ob		
	Access:	R/W		
	RCZ Limit Enable bit Project: All Format: U1			
	This bit is used to enable the pending TLB request	s limitation function for the Render Depth Cac		
	When set, the number of internal pending read req programmed counter value.	uests which require a TLB read will not excee		
14	Reserved Bit			
	Default Value:	0b		
	Access:	RO		
	Reserved Project: All Format: MBZ			
	Programming Notes			
	""			
13:8	RCZ TLB Limit Count			
	Default Value:	00000b		
	Access:	R/W_		
	RCZ TLB Limit Count Project: All Format: U6			
	This is the MAX number of Allowed internal pending read requests which require a TLP read			



7	RCC Limit Enable bit		
	Default Value:	Ob	
	Access:	R/W	
	RCC Limit Enable bit Project: All Format:	U1	
	This bit is used to enable the pending TLB requests limitation function for the Render Color Cache When set, the number of internal pending read requests which require a TLB read will not exceed programmed counter value.		
6	Reserved Bit		
	Default Value:	Ob	
	Access:	RO	
	Reserved Project: All Format: MBZ		
5:0	RCC TLB Limit Count		
	Default Value:	00000b	
	Access:	R/W	
	RCC TLB Limit Count Project: All Format: U6		
	This is the MAX number of Allowed internal pending read requests which require a TLB read.		

1.1.19.6 L3_LRA_0 - L3 LRA 0

L3_LRA_0 - L3 LRA 0					
Register Space:		MMIO: 0/2/0			
Default Value:		0x3F201F00			
Address:		0403Ch-0403Fh			
L3 LRA 0					
DWord	Bit	Descriptio	on		
0	31:24	L3 LRA1 Max			
		Default Value:	00111111b		
		Access:	R/W		
		L3 LRA1 Max Project: All Format: U6 Maximum value of programmable LRA1			

п



		L3_LRA_0 - L3 L	RA 0
2	3:16	L3 LRA1 Min	
		Default Value:	0010000b
		Access:	R/W
		L3 LRA1 Min Project: All Format:	U6
		Minimum value of programmable LRA1	
' 1	5:8	L3 LRA0 Max	
		Default Value:	00011111b
		Access:	R/W
		L3 LRA0 Max Project: All Format:	U6
		Maximum value of programmable LRA0	
7	:0	L3 LRA0 Min	
		Default Value:	0000000b
		Access:	R/W
		L3 LRA0 Min Project: All Format:	U6
		Minimum value of programmable LRA1	

1.1.19.7 L3_LRA_1 - L3 LRA 1

L3_LRA_1 - L3 LRA 1				
Register Spac	e:	MMIO: 0/2/0		
Default Value:		0x0900FF40		
Address:		04040h-04043h		
L3 LRA 1				
DWord	Bit	Description		
0	31:30	Reserved Bits		
		Default Value:	00b	
		Access:	RO	
		Reserved Bits		
ĺ	29:28	DC		
		Default Value:	00b	
		Access:	R/W	
		Which LRA should DC use		



27:26	TEXTURE	
	Default Value:	10
	Access:	R/\
	Which LRA should TEXTURE use	
25:24	L3	
	Default Value:	01
	Access:	RA
23:16	Reserved Bits	
-00		
	Default Value:	0000000b
	Default Value: Access:	0000000b RO
	Default Value: Access: Reserved Bits	00000000b RO
15:8	Default Value: Access: Reserved Bits L3 LRA2 Max	00000000b RO
15:8	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value:	00000000b RO 11111111b
15:8	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access:	00000000b RO 11111111b R/W
15:8	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access: L3 LRA2 Max Project: All Format: U6	00000000b RO 11111111b R/W
15:8	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access: L3 LRA2 Max Project: All Format: U6 Maximum value of programmable LRA2	0000000b RO 11111111b R/W
15:8 7:0	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access: L3 LRA2 Max Project: All Format: U6 Maximum value of programmable LRA2 L3 LRA2 Min	0000000b RO 11111111b R/W
15:8 7:0	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access: L3 LRA2 Max Project: All Format: U6 Maximum value of programmable LRA2 L3 LRA2 Min Default Value:	0000000b RO 1111111b R/W 0100000b
15:8 7:0	Default Value: Access: Reserved Bits L3 LRA2 Max Default Value: Access: L3 LRA2 Max Project: All Format: U6 Maximum value of programmable LRA2 L3 LRA2 Min Default Value: Access:	0000000b RO 11111111b R/W 0100000b R/W



-

1.1.19.8 CVS_TLB_LRA_0 - CVS TLB LRA 0

		CVS_TLB_LRA_0 - CVS TLB LR	A 0
Register Space:		MMIO: 0/2/0	
Default Value:		0x1F080700	
Address:		04044h-04047h	
CVS TLB L	_RA 0	Description	
	31.29	Reserved Bits	
0	01.20	Default Value:	000b
		Access:	RO
		Reserved Project: All Format: MBZ	
	28:24	CVS LRA1 Max	
		Default Value:	11111b
		Access:	R/W
		CVS LRA1 Max Project: AllFormat:MBZMaximum value of programmable LRA1	
,	00.04	Posoniad Rite	
	23.21	Neserved Dits	000b
		Access:	BO
		Reserved Project: All Format: MBZ	
· `	20:16	CVS LRA1 Min	
		Default Value:	01000b
		Access:	R/W
		CVS LRA1 MinProject: AllFormat: U6Minimum value of programmable LRA1	
	15:13	Reserved Bits	
		Default Value:	000b
		Access:	RO
		Reserved Project: All Format: MBZ	
	12:8	CVS LRA0 Max	
		Default Value:	00111b
		Access:	R/W
		CVS LRA0 Max Project: All Format: MBZ	
		Maximum value of programmable LRA0	



	CVS_TLB_LRA_0 - CV	S TLB LRA 0
7:5	Reserved Bits	
	Default Value:	000b
4.0	Reserved Project: All Format:	MBZ
1.0	Default Value:	00000b
	Access:	R/W
	CVS LRA0 Min Project: AllFormat:Minimum value of programmable LRA0	U6

1.1.19.9 _TLB_LRA_1 - CVS TLB LRA 1

		CVS_TLB_	LRA_	1 - CVS TLE	3 LRA 1		
Register Space:		MMIO: 0/2/0					
Default Val	ue:			0x0000 ⁻	1F18		
Address:		04	048h-04	04Bh			
CVS TLB I	LRA 1						
DWord	Bit			Description			
0	31:13	Reserved Bits					
		Default Value:		000000000000000000000000000000000000000	000b		
		Access:		RO			
		Reserved Project:	All	Format:	MBZ		
	12:8	CVS LRA2 Max					
		Default Value:			11111	b	
		Access:			R/W		
		CVS LRA2 Max Project:	All	Format:	MBZ		
		Maximum value of program	nmable	LRA2			
1	7:5	Reserved Bits					
		Default Value:				000b	
		Access:				RO	
		Reserved Project:	All	Format:	MBZ		
	4:0	CVS LRA2 Min					



CVS_TLB_LRA_1 - CVS TLB LRA 1					
	Default Value:	11000b			
	Access:	R/W			
	CVS LRA2 Min Project: All Format:	U6			
	Minimum value of programmable LRA2				

1.1.19.10 CVS_TLB_LRA_2 - CVS TLB LRA 2

		CVS_TLB_LRA_2 - CVS TLB LRA 2	
Register Spa	ce:	MMIO: 0/2/0	
Default Value	:	0x0000005	
Address:		0404Ch-0404Fh	
CVS TLB LR	A 2		
DWord	Bit	Description	
0 3	31:6	Reserved Bits Default Value: 000000000000000000000000000000000000	
	5:4	CS LRA Default Value: Access: CS LRA Project: All Format: U6 Which LRA should CS use	00b R/W
	3:2	VF LRA Default Value: Access: VF LRA Project: All Format: U1 Which LRA should VF use	01b R/W
	1:0	SO LRA Default Value: Access: SO LRA Project: All Format: MBZ Which LRA should SO use	01b R/W



1.1.19.11 ZTLB_LRA_0 - ZTLB LRA 0

]		ZTLB_LRA_0 - ZTLB LRA 0	
Register Sp	ace:	MMIO: 0/2/0	
Default Valu	ne:	0x1F107F00	
Address:		04050h-04053h	
DWord	LRA U Bit	Description	
0	31	Reserved Bits	
-		Default Value:	0b
		Access:	RO
		Reserved Bits	
1	30:24	ZTLB LRA1 Max	1
		Default Value: 0011111b	
		Access: R/W	
		ZTLB LRA1 Max Project: All Format: U6	
r,			
	23	Reserved Bit	06
			BO
		Reserved Project: All Format: U1	
	22:16	ZTLB LRA1 Min	
		Default Value: 0010000b	
		Access: R/W	
		ZTLB LRA1 Min Project: All Format: MBZ Minimum value of programmable LRA1	
ł	15	Reserved Bits	,
		Default Value:	0b
		Access:	RO
		Reserved Bits	
	14:8	ZTLB LRA0 Max	
		Default Value: 1111111b	
		Access: R/W	
		ZTLB LRA0 Max Project: All Format: U1	
		Maximum value of programmable LRA0	



ZTLB_LRA_0 - ZTLB LRA 0						
	Deserved Dif					
7	Reserved Bit					
	Default Value:		0b			
	Access:		RO			
	Reserved Project: All Format: U1					
6:0	ZTLB LRA0 Min					
	Default Value:	000000b				
	Access:	R/W				
	ZTLB LRA0 Min Project: All Format: U6 Minimum value of programmable LRA0					

1.1.19.12 ZTLB_LRA_1 - ZTLB LRA 1

		ZTLB_LRA_1 - ZTLB LRA 1		
Register Sp	Register Space: MMIO: 0/2/0			
Default Val	ue:	0x00002F20		
Address:		04054h-04057h		
ZTI B TI B	LRA 1			
DWord	Bit	Description		
0	31:22	Reserved Bits		
		Default Value: 000000000b		
		Access: RO		
		Reserved Project: All Format: MBZ		
1	21:20	STC LRA		
		Default Value:	00b	
		Access:	R/W	
		STC LRA Project: All Format: U6 Which LRA should STC use		
	19:18	HIZ LRA		
		Default Value:	00b	
		Access:	R/W	
		HIZ LRA Project: All Format: U1 Which LRA should HIZ use		



17:16	RCZ LRA	
	Default Value:	00b
	Access:	R/W
	RCZ LRA Project: All Format: MBZ	
	Which LRA should RCZ use	
15	Reserved Bits	
	Default Value:	0b
	Access:	RO
	Reserved Bits	
14:8	ZTLB LRA2 Max	
	Default Value: 0101111b	
	Access: R/W	
	ZTLB LRA2 Max Project: All Format: U1 Maximum value of programmable LRA2	
7	Reserved Bits	
	Default Value:	0b
	Access:	RO
	Reserved Project: All Format: MBZ	
6:0	ZTLB LRA2 Min	
	Default Value: 0100000b	
	Access: R/W	
	ZTI B I BA2 Min Project: All Format: LI6	



1.1.19.13 RCC_LRA_0 - RCC LRA 0

		RCC_LRA_0 - RCC LRA 0	
Register Sp	ace:	MMIO: 0/2/0	
Default Valu	le:	0x3F100F00	
Address:		04058h-0405Bh	
RCC LRA ()		
DWord	Bit	Description	
0	31:30	Reserved Bit	
		Default Value: 00b	
		Access: RO	
		Reserved Project: All Format: U1	
ľ	29:24	RCC LRA1 Max	
	-	Default Value: 111111b	
		Access: R/W	
		RCC LRA1 Max Project: All Format: U6	
		Maximum value of programmable LPA1	
1	23:22	Reserved Bit	
		Default Value: 00b	
		Access: RO	
		Reserved Project: All Format: U1	
"	21:16	RCC LRA1 Min	
		Default Value: 010000b	
		Access: R/W	
		RCC LRA1 Min Project: All Format: MBZ	
		Minimum value of programmable LRA1	
1	15:14	Reserved Bit	
		Default Value: 00b	
		Access: RO	
		Reserved Project: All Format: U1	
1	13:8	RCC LRA0 Max	
		Default Value: 001111b	
		Access: R/W	
		RCC LRA0 Max Project: All Format: U1	
		Maximum value of programmable LRA0	



RCC_LRA_0 - RCC LRA 0						
7:6	Reserved Bit					
	Default Value:	00b				
	Access:	RO				
	Reserved Project: All Format: U1					
5:0	RCC LRA0 Min					
	Default Value:	00000b				
	Access:	R/W				
	RCC LRA0 Min Project: All Format: U6 Minimum value of programmable LRA0					

1.1.19.14 RCC_LRA_1 - RCC LRA 1

		RCC_	_LRA_	1 - RCC L	.RA 1		
Register Sp	ace:			MM	110: 0/2/0		
Default Val	ue:			0x0	00010000		
Address:		0	405Ch-04	05Fh			
RCC LRA	1						
DWord	Bit			Descri	ption		
0	31:20	Reserved Bits					
		Default Value:		0000	00000000b		
		Access:		RO			
		Reserved Project:	All	Format:	MBZ		
'i	19:18	MSC LRA					
		Default Value:				00b	
		Access:				R/W	
		MSC LRA Project: Which LRA should MS	All SC use	Format:	U1		
,	17:16	RCC LRA					-
		Default Value:				01b	
		Access:				R/W	
		RCC LRA Project: All	Format: N	ЛВZ			



	RCC_LRA_1 - RCC LRA 1					
		Which LRA should RCC use				
1	15:0	Reserved Bits				
		Default Value:	00000000000000b			
		Access:	RO			
		Reserved Project: All	Format: MBZ			

1.1.19.15 CASC_LRA_0 - CASC LRA 0

		CASC_LRA_0 -		RA 0
Register Spa	ce:		MMIO: ()/2/0
Default Value	:		0x1F100	DF00
Address:		04060h-04063	h	
CASC LRA ()			
DWord	Bit		Descriptio	on
0	31:24	CASC LRA1 Max	•	
-		Default Value:		00011111b
		Access:		R/W
		Maximum value of programmable Maximum Allow Value: 159	Format: U6	
	23:16	CASC LRA1 Min		
		Default Value:		00010000b
		Access:		R/W
		CASC LRA1 Min Project: All Minimum value of programmable	Format: U6 LRA1	
1	15:8	CASC LRA0 Max		
		Default Value:		00001111b
		Access:		R/W
		CASC LRA0 Max Project: All	Format: U6	
		Maximum value of programmable	LRA0	



	CASC_LRA_0 - CASC LF	RA 0
	Maximum Allow Value: 159	
7:0	CASC LRA0 Min	
	Default Value:	0000000b
	Access:	R/W
_	CASC LRA0 Min Project: All Format: U6 Minimum value of programmable LRA1	

1.1.19.16 CASC_LRA_1 - CASC LRA 1

	CASC_LRA_1 - CASC L	RA 1
Register Space:	MMIO:	0/2/0
Default Value:	0x3F30	2F20
Address:	04064h-04067h	
CASC L RA 1		
DWord Bit	Descripti	on
0 31:24	CASC LRA3 Max	
	Default Value:	00111111b
	Access:	R/W
	CASC LRA3 Max Project: All Format: U6 Maximum value of programmable LRA3	
23:16	CASC LRA3 Min	
	Default Value:	00110000b
	Access:	R/W
	CASC LRA3 Min Project: All Format: U6 Minimum value of programmable LRA3	
15:8	CASC LRA2 Max	
	Default Value:	00101111b
	Access:	R/W
	CASC LRA2 Max Project: All Format: U6 Maximum value of programmable LRA2	
7.0	CASC RA2 Min	ı
1.0	Default Value:	0010000b



	CASC_LRA_1	- CASC LRA 1	
	Access:	R/W	
	CASC LRA2 Min Project: All	Format: U6	
	Minimum value of programmable	LRA2	

1.1.19.17 CASC_LRA_2 - CASC LRA 2

		CASC_LRA_2 - CASC LRA 2
Register S	pace:	MMIO: 0/2/0
Default Val	lue:	0x00009F40
Address:		04068h-0406Bh
CASC LR/	۹2	
DWord	Bit	Description
0	31:16	Reserved Bits
		Default Value: 0000h
		Access: RO
		Reserved Project: All Format: MBZ
	15:8	CASC LRA4 Max
		Default Value: 10011111b
		Access: R/W
		CASC LRA4 Max Project: All Format: U6 Maximum value of programmable LRA4 Maximum Allow Value: 159
	7:0	CASC LRA4 Min
		Default Value: 0100000b
		Access: R/W
		CASC LRA4 Min Project: All Format: U6 Minimum value of programmable LRA4



1.1.19.18 CASC_LRA_3 - CASC LRA 3

		CASC_	LRA_	<u>3 - CASC</u>	LRA 3		
Register S	pace:			MM	IIO: 0/2/0		
Default Va	lue:			0x0	00014E4		
Address:		040	06Ch-04	06Fh			
CASC LR/	A 3						
DWord	Bit			Descri	ption		
0	31:18	Reserved Bits					
		Default Value:		000000	d0000000b		
		Access:		RO			
		Reserved Project:	All	Format:	MBZ		
	17:15	BCS LRA					
		Default Value:				000b	
		Access:				R/W	
		BCS LRA Project:	All	Format:	U6		
		Which LRA should use					
	14:12	BLB LRA					
		Default Value:				001b	
		Access:				R/W	
		BLB LRA Project:	All	Format:	U6		
		Which LRA should use					
	11:9	VCS LRA					
		Default Value:				010b	
		Access:				R/W	
		VCS LRA Project:	All	Format:	U6		
		Which LRA should use					
	8:6	VMX LRA					
		Default Value:				011b	
		Access:				R/W	
		VMX LRA Project:	All	Format:	U6		
		Which LRA should use					
	5:3	VMC LRA					
		Default Value:				100b	
		Access:				R/W	



	CASC_I	LRA_3	- CASC I	LRA 3	
	VMC LRA Project: Which LRA should use	All	Format:	U6	
2:0	VCR LRA				
	Default Value:				100b
	Access:				R/W
	VCR LRA Project: Which LRA should use	All	Format:	U6	

1.1.19.19 MEDIA_MAX_REQ_COUNT - MAX Requests Allowed - CASC

ME	DIA_MAX_REQ_CO	OUNT - MAX Requests Allowed - CASC
Register Spa	ace:	MMIO: 0/2/0
Default Valu	e:	0x10202020
Address:		04070h-04073h
Programma	ble Request Count - CASC	
DWord Bit		Description
0 31:24	GFX Max Request Limit Cour	t
	Default Value:	00010000b
	Access:	R/W
	Minimum count value must be	= 1
23:16	MFX/BLI Max Request Limit	Count
	This is the MAX number of Alle requests from each engine . R Minimum count value must be	owed Requests Count - These counters keep track of the accepted equests are counted, regardless of kind of cycle (Miss/Hit/Present) = 1
15:14	Reserved Bits	
	Default Value:	00b



	Access:	RO
	Reserved Bits	
13:8	VLF Max Request Limit Count	
	Default Value:	100000b
	Access:	R/W
7:6	Minimum count value must be = 1	
7.0	Default Value:	00b
	Access:	RO
	Reserved Project: All Format: MBZ	
5:0	CASC Max Request Limit Count	
	Default Value:	100000b
	Access:	R/W
	This is the MAX number of Allowed Requests Count -	These counters keep track of the accepte

1.1.19.20 GFX_MAX_REQ_COUNT - MAX Requests Allowed - GAM

(SFX_MAX_REQ_	COUNT - MAX Requests Allowed - GAM
Register Spa	ace:	MMIO: 0/2/0
Default Valu	e:	0x43F20101
Address:		04074h-04077h
Programma	ble Request Count - GAM	
DWord Bit		Description
0 31:26	GAP Writes Max Reques	t Limit Count
	Default Value:	010000b
	Access:	R/W
	This is the MAX number accepted write requests Minimum count value mu	of Allowed Write Requests Count - These counters keep track of the rom all GAP clients (RCZ, HiZ,Stc, RCC, L3). st be = 1

Γ



25:2	OCVS Max Request Limit Count	
	Default Value:	111111b
	Access:	R/W
	This is the MAX number of Allowed Requests Cour requests from each client. Requests are counted, r Minimum count value must be = 1	nt - These counters keep track of the accepte egardless of kind of cycle (Miss/Hit/Present)
10	Reserved Bits	
19	Default Value:	Ob
	Reserved Project: All Format: MBZ	
18:1	3L3 Max Request Limit Count	
	Default Value:	010000b
	Access:	R/W
	requests from each client. Requests are counted, r Minimum count value must be = 1	egardless of kind of cycle (Miss/Hit/Present)
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value:	egardless of kind of cycle (Miss/Hit/Present)
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access:	egardless of kind of cycle (Miss/Hit/Present) Ob RO
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ	egardless of kind of cycle (Miss/Hit/Present) Ob RO
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count	egardless of kind of cycle (Miss/Hit/Present) Ob RO
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value:	egardless of kind of cycle (Miss/Hit/Present) Ob RO 00 00 00 00 00 00 00 00 00 00 00 00 00
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value: Access:	000100b
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value: Access: This is the MAX number of Allowed Requests Courrequests from each client. Requests are counted, r Minimum count value must be = 1	000100b R/W 000100b R/W A contens keep track of the accepte egardless of kind of cycle (Miss/Hit/Present)
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value: Access: This is the MAX number of Allowed Requests Courrequests from each client. Requests are counted, r Minimum count value must be = 1 RCC Request Limit Count	000100b R/W 000100b R/W nt - These counters keep track of the accepte egardless of kind of cycle (Miss/Hit/Present)
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value: Access: This is the MAX number of Allowed Requests Courrequests from each client. Requests are counted, r Minimum count value must be = 1 RCC Request Limit Count Default Value:	000100b 00001b 000001b
12	requests from each client. Requests are counted, r Minimum count value must be = 1 Reserved Bits Default Value: Access: Reserved Project: All Format: MBZ Z Request Limit Count Default Value: Access: This is the MAX number of Allowed Requests Courrequests from each client. Requests are counted, r Minimum count value must be = 1 RCC Request Limit Count Default Value: Access:	000100b R/W 000001b 000001b R/W 000001b R/W


1.1.19.21 GAM_HWSP_REG - GAM Hardware Status Page Address Register

GAM_HWSP_REG - GAM Hardware Status Page Address Register MMIO: 0/2/0 Register Space: 0x00000000 Default Value: Address: 04080h-04083h This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. This address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory. DWord Bit Description GAM HWSP Register 31:12 00000h Default Value: Access: R/W 11:0 **Reserved Bits** Default Value: 000h Access: RO

1.1.19.22 GFX_ENG_FR - Graphics Engine Fault Register

GFX_ENG_FR - Graphics Engine Fault Register				
Register Space:		MMIO: 0/2/0		
Dofault Valu	~ .	020000000		
Delault valu	5.	0x0000000		
Address:		04094h-04097h		
Graphics Er	igine Fault Register			
DWord Bit		Description		
0 31:12	Virtual Address of Fault			
	Default Value:	00000h		
	Access:	R/W		
	This is the original Addres	s of the Page that generated the First fault for this engine.		
	by SW	of applated on subsequent radius, and the valid bit of this register is cleared		



	GFX_ENG_FR - Graphics Engine Fault Register				
11	GTTSEL				
	Default Value: 0b				
	Access: R/W				
	This bit indicates if the valid bit happened while using PPGTT or GGTT: 0 - PPGTT, 1 - GGTT				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
10:3	SRCID of Fault				
	Default Value: 00h				
	Access: R/W				
	This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine.				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
2:1	Fault Type				
	Default Value: 00b				
	Access: R/W				
	Type of Fault recorded:				
	00 - Page Fault.				
	01 - Invalid PD Fault				
	10 - Unloaded PD Fault				
	11 - Invalid and Unloaded PD fault				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
0	Valid Bit				
	Default Value: 0b				
	Access: R/W				
	This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which will also clear the other fields.				



1.1.19.23 ERROR - Main Graphic Arbiter Error Report

	ERROR - Main Graphic Arbi	iter Error Report
Register Sp	pace:	MMIO: 0/2/0
Default Val	le:	0x0000000
Address:	040A0h-040A3h	
This registe	er is used to report differet error conditions. Error bits are	e writable.
DWord Bit	Descript	ion
0 31:1	6 Reserved Bits	
	Default Value:	0000h
	Access:	RO
	Reserved Bits	
15	Reserved Error Bits 15	
	Default Value:	0b
	Access:	R/W
	Reserved Error bits (Future expansion)	
14	Reserved Error Bits 14	
	Default Value:	Ob
	Access:	R/W
	Reserved Error bits (Future expansion)	
13	Reserved Error Bits 13	
	Default Value:	0b
	Access:	R/W
	Reserved Error bits (Future expansion)	
12	Reserved Error Bits 12	
	Default Value:	Ob
	Access:	R/W
	Reserved Error bits (Future expansion)	
11	Reserved Error Bits 11	
	Default Value:	Ob
	Access:	R/W
	Reserved Error bits (Future expansion)	
10	Reserved Error Bits 10	



	Default Value:	Ob
	Access:	R/W
	Reserved Error bits (Future expansion)	
9	Reserved Error Bits 9	
	Default Value:	Ob
	Access:	R/W
	Reserved Error bits (Future expansion)	
3	Unloaded PD Error	
	Default Value:	0b
	Access:	R/W
	cycle.	
7	Reserved Error Bits 7	
7	Reserved Error Bits 7 Default Value: Access:	0b R/W
7	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion)	0b R/W
7	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error	0b R/W
6	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value:	0b R/W 0b
7 ô	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value: Access:	0b R/W 0b R/W
7 ô	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value: Access: Page Directory entry VTD translation error Page Directory entry VTD translation error PD entry's VTD translation generated an error (HI	0b R/W 0b R/W PA is not accessible for DMA read or write)
7 6 4	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value: Access: Page Directory entry VTD translation error Page Directory entry VTD translation error PD entry's VTD translation generated an error (HI TLB Page VTD Translation Error	Ob R/W Ob R/W PA is not accessible for DMA read or write)
7 6 4	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value: Access: Page Directory entry VTD translation error Page Directory entry VTD translation error Page Directory entry VTD translation error PD entry's VTD translation generated an error (Hill TLB Page VTD Translation Error Default Value: Access	Ob R/W Ob R/W PA is not accessible for DMA read or write)
7 6 4	Reserved Error Bits 7 Default Value: Access: Reserved Error bits (Future expansion) Page Directory Entry VTD Translation Error Default Value: Access: Page Directory entry VTD translation error Page Directory entry VTD translation error PD entry's VTD translation generated an error (HI TLB Page VTD Translation Error Default Value: Access:	Ob R/W Ob R/W PA is not accessible for DMA read or write) Ob R/W Ob



		ERROR - Main Graphic Arbiter Error Repo	ort		
1	2	Invalid Page Directory Entry Error			
		Default Value:	0b		
		Access:	R/W		
		Invalid Page Directory entry error			
		PD entry's valid bit is 0			
	0	TLB Page Fault Error			
		Default Value:	0b		
		Access:	R/W		
		TLB Page Fault error			
		A TLB Page's GTT translation generated a page fault (GTT entry not valid)			
	L				

1.1.19.24 DONE_REG - Gam Fub Done Lookup Register

DONE_REG - Gam Fub Done Lookup Register					
Register Space	:		MMIO:	0/2/0	
Default Value:			0x0000	0000	
Gam Fub Done	e Lookup	Register			
DWord	Bit		Descriptio	n	
0 3	31:0	Gam Fub Done Lookup Reg Default Value: 00000000h		00000000h	
		31 30 29	CVS Credit Fifo is Empty CVS TLB Don't have any Cycles Z Credit fifo is empty		
		28 27	21LB Don't have any cycles RCC Credit Fifo is empty		
		26 25	RCC TLB Don't have any cycles L3 Credit fifo is empty		



DONE_REG - Gam Fub Done Lookup Register			
	24	L3 TLB is don't have any Cycles	
	23	VLF Credit fifo is empty	
	22	VLF TLB don't have any cycles	
	21	CASC Credit fifo empty	
	20	CASC TLB don't have any Cycles	
	19	Miss Fub Done	
	18	Read Stream Done	
	17	Read Steam Fifo is empty	
	16	Recycle Fifo in rstrm is empty	
	15	TLB Pend Done	
	14	TLB Pend PQ Array Is done	
	13	TLB pend PB Array is done	
	12	Read route fub is done	
	11	Gafm Data fifo is empty	
	10	GAP data fifo is empty	
	9	GAC data fifo is empty	
	8	Wrdp is done with all the cycles	
	7	Wrdp RID fifo is empty	
	6	No hold from midarb to RTSTRM	
	5	No hold from TLBPEND to MIDARB	
	4	VTD Mode	
	3	Tied to "1" - to be defined	
	2	Fence FSM are IDLE	
	1	Non PD Load Done	
	0	Tied to "1" - to be defined	
	L		



1.1.19.25 GAC_HWSP_REG - GAC Hardware Status Page Address Register

Г

GAC_HWSP_	REG - GAC	Hardware Status Page Addr	ess Register		
Register Space:	MMIO: 0/2/0				
Default Value:	0x0000000				
Address:	0	4180h-04183h			
This register is used to pr report hardware status int Global GTT in memory. T memory.	This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. The address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.				
DWord	Bit	Description			
0	31:12	GAC HWSP Register			
		Default Value:	00000h		
	14.0	Paccerved Rite			
	11:0		000h		
		Access:	RO		
			110		

1.1.19.26 MEDIA_ENG_FR - Media Engine Fault Register

MEDIA_ENG_FR - Media Engine Fault Register				
Register Space: MMIO: 0/2/0		MMIO: 0/2/0		
Defaul	t Value):	0x0000000	
Addres	ss:		04194h-04197h	
Media	Engin	e Fault Register		
DWord	Bit		Description	
0	31:12	Virtual Address of Fa	ult	
		Default Value:	00000h	
		Access:	R/W	

П



	MEDIA_ENG_FR - Media Engine Fault Register				
11	GTTSEL				
	Default Value: 0b				
	Access: R/W				
	This bit indicates if the valid bit happened while using PPGTT or GGTT: 0 - PPGTT, 1 - GGTT				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
10:3	SRCID of Fault				
10.0	Default Value: 00h				
	Access: R/W				
	This is the Source ID of the unit that requested the cycle that generated the First Page fault for this engine.				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
2:1	Fault Type				
	Default Value: 00b				
	Access: R/W				
	Type of Fault recorded:				
	00 - Page Fault.				
	01 - Invalid PD Fault				
	10 - Unloaded PD Fault				
	11 - Invalid and Unloaded PD fault				
	This value is locked and not updated on subsequent faults, until the valid bit of this register is cleared by SW				
0	Valid Bit				
	Default Value: 0b				
	Access: R/W				
	This bit indicates that the first fault for this engine has been recorded. It can only be cleared by SW, which will also clear the other fields.				



1.1.19.27 GAB_HWSP_REG - GAB Hardware Status Page Address Register

Г

Г

GAB_HWSP_REG - GAB Hardware Status Page Address Register					
Register Space:	MMIO: 0/2/0				
Default Value:	'alue: 0x00000000				
Address:	0	4280h-04283h			
This register is used to pr report hardware status int the Global GTT in memor memory.	This register is used to program the 4 KB-aligned System Memory address of the Hardware Status Page used to report hardware status into (typically cacheable) System Memory. The address in this register is translated using the Global GTT in memory. The mapping type of the GTT entry determines the snoop nature of the transaction to memory.				
DWord	Bit	Description			
0	31:12	GAB HWSP Register			
		Default Value:	00000h		
		Access:	R/W		
	11:0	Reserved Bits			
		Default Value:	000h		
		Access:	RO		

1.1.19.28 BLT_ENG_FR - Blitter Engine Fault Register

BLT_ENG_FR - Blitter Engine Fault Register					
Register Space: MMIO: 0/2/0					
Default Valu	Je:	0x000000			
Address:		04294h-04297h			
Blitter Engi	Blitter Engine Fault Register				
DWord Bit		Description			
0 31:1:	2 Virtual Address of Page Fa	ıult			
	Default Value:	00000h			
	Access:	R/W			
	This is the original Address of the Page that generated the First fault for this engine.				
	This value is locked and no by SW	t updated on subsequent faults, until the valid bit of this register is cleared			

П



	BLI_ENG_FR - Blitter Eng	ine Fault Register
11	Blitter GTTSEL	
	Default Value:	Ob
	Access:	R/W
	This bit indicates if the valid bit happened while usir	ng PPGTT or GGTT: 0 - PPGTT, 1 - GGTT
	This value is locked and not updated on subsequen by SW	nt faults, until the valid bit of this register is cle
10:3	SRCID of Fault	
	Default Value:	00h
	Access:	R/W
	engine. This value is locked and not updated on subsequen	t faults, until the valid bit of this register is cle
	by SW	
2:1	by SW Fault Type	
2:1	by SW Fault Type Default Value:	006
2:1	by SW Fault Type Default Value: Access:	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded:	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault.	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault 11 - Invalid and Unloaded PD fault	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault 11 - Invalid and Unloaded PD fault This value is locked and not updated on subsequent by SW	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault 11 - Invalid and Unloaded PD fault This value is locked and not updated on subsequen by SW Valid Bit	00b R/W
0	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault 11 - Invalid and Unloaded PD fault This value is locked and not updated on subsequen by SW Valid Bit Default Value:	00b R/W
2:1	by SW Fault Type Default Value: Access: Type of Fault recorded: 00 - Page Fault. 01 - Invalid PD Fault 10 - Unloaded PD Fault 11 - Invalid and Unloaded PD fault This value is locked and not updated on subsequen by SW Valid Bit Default Value: Access:	00b R/W nt faults, until the valid bit of this register is cle 0b R/W



1.1.19.29 TLB_RD_ADDR - TLB_RD_ADDRESS Register

		TLB_RD_ADDR - TLB_RD_ADDRESS Register				
Register Space:		MMIO: 0/2/0				
Default Va	lue:	0x0000000				
Address:		04700h-04703h				
TLB Read	Addres	S				
DWord	Bit	Description				
0	31:10	Reserved Bits				
		Default Value: 000000000000000000000000000000000000				
		Access: RO				
		Reserved Bits				
	9:0	TLB Read Address				
		Default Value: 000000000b				
		Access: R/W				
		TLB Read Address MSB<9:X> :				
		TLB Select <9:X> PAT MSB: Section of the PAT used.				
		PAT_MSB_VLFTLB 0000032 entries - 32				
		PAT_MSB_CVSTLB 0000132 entries - 32				
		PAT_MSB_RCCTLB 0001 64 entries - 64				
		PAT_MSB_ZTLB 001 128 entries - 128				
		PAT_MSB_L3TLB 01 160 entries - 256				
		PAT_MSB_CASCTLB 10 140 entries - 256				
		LSB <x:0> :</x:0>				
		GEN RAM ADDRES in Selected TLB				



1.1.19.30 TLB_RD_DATA - TLB_RD_DATA Register

TLB_RD_DATA - TLB_RD_DATA Register					
Register Space:	ace:)	
Default Value: 0x0000000					
Address:		04704h-04707h			
TLB_READ_DATA F	Register				
DWord	Bit		Descriptio	on	
0	31:0	TLB_READ_DATA Register			
		Default Value:		0000000h	
		Access:		RO	
		Return data			

1.1.19.31 VLFTLB_VLD_0 - Valid Bit Vector 0 for VLF

VLFTLB_VLD_0 - Valid Bit Vector 0 for VLF					
Register Space: MMIO: 0/2/0					
Default Value:			0x0000000	l.	
Address:		04720h-04723h			
This register contains	s the valid bits	for entries 0-31 of VLFTLB	i		
DWord	Bit		Descripti	on	
0	31:0	Valid Bit Vector 0 for VLF	-		
		Default Value:		00000000h	
	Access: RO				
		Valid bits per entry			

1.1.19.32 CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS

CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS			
Register Space:	MMIO: 0/2/0		
Default Value:	0x0000000		



CVSTLB_VLD_0 - Valid Bit Vector 0 for CVS						
Address:	Address: 04724h-04727h					
This register contains the valid bits for entries 0-31 of CVSTLB						
DWord	Bit	Des	cription			
0	31:0	Valid Bit Vector 0 for CVS				
		Default Value:	0000000h			
		Access:	RO			
	Valid bits per entry					

1.1.19.33 RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC

RCCTLB_VLD_0 - Valid Bit Vector 0 for RCC						
Register Space: MMIO: 0/2/0						
Default Value:			0x0000000			
Address:		04728h-0472Bh				
This register conta	ins the valid bi	ts for entries 0-31 of RCCT	LB			
DWord	Bit		Description			
0	31:0	Valid Bit Vector 0 for R	00			
		Default Value:	0000000h			
	Access: RO					
		Valid bits per entry				

1.1.19.34 RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC

RCCTLB_VLD_1 - Valid Bit Vector 1 for RCC					
Register Space: MMIO: 0/2/0					
Default Value:			0x0000000	0	
Address:		0472Ch-0472Fh			
This register contains	s the valid bits	for entries 0-31 of RCCTLB			
DWord	Bit		Descripti	ion	
0	31:0	Valid Bit Vector 1 for RCC			
		Default Value:		0000000h	
	Access: RO			RO	
	Valid bits per entry				



1.1.19.35 ZTLB_VLD_0 - Valid Bit Vector 0 for Z

ZTLB_VLD_0 - Valid Bit Vector 0 for Z						
Register Space: MMIO: 0/2/0						
Default Value:	Default Value: 0x0000000					
Address:	04730h-04733h					
This register contains the valid b	s for entries 0-31 of ZTLB					
DWord Bit		Description				
0 31:0	Valid Bit Vector 0 for Z					
	Default Value:	0000000h				
Access: RO						
	Valid bits per entry					

1.1.19.36 ZTLB_VLD_1 - Valid Bit Vector 1 for Z

ZTLB_VLD_1 - Valid Bit Vector 1 for Z						
Register Space: MMIO: 0/2/0						
Default Value:	Default Value: 0x0000000					
Address:	04734h-0473	7h				
This register contains the va	lid bits for entries 0-31 of ZTL	B				
Dword	Bit Valid Bit Vester 1 fe	Description				
0 31:0	Default Value:	0000000h				
Access. RO						
	Valid bits per entry					



1.1.19.37 ZTLB_VLD_2 - Valid Bit Vector 2 for Z

ZTLB_VLD_2 - Valid Bit Vector 2 for Z						
Register Space: MMIO: 0/2/0						
Default Value:	Default Value: 0x0000000					
Address:	04738h-0473Bh					
This register contains the valid bits	s for entries 0-31 of ZTLB					
DWord Bit		Description				
0 31:0	Valid Bit Vector 2 for Z					
	Default Value:	0000000h				
	Access:	RO				
	Valid bits per entry					

1.1.19.38 ZTLB_VLD_3 - Valid Bit Vector 3 for Z

Г

ZTLB_VLD_3 - Valid Bit Vector 3 for Z					
Register Space: MMIO: 0/2/0					
Default Value:			0x00000000		
Address:		0473Ch-0473Fh			
This register contains	the valid bits	for entries 0-31 of ZTLB			
DWord	Bit		Descriptio	on	
0	31:0	Valid Bit Vector 3 for Z			
		Default Value:		0000000h	
				RO	
Valid bits per entry					



1.1.19.39 L3TLB_VLD_0 - Valid Bit Vector 0 for L3

L3TLB_VLD_0 - Valid Bit Vector 0 for L3						
Register Space: MMIO: 0/2/0						
Default Value: 0x0000000						
Address:	04740h-04743h					
This register contains the valid b	ts for entries 0-31 of L3TLB					
DWord Bit		Description				
0 31:0	Valid Bit Vector 0 for L3					
	Default Value:	0000000h				
	Access:	RO				
	Valid bits per entry					

1.1.19.40 L3TLB_VLD_1 - Valid Bit Vector 1 for L3

L3TLB_VLD_1 - Valid Bit Vector 1 for L3					
Register Space:	MMIO: 0/2/0				
Default Value:			0x00000000		
Address:		04744h-04747h			
This register contains	the valid bits	for entries 0-31 of L3TLB			
DWord	Bit Description				
0	31:0	Valid Bit Vector 1 for L3			
		Default Value:		0000000h	
		Access:		RO	
	Valid bits per entry				



1.1.19.41 L3TLB_VLD_2 - Valid Bit Vector 2 for L3

L3TLB_VLD_2 - Valid Bit Vector 2 for L3							
Register Space: MMIO: 0/2/0							
Default Value:	Default Value: 0x0000000						
Address:	04748h-0474Bh						
This register contains the val	d bits for entries 0-31 of L3TLB						
DWord E	it	Description					
0 31:0	Valid Bit Vector 2 for L3						
	Default Value:	0000000h					
	Access:	RO					
	Valid bits per entry						

1.1.19.42 L3TLB_VLD_3 - Valid Bit Vector 3 for L3

Г

L3TLB_VLD_3 - Valid Bit Vector 3 for L3					
Register Space:	MMIO: 0/2/0				
Default Value:	0x0000000				
Address:		0474Ch-0474Fh			
This register contains	the valid bits	for entries 0-31 of L3TLB			
DWord	Bit Description				
0	31:0	Valid Bit Vector 3 for L3			
		Default Value:		0000000h	
		Access:		RO	
	Valid bits per entry				



1.1.19.43 L3TLB_VLD_4 - Valid Bit Vector 4 for L3

L3TLB_VLD_4 - Valid Bit Vector 4 for L3							
Register Space:	MMIO: 0/2/0						
Default Value:	Default Value: 0x0000000						
Address:	04750h-04753h						
This register contains the valid	bits for entries 0-31 of L3TLB						
DWord B		Description					
0 31:0	Valid Bit Vector 4 for L3						
	Default Value:	0000000h					
	Access:	RO					
	Valid bits per entry						

1.1.19.44 L3TLB_VLD_5 - Valid Bit Vector 5 for L3

L3TLB_VLD_5 - Valid Bit Vector 5 for L3					
Register Space:	MMIO: 0/2/0				
Default Value:	0x0000000				
Address:		04754h-04757h			
This register contains	the valid bits	for entries 0-31 of L3TLB			
DWord	Bit		Descripti	on	
0	31:0	Valid Bit Vector 5 for L3			
		Default Value:		0000000h	
		Access:		RO	
	Valid bits per entry				



1.1.19.45 L3TLB_VLD_6 - Valid Bit Vector 6 for L3

L3TLB_VLD_6 - Valid Bit Vector 6 for L3							
Register Space: MMIO: 0/2/0							
Default Value:	Default Value: 0x0000000						
Address:	04758h-0475Bh						
This register contains the val	d bits for entries 0-31 of L3TLB						
DWord E	it	Description					
0 31:0	Valid Bit Vector 6 for L3	Valid Bit Vector 6 for L3					
	Default Value:	0000000h					
	Access:	RO					
	Valid bits per entry						

1.1.19.46 L3TLB_VLD_7 - Valid Bit Vector 7 for L3

L3TLB_VLD_7 - Valid Bit Vector 7 for L3					
Register Space:	MMIO: 0/2/0				
Default Value:			0x00000000		
Address:		0475Ch-0475Fh			
This register contains	the valid bits	for entries 0-31 of L3TLB			
DWord	Bit Description				
0	31:0	Valid Bit Vector 7 for L3			
		Default Value:		0000000h	
		Access:		RO	
	Valid bits per entry				



1.1.19.47 CASCTLB_VLD_0 - Valid Bit Vector 0 for CASC

CASCTLB_VLD_0 - Valid Bit Vector 0 for CASC						
Register Space:	MMIO: 0/2/0					
Default Value:		0x0000000				
Address:	04760h-04763h					
This register contains the valid b	its for entries 0-31 of CASCTLB	5				
DWord Bit		Description				
0 31:0	Valid Bit Vector 0 for CASC					
	Default Value:	0000000h				
	Access:	RO				
	Valid bits per entry					

1.1.19.48 CASCTLB_VLD_1 - Valid Bit Vector 1 for CASC

1

CASCTLB_VLD_1 - Valid Bit Vector 1 for CASC						
Register Space:	MMIO: 0/2/0					
Default Value:	0x0000000					
Address:		04764h-0476	57h			
This register contain	ins the valid b	its for entries 0-31 of CA	SCTLB			
DWord	Bit		Des	cription		
0	31:0	Valid Bit Vector 1 for 0	CASC			
		Default Value:		0000000h		
	Access: RO					
		Valid bits per entry				



1.1.19.49 CASCTLB_VLD_2 - Valid Bit Vector 2 for CASC

CASCTLB_VLD_2 - Valid Bit Vector 2 for CASC						
Register Space:	MMIO: 0/2/0					
Default Value:		0x0000000				
Address:	04768h-0476Bh					
This register contains the	valid bits for entries 0-31 of CASCTLB					
DWord	Bit	Description				
0 31:0	Valid Bit Vector 2 for CASC					
	Default Value:	0000000h				
	Access: RO					
	Valid bits per entry					

1.1.19.50 CASCTLB_VLD_3 - Valid Bit Vector 3 for CASC

1

L3TLB_VLD_3 - Valid Bit Vector 3 for L3						
Register Space:	MMIO: 0/2/0					
Default Value:	0x0000000					
Address:		0474Ch-0474Fh				
This register contains	s the valid bits	s for entries 0-31 of L3TLB				
DWord	Bit		Descripti	on		
0	31:0	Valid Bit Vector 3 for L3				
		Default Value:		0000000h		
		Access:		RO		
		Valid bits per entry				



1.1.19.51 CASCTLB_VLD_4 - Valid Bit Vector 4 for CASC

CASCTLB_VLD_4 - Valid Bit Vector 4 for CASC					
Register Space:	MMIO: 0/2/0				
Default Value:			0x00000000		
Address:		04770h-04773h			
This register contain	s the valid bi	ts for entries 0-31 of CASCTLB			
DWord	Bit		Description	1	
0	31:0	Valid Bit Vector 4 for CASC			
		Default Value:	0	0000000h	
		Access:	귀	80	
		Valid bits per entry			

1.2 Memory Interface Commands for Rendering Engine

1.2.1 Introduction

This chapter describes the formats of the "Memory Interface" commands, including brief descriptions of their use. The functions performed by these commands are discussed fully in the *Memory Interface Functions* Device Programming Environment chapter.

This chapter describes MI Commands for the original graphics processing engine. The term "for Rendering Engine" in the title has been added to differentiate this chapter from a similar one describing the MI commands for the Media Decode Engine.

The commands detailed in this chapter are used across products within the Ivy Bridge family. However, slight changes may be present in some commands (i.e., for features added or removed), or some commands may be removed entirely. Refer to the *Preface* chapter for product specific summary.

1.2.2 Software Synchronization Commands

To support mid-triangle interruption, certain commands need to be placed in a temporary location in hardware until primitive commands are complete. This introduces out-of-order command execution. Below show the commands that are affected. Note that the INSTPM register has a bit that is used to force in-order execution. If set, however, mid-triangle modes like PSMI cannot be enabled.

Command	Qualifications
MI_NOOP	When writing to the NOOPID register
MI_USER_INTERRUPT	Always
MI_SEMAPHORE_MBOX	Memory write
MI_STORE_DATA_IMM	Always
MI_STORE_DATA_INDEX	Always
MI_LOAD_REGISTER_IMM	Always
MI_UPDATE_GTT	Always



Command	Qualifications
MI_STORE_REGISTER_MEM	Register read is done in-order, register write done out-of-order

1.2.3 MI_ARB_CHECK

MI_ARB_CHECK				
Source:		RenderCS		
Length Bias:		1		
The MI_ARB_CHECK instruction This instruction can be used to p head pointer register needs to be	is used to check the ring buffer or re-empt the current execution of t e set for the command streamer to	double buffered head pointer (register UHPTR). he ring buffer. Note that the valid bit in the updated b be pre-empted.		
	Programming No	ites		
The current head pointer is updated head	loaded with the updated head po	inter register independent of the location of the		
• If the current head pointer a the valid bit corresponding	and the updated head pointer reg to the UHPTR	ister are equal, hardware will automatically reset		
• This instruction can be in e	ither a ring buffer or batch buffer.			
• For pre-emption, the wrap hardware updates the wrap	count in the ring buffer head regis	ster is no longer maintained by hardware. The register.		
DWord Bit		Description		
0 31:29	Command Type			
	Default Value:	0h MI_COMMAND		
	Format:	OpCode		
28:23	MI Command Opcode			
	Default Value:	05h MI_ARB_CHECK		
	Format:	OpCode		
22:0	Reserved			
	Format:	MBZ		

1.2.4 MI_ARB_ON_OFF

	MI_ARB_ON_OFF				
Sources					
Source.		KenderCS			
Length Bias:		1			
The MI_ARB_ON remain disabled u This command w effectively hang th should always be between MI_ARB potential to increa it will not be effect	The MI_ARB_ON_OFF instruction is used to disable/enable context switching. Note that context switching will remain disabled until re-enabled through use of this command. This command will also prevent a switch in the case of waiting on events, running out of commands. These will effectively hang the device if allowed to occur while arbitration is off (context switching is disabled.) This command should always be used as an off-on pair with the sequence of instructions to be protected from context switch between MI_ARB_OFF and MI_ARB_ON. Software must use this arbitration control with caution since it has the potential to increase the response time of the Render Engine to pre-emption requests. This is a privileged command; it will not be effective (will be converted to a no-on) if executed from within a non-privileged batch buffer.				
DWord	Bit	Description			



MI_ARB_ON_OFF				
0	31:29	Command Type		
		Default Value:	0h MI_COMMAN	ND
		Format:	OpCode	
	28:23	MI Command Opcode		
		Default Value:	08h MI_ARB_ON_OF	FF
		Format:	OpCode	
	22:1	Reserved		
		Format:		MBZ
ĺ	0	Arbitration Enable		
		Format:	Enable	
		This field enables or disables conte	xt switches due to pro	e-emption.

1.2.5 MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END				
Source:			RenderCS	
Length Bias:			1	
The MI_BATCH_BUFFER_END command is used to terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command.				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
Ϊ.	28:23	MI Command Opcode		
		Default Value:	0Ah MI_ BATCH_BUFFER_END	
Format:			OpCode	
ï	22:0	Reserved		
		Format:	MBZ	

1.2.6 MI_CONDITIONAL_BATCH_BUFFER_END

	MI_CONDITIONAL_BATCH_BUFFER_END					
Source: RenderCS		RenderCS				
Length Bias:	Length Bias: 2					
The MI_BAT	The MI_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a					
batch buffer i	batch buffer initiated using a MI_BATCH_BUFFER_START command.					
DWord Bit	Description					
0 31:29	Command Type					
	Default Value:	0h MI_COMMAND				



	Format:	OnCode		
20.2	MI Command Onco			
20.2	Default Value:	36h MI CONDITIONAL BATCH BUI	EFER END	
	Format [.]	OpCode		
22			Oh	
	Delault Value.			
	If set this command	will use the global GTT to translate the (Compare Address and this command	
	must be executing fr the Compare Addre	rom a privileged (secure) batch buffer. If c	clear, the PPGTT will be used to trans	
21	Compare Semapho	ore		
	Default Value:		Oh	
	Format:		U1	
19:8	current command bu	uffer should continue. If clear, no compari	son takes place.	
10.0	Format:		MBZ	
7.0	DWord Length		.	
1.0	Default Value:	Oh		
	Format:	=n Total Length - 2. Excludes DWo	ord (0,1).	
31.0	Compare Data Dwo			
01.0	Data dword to compare memory. The Data dword is supplied by software to control execution of the			
	command buffer. If the compare is enabled and the data at Compare Address is greater than this			
	dword, the execution	n of the command buffer should continue.		
31.3	Compare Address			
00		etch Data Dword(DW0) from memory		
0110	Qword address to fe			
	Qword address to for HW will compare the	e Data Dword(DW0) with Compare Data	Dword	
2:0	Qword address to for HW will compare the Reserved	ne Data Dword(DW0) with Compare Data	Dword	

1.2.7 MI_BATCH_BUFFER_START (Render)

MI_BATCH_BUFF	ER_START		
Source:	RenderCS		
Length Bias:	2		
The MI BATCH BUFFER START command is used to initiate the execution of commands stored in a batch buffer.			

I,



MI_BATCH_BUFFER_START

For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions.

Programming Notes

It is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient. Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI_FLUSH.

Vord	Bit	Description
	31:29	Command Type
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	3 MI Command Opcode
		Default Value: 31h MI_BATCH_BUFFER_START
		Format: OpCode
	22	Reserved
		Format: MBZ
	21:17	7 Reserved
		Format: MBZ
	16	Reserved
	10	
		Format: MBZ
	15	Reserved
	10	
		Format: MBZ
	11	Reserved
	14	Format: MBZ
	12	Reserved
	15	
		Format: MBZ
	11	Clear Command Buffer Enable
		Format [.] Enable
		The address of the batch buffer is an offset into the WOPCM area. This batch buffer needs to be
		preceded by a MI_FLUSH command or PIPE_CONTROL with CS Stall set.
	10	Reserved
		Format: MBZ
	8	Address Space Indicator
		Description Project
		SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the
		initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has
		"Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second
		level Batch Buffers) must be in "PPGTT".
		Not complying to above programming will result in unknown behavior of HW.
		Second level batch buller can select its "Address space indicator" independent of the parent
		This field must be '0' unless the Per-Process GTT Enable is '1'



	MI_BATCH_BUFFER_START					
		Value	Name		Description	
		0h	GGTT	This batch buff	fer will be accessed via the GGTT.	
		1h	PPGTT	This batch buff	fer will be accessed via the PPGTT.	
Ϊ	7:0	DWord Length				
		Default Value:			0h Excludes DWord (0,1)	
		Format:			=n Total - Bias	
4	04.0 Patch Puffor Start Addross					
1	Format: GraphicsAddress[31:2]BatchBuffer			21:21PotobPuffor		
	I his heid specifies Bits 31.2 of the starting address of the batch buffer.				irting address of the batch buffer.	
	1:0	Reserved				
	Format: MBZ			MBZ		

1.2.7.1 Command Access of Privileged Memory

Memory space mapped through the global GTT is considered "privileged" memory. Commands that have the capability of accessing both privileged and unprivileged (PPGTT space) memory will contain a bit that, if set, will attempt a "privileged" access through the GGTT rather than an unprivileged access through the context-local PPGTT.

"User mode" command buffers should not be able to access privileged memory under any circumstances. These command buffers will be issued by the kernel mode driver with the batch buffer's **Buffer Security** Indicator set to "non-secure". Commands in such a batch buffer are not allowed to access privileged memory.

"Kernel mode" command buffers are allowed to access privileged memory. The batch buffers Buffer Security indicator is set to "secure" in this case. In some of the commands that access memory in a secure batch buffer, a bit is provided in the command to steer the access to Per process or Global virtual space. Secure batch buffers are executed from the global GTT.

Commands in ring buffers and commands in batch buffers that are marked as secure (by the kernel mode driver) are allowed to access both privileged and unprivileged memory and may choose on a command-by-command basis.

Command	Address	Allowed Access
MI_BATCH_BUFFER_START*	Command Address	Selectable
MI_DISPLAY_FLIP	Display Buffer Base	GGTT Only
MI_STORE_DATA_IMM*	Storage Address	Selectable
MI_STORE_DATA_INDEX**	Storage Offset	Selectable
MI_STORE_REGISTER_MEM*	Storage Address	Selectable
MI_SEMAPHORE_MBOX	Semaphore Address	Selectable
PIPE_CONTROL	STDW Address	Selectable

GGTT and PPGTT Usage by Command

*Command has a GGTT/PPGTT selector added to it vs. previous products.



**Added bit allows offset to apply to global HW Status Page or PP HW Status Page found in context image.

2.1.7.2 Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

Privileged Commands

Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Byte enables are turned off
MI_UPDATE_GTT	Byte enabled are turned off
MI_STORE_DATA_IMM	Command is translated using the Per-process GTT if Per-Process Virtual Address Space is set
MI_STORE_DATA_INDEX	
MI_STORE_REGISTER_MEM	Command is translated and completed with byte enables turned off
MI_DISPLAY_FLIP	Command is ignored by the hardware

Parsing one of the commands in the table above from a non-secure batch buffer will flag an error and convert the command to a NOOP.

1.2.7.2 User Mode Privileged Commands

A subset of the commands are privileged. These commands may be issued only from a secure batch buffer or directly from a ring. If one of these commands is parsed in a non-secure batch buffer, an error is flagged and the command is dropped. For commands that generates a write, the hardware will complete the transaction but the byte enables are turned off. Batch buffers from the User mode driver are passed directly to the kernel mode driver which does not validate them but issues them with the Security Indicator set to 'non-secure' to protect the system from an attack using these privileged commands.

User Mode Privileged Command	Function in non-privileged batch buffers
MI_LOAD_REGISTER_IMM	Command is converted to NOOP
MI_UPDATE_GTT	Command is converted to NOOP
MI_STORE_DATA_IMM	Command is converted to NOOP if Use Global GTT is enabled.
MI_STORE_DATA_INDEX	Command is converted to NOOP if Use Global GTT is enabled.
MI_STORE_REGISTER_MEM	Command is converted to NOOP
MI_DISPLAY_FLIP	Command is converted to NOOP
MI_ARB_ON_OFF	Command is converted to NOOP
MI_ARB_CHECK	Command is converted to NOOP
MI WAIT FOR EVENT	Command is converted to NOOP

User Mode Privileged Commands



1.2.8 MI_CLFLUSH

				MI_C	CL	FLUSH				
Sourc	e:					RenderCS				
Lengt	h Bias					2				
Flush	nes out	the page give	n in the com	mand out to sys	sten	n memory. This command is specific to the render eng	ine.			
DWor	d Bit	and is not privil	leged.			Description				
0	31:29	Command T	уре							
		Default Value):			0h MI_COMMAND				
		Format:				OpCode				
1	28:23	MI Command	d Opcode							
		Default Value):	27h Sto	ore	DW MI_CLFLUSH				
		Format:		OpCod	le					
1	22	Use Global C	GTT							
		This bit will be	e ignored and	treated as if cl	lear	when executing from a non-privileged batch buffer. It	is			
		allowed for th	is bit to be cl	ear when execu	uting	g this command from a privileged (secure) batch buffe	r.			
				er Process GT		nable bit is clear.				
		Oh Per Pro				Description				
		Graphi	cs Address							
		1h Global	Graphics	This command	l wil	Il use the global GTT to translate the Address and this				
		Addres	s	command mus	st be	e executing from a privileged (secure) batch buffer.				
ï	21:10	10 Reserved								
		Format: MBZ								
ľ	9:0	DWord Leng	th							
		Default Value):	0h						
		Format:		=n Total Length	ר ר <mark>2</mark>	2. Excludes DWord (0,1).				
1	31:12	Page Base A	ddress		- 10	24.401				
		Format:		JraphicsAddres	ss[3	31:12]				
		4Kb aligned i	-age Addres	s which softwar	ere	equires hardware to hush to DRAM.				
ľ	11.6	Starting Cac	heline Offse	t						
	11.0	Format: U6	6 Zero based	starting cachel	line	offset to the Page Base Address.				
				3						
	5:0	Reserved								
		Format:				MBZ				
2	31:16	Address								
	15:0	Page Base A	ddress							
		Format:		GraphicsAddres	ss[4	17:32]				
		This field spe	cifies the 4G	B aligned base	ado	dress of gfx 4GB virtual address space within the host?	s			
		64-bit virtual a	address spac	e.						
0	04.0	DW Berross	nting 1/ Cos	haling						
3n	31:0	Law Keprese								



MI_CLFLUSH

Format:

MBZ

The information given to hardware is the DW itself, not the contents. Hardware uses the DW count of the command to determine the offset from the base to flush out. The offset is $\frac{1}{2}$ cache line (8 DW = 1HW) granular so for a full page, the command will need 4096 bytes / 4 bytes per DW / 8 DW per HW = 128 DW.

Programming Notes

Always even number of "DW Representing 1/2 cacheline" terms must be programmed.

1.2.9 MI_DISPLAY_FLIP

MI_DISPLAY_	FLIP
Source:	RenderCS
Length Bias:	2
The MI_DISPLAY_FLIP command is used to request a specific dis The buffer is specified with a starting address and pitch. The tiled a as part of the packet. The operation this command performs is also that the flip operation itself will occur at some point in the future. Th occur: either synchronously with vertical retrace to avoid tearing ar asynchronously (as soon as possible) to minimize rendering stalls	splay plane to switch (flip) to display a new buffer. attribute of the buffer start address is programmed o known as a "display flip request" operation – in his command specifies when the flip operation is to rtifacts (possibly on a future frame), or at the cost of tearing artifacts.
Programming No	tes
This command simply requests a display flip operation comman guarantee that the flip (even if asynchronous) will occur prior to se completion of the PIPE_CONTROL command does not guarantee The MI_WAIT_FOR_EVENT command must be used to provide a MI_DISPLAY_FLIP commands to the same display plane – by pa actually completed. This synchronization can also be performed to status.	nd execution then continues normally. There is no ubsequent commands being executed. (Note that e that outstanding flip operations have completed). this synchronization to avoid back to back ausing command execution until a pending flip has by use of the Display Flip Pending hardware
After a display flip operation is requested, software is responsible subsequent buffer clear or rendering operations. For multi-bufferin typically require updating SURFACE_STATE or the binding table prior to any subsequent clear or rendering operations, software m is not actively being displayed. Again, the MI_WAIT_FOR_EVEN status can be used to provide this synchronization. See Display F Interface chapter of MI Functions.	e for initiating any required synchronization with ng (e.g., double buffering) operations, this will to change the rendering (back) buffer. In addition, nust typically ensure that the new rendering buffer T command or Display Flip Pending hardware Flip Synchronization in the Device Programming
The display buffer command uses the X and Y offset for the tiled Software is allowed to change the offset via the MMIO interface in command stream. For tiled buffers, the display subsystem uses the to memory. The offset is always updated on the next vblank for be necessary to have a flip enqueued to update the X and Y offset T offset for the linear buffers from the Display Interface registers. So MMIO interface irrespective of the flip commands enqueued in the subsystem uses the dword offset in generation of the final requese updated on the next vblank. It is not necessary to have a sync flip memory does not support asynchronous flips DWord 3 (Left Eye synchronous flips or asynchronous flips.	buffers from the Display Interface registers. rrespective of the flip commands enqueued in the he X and Y offset in generation of the final request oth Synchronous and Asynch Flips. It is not 'he display buffer command uses the linear dword oftware is allowed to change the offset via the e command stream. For linear buffers, the display st to memory. For synchronous flips the offset is o enqueued to update the dword offset. Linear Display Buffer Base Address) must not be set with



DWord	Bit			Description				
0	31:29	Command Type						
		Default Value:		0h MI_COMMAND)			
		Format:		OpCode				
	28:23	MI Command Opco	de					
		Default Value: 14h MI_DISPLAY_FLIP						
		Format:	C)pCode				
r¦	22	Asvnc Flip Indicator						
	~~	Format: Enable						
		This bit should alway	/s be set if DW2 [1:0	$D_{1} = 01' (async flip). T$	his field is requi	ired due to HW		
		limitations. This bit is	used by the render	r pipe while DW2 is use	d by the display	/ hardware.		
			,					
ľ	21.19	Display (Plane) Sel	ect					
		Format:			U3			
		This field selects whi	ich display plane is	to perform the flip operation	ation.			
		Value		Name		Project		
		0h	Display Plane A					
		1h	Display Plane B					
		2h	Display Sprite A					
		3h	Display Sprite B					
		4h	Display Plane C					
		5h	Display Sprite C					
'i	18:8	Reserved						
		Format:			MBZ			
r¦	7.0	DWord Length						
	1.0	Format:			=r	1		
		Total Length - 2. Exc	cludes DWord (0,1).					
		For Synchronous Fli	ps and Asynchrono	us Flips, this field must	be programme	d to 1h for a total length		
		of 3.						
		Value		Namo				
		Ob [Default	1	Name				
		1h For Sync	chronous Flips and	Asynchronous Elips				
1	21	Reserved						
1	51							
		Format:			MB7			
r <mark>i</mark>	20.16	Reserved			MDZ			
30:16 Reserved								
r <mark>i</mark>					MDZ			
	15:6	Display Buffer Pitci	n			01-		
		Delault Value.						
		Formal. For Synchronous Eli	na this field aposific	a the 64 byte eligned r	itch of the new	display buffer. For		
		Asynchronous Flips	this narameter is n	roarammed so that all t	he flins in a flin	chain should maintain		
		the same pitch as pr	ogrammed with the	last synchronous flin o	r direct through	MMIO.		
					and a standard			
' 	5.1	Reserved						
	5.1							



					Y_F	LIP				
		Format:				MBZ				
	0	Tile Parame	eter							
	Format: Enable									
		For Asynchrough the same tile	For Asynchronous Flips, this parameter cannot be changed. All the flips in a flip chain should maintain he same tile parameter as programmed with the last synchronous flip or direct thru mmio.							
		Value		Name		Description				
		0h	Linear [De	fault]	For Sy	ncronous Flips Only				
		1h	Tiled X							
2	31:12	Display Buf	fer Base A	ddress						
		Format:		GraphicsAddress[31:	12]					
		This field sp	ecifies Bits	31:12 of the Graphics A	Address	s of the new display buffer.				
				Progr	ammin	ng Notes				
		The Display	y buffer mu ss is always	st reside completely in translated via the glob	Main M al (rath	lemory her than per-process) GTT				
	11:3	Reserved								
		Format:				MBZ				
'	1:0	Flip Type								
		This field sp	ecifies whet	ther the flip operation s	hould b	e performed asynchronously to ve	ertical retrace.			
		Value	Name			Description				
		00b Sync [Defa	Flip ult]	The flip will occur durin tearing artifacts.	ng the v	vertical blanking interval – thus av	oiding any			
		01b Async	; Flip	The flip will occur "as	soon as	s possible" – and may exhibit tear	ing artifacts			
		11b Reser	ved							
				Progr	ammin	ng Notes				
		Asynch flips	are Suppor	rted on X-Tiled Frame I	ouffers	only.				
		For Asynch	Flips the Bu	uffers used must be 32	≺B aligi	ned.				

1.2.10 MI_FLUSH

MI_FLUSH	
Source: RenderCS	
Length Bias: 1	
Description	Project
The MI_FLUSH command is used to perform an internal flush operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:	9



				MI_FLUSH					
Flus inhit	h any bited.	dirty da	ata in the R	Render Cache to memory. This is done by default, however this can be					
Inva	Invalidate the state and command cache.								
Usage to grap specifi	e note : ohics n c to th	: After t nemory e rende	this comma / will be co er engine. (and is completed and followed by a Store DWord-type command, CPU access herent (assuming the Render Cache flush is not inhibited). This command is Other engines use MI_FLUSH_DW.					
In ord	er to u	ISE this	command	, bit 12 in the MI_MODE(0x209c) must be enabled.					
addres	s 0x4	5 <u>C(07</u> 2 f100.	.290) bit it	s, this command will cause a coming write to winno register space with the					
MI_FL	USH c	comma	nd is no loi	nger validated or supported. Use at your own risk.					
DWord	Bit			Description					
0	31:29	Comn	nand Type						
		Defau	It Value:	0h MI_COMMAND					
		Forma	at:	OpCode					
1	28:23	MI Co	mmand O	pcode					
		Defau	It Value:	04h MI_FLUSH					
		Forma	at:	OpCode					
ľ	22.7	Reser	ved						
		Forma	at:	MBZ					
r <mark>i</mark>	-	Indiro	ot Stato D	ointors Disablo					
	þ	Form	ot. State F	Disable					
		At the the	completion direct point	n of the flush, the indirect state pointers in the hardware will be considered as in ers will not be restored for the context.	valid ie				
ľ	4	Gene	ric Media S	State Clear					
		Forma	at:	Disable					
		lf set,	all generic	media state context information will not be included with the next context save,					
		assum	ning no nev	w state is initiated after the flush. If clear, the generic media state context save s	tate				
		will no	t be affecte	ed. An MI_FLUSH with this bit set should be issued once all the Media Objects	that will				
		be pro	cessed by	a given persistent root thread have been issued or when an MI_SET_CONTEX	T				
		switch	ing from a	generic media context to a 3D context completes. When using MI_SET_CONTI	EXT,				
		once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.							
	3	Globa	I Snapsho	ot Count Reset					
		Forma	at:	Boolean					
		The S	Statistics C	ounters are also reset; SW should never set this bit during normal operation sin	ce the				
		Statist	tics Counte	ers are intended to be free running.					
		Value	Name	Description					
		0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.					
		1h	Reset	Reset the snapshot count for all the units and reset the Statistics Counters exc noted above.	ept as				



			MI_FLUSH				
		Programming Notes					
	TIMESTA be reset b	MP are not reset by MI_F by writing 0 to them	LUSH with this bit set. TIMESTAMP and PS_DEPTH_COUNT can				
2	Render C	ache Flush Inhibit					
	Format:		Boolean				
	If set, the Render Cache is not flushed as part of the processing of this command.						
	Value	Name	Description				
	0h	Flush	Flush the Render Cache				
	1h	Don't Flush	Do not flush the Render Cache				
1	State/Instruction Cache Invalidate						
	Format: Boolean						
	If set, Invalidates the State and Instruction Cache						
	Value	Name	Description				
	0h	Don't Invalidate	Leave State/Instruction Cache unaffected				
	1h	Invalidate	Invalidate State/Instruction Cache				
0	Reserved						
_	Format:		MBZ				

1.2.11 MI_LOAD_REGISTER_IMM

MI_LO	AD_REGISTER_IMM	
Source:	RenderCS	
Length Bias:	2	
The MI_LOAD_REGISTER_IMM command req the specified Register Offset (i.e., offset into Me	uests a write of up to a DWord constant supplied in the comm mory-Mapped Register Range).	and to
Pro	gramming Notes	Project
A stalling flush must be sent down pipeline bet controlled by Dword 3, Bit 8 (Disable Register disallowed then the command stream converts If this command is executed from a BB then th (Security Indicator) of the BATCH_BUFFER_S command stream converts this command to a register update for this command to execute.	Fore issuing this command. The behavior of this command is Access) of the RINGBUF register. If this command is a it to a NOOP. e behavior of this command is controlled by Dword 0, Bit 8 START Command. If the batch buffer is insecure then the NOOP. Note that the corresponding ring buffer must allow a	
To ensure this command gets executed before pipeControl should be sent after this command	e upcoming commands in the ring, either a stalling d, or MMIO 0x20C0 bit 7 should be set to 1.	
When base address of 0x180000 is added to the register in the other GT in GTB mode of op When this instruction is executed by Commandin GT with COREID-1 and vice versa, when base	he Register Offset, when executed will result in updating of beration then the GT from which this instruction is executed. d Streamer with COREID-0 will result in updating the register ase address of 0x180000 is added to the register offset.	
The following addresses should NOT be used 1. 0x8800 - 0x88FF	for LRIs:	



2. >= 0xC0000

Limited LRI cycles to the Display Engine 0x40000-0xBFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.

MI_LOAD_REGISTER_IMM command to program Scanline Register followed by Wait For Event command with Scanline Wait, should always be programmed in the same cacheline together without any commands (including pipe control) in between and also should be submitted in the same ring dispatch.

DWord	Bit	Description					
0	31:29	Command Type					
		Default Value:	0h MI_COMMAND				
		Format: OpCode					
1	28:23	MI Command Opcode					
		Default Value: 22h N	MI_LOAD_REGISTER_IMM				
		Format: OpCode					
1	22:12	Reserved					
		Format:	MBZ				
	11:8	Byte Write Disables					
		Format: Enable[4] Bit 8 corres	ponds to Data DWord [7:0]				
		Range: Must specify a valid register write operation					
		If [11:8] is '1111b', then this command will behave as a NOOP.					
		Otherwise, the value is forwarded to the destination register.					
Ì	7:0	DWord Length					
		Default Value: 1h					
		Format: =n Total Le	ength - 2. Excludes DWord (0,1).				
1	31:2	Register Offset					
		Format: MmioA	(ddress[31:2]				
		This field specifies a DWord offset). When the base address of 0x180000 is added to the Register Offset, when					
		executed will result in updating of the register in the other GT in GTB mode of operation then the GT					
		from which this instruction is execute	from which this instruction is executed. When this instruction is executed by Command Streamer with				
	register in GT with COREID-1 and vice versa, when base address						
		of 0x180000 is added to the register	offset.				
	1:0	Reserved					
		Format:	MBZ				
2	31:0	Data DWord					
		Mask: Bytes W	/rite Disables				
		Format: U32					
		This field specifies the DWord value to be written to the targeted location.					



1.2.12 MI_NOOP

MI_NOOP									
Source:				RenderCS					
Length Bias:				1					
The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform – a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing									
Programming Notes									
Performance : The MI_NOOP process time is reduced to 1 clock. An example use of the improved NOOP throughput is for some multi-pass media applications where some unwanted media object commands are replaced by MI_NOOP commands without repacking the commands in a batch buffer.									
DWord	Bit	Description							
0 31:29 Command Type									
		Default Value: 0h MI_COMMAND							
	28:23	MI Command Opcode							
		Default Value	e:	0h MI_NOOP					
	22	Identification Number Register Write Enable							
		Format: Enable							
		This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified, making this command an effective "no operation" function.							
		Value	Name	Description					
		0h	Disable	Do not write the NOP_ID register.					
		1h	Enable	Write the NOP_ID register.					
1	21:0	Identification Number							
		Format:		U22					
This field contains a 22-bit number which can be written to the MI NOPID register.									

1.2.13 Surface Probing

These commands are only valid when the "Surface Fault Enable" bit is set in the GFX_MODE register.

1.2.14 MI_REPORT_HEAD

MI_REPORT_HEAD					
Source:	RenderCS				
Length Bias:	1				
The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a					
cacheable (snooped) system memory location. The location written is relative to the address programmed in the					
lardware Status Page Address Register.					


MI_REPORT_HEAD					
		Programmin	ng Note	es	
This command r	nust not be e	xecuted from a Batch Buffer. (R	Refer to	the description of the HWS_PGA register.)	
DWord	Bit			Description	
0	31:29	Command Type			
		Default Value:		0h MI_COMMAND	
		Format:		OpCode	
	28:23	MI Command Opcode			
		Default Value:	07h N	07h MI_REPORT_HEAD	
		Format:	OpCo	Code	
	22:0	Reserved			
Format: MBZ			MBZ		

1.2.15 MI_SEMAPHORE_MBOX

	MI_S	EMAPHORE_MBOX			
Source:		RenderCS			
Length Bias:		2			
This comma no update of also provide previous cor Synchroniza MI_SEMAPH access a col the same pa or the semal Global GTT MI_SEMAPH	This command is provided as alternative to MI_SEMAPHORE to provide mailbox-type semaphores where there is no update of the semaphore by the checking process (the consumer). Single-bit compare-and-update semantics are also provided. In either case, atomic access of semaphores need not be guaranteed by hardware as with the previous command. This command should eventually supersede the previous command. Synchronization between contexts (especially between contexts running on two different engines) is provided by the MI_SEMAPHORE_MBOX command. Note that contexts attempting to synchronize in this fashion must be able to access a common_sli memory location. This means the contexts must share the same virtual address space (have the same page directory), must have a common physical page mapped into both of their respective address spaces, or the semaphore commands must be executing from a secure batch buffer or directly from a ring with the Use Global GTT bit set such that they are privileged and will use the (always shared) global GTT.				
Signal com	nand, while the Wait command is text switch. Signal increments ur	s indicated by Compare Semaphore being set. Note that Wait can			
DWord Bit		Description			
0 31:29	Command Type				
	Default Value:	0h MI_COMMAND			
	Format:	OpCode			
28:23	MI Command Opcode				
	Default Value:	16h MI_SEMAPHORE_MBOX			
	Format:	OpCode			
22	Use Global GTT If set, this command will use the global GTT to translate the Semaphore Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Semaphore Address				
	This bit will be ignored (and trea	ated as if clear) if this command is executed from a non-privileged			



				ORE MBO	X	
	batch hut	for It is allow	d for this bit to be de	ar when avacution	a this com	mand from a privileged
	(secure)	(secure) batch buffer or directly from a ring buffer.				
	Programming Notes					
	This field	is only valid w	hen Compare Register	r Field is reset.		
21	Update S If set, the also set, the Semapho	Jpdate Semaphore f set, the value from the Semaphore Data Dword is written to memory. If Compare Semaphore is also set, the semaphore is not updated if the semaphore comparison fails. If clear, the data at Semaphore Address is not changed.				
	This field	should be alway	avs clear when Compa	are Register Field	lis set	
20	Compare If set, the Address i Dword is Compare Semapho comparisc	Compare Semaphore If set, the value from the Semaphore Data Dword is compared to the value from the Semaphore Address in memory when Compare Register is clear. If set, the value from the Semaphore Data Dword is compared to the value from MMIO Register selected by Register Select field when Compare Register is set. If the value at Semaphore Address/MMIO Register is greater than the Semaphore Data Dword, execution is continued from the current command buffer. If clear, no comparison takes place. Undate Semaphoremust he set in this case.				
19	Reserved					
	Format:				MBZ	
18 Compare Register If set, data in MMIO register will compare.			ster will be used for co	ompare. If clear, c	data in mer	mory will be used for
	Compare	Register field	should be always set.			
17:	16 Register : Format: If Compar	Register Select Format: Register Select If Compare Register is set in bit[18], this field indicates which register will be used.				
	Value		Name	9		Description
	0h	RVSYNC				VCS Register
	2h	RBSYNC				BCS Register
	3h	Use Gener	al Register Select			
15:	14 Reserved				-	
	Format:				MBZ	
13:	8 Reserved					
	Format:				MBZ	
7:0	DWord Le	ength				
	Default Va	alue:	0h			
	Format:	Format: =n Total Length - 2. Excludes DWord (0,1).				
31:	0 Semapho	re Data Dwor	d			
	Format:				U32	
	Data dword to compare/update memory. The Data dword is supplied by software to control executio of the command buffer. If the compare is enabled and the data at Semaphore Address is greater that this dword, the execution of the command buffer continues.			oftware to control execution nore Address is greater than		
21:2 PointerBitFieldName/MMIO Register Address						
31.	Eormat	Graphi	cs//irtualAddrees[31·2]	ISemanhore		
	i onnat.	Format. Graphics virtual Address[51.2]Semaphore				



]	MI_SEMAPHORE_MBOX				
		If Compare Register bit[18] is <i>cleared</i> , this field is the Graphics Memory Address of the 32-bit value for the semaphore. If Compare Register bit[18] is <i>set</i> , this field is the MMIO address of the register for the semaphore.			
	1:0	Reserved			
	<u> </u>	Format: MBZ			



1.2.16 MI_SET_CONTEXT

MI_SET_CONTEXT					
Source:		RenderCS			
Length Bias	. 2				
Longin Diac	-				
The MI_SE logical cont 2KB-aligne the current context by context add treated as a	The MI_SET_CONTEXT command is used to specify the <i>logical</i> context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device saves the current HW context values to the current logical context address, and then restores (loads) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOOP. Specific to the Render command stream only.				
This comm	and also includes some controls over	he context save/restore process.			
• The For indirect	orce Restore bit can be used to refrest t state buffers have been modified.	h the on-chip device state from the same memory addre	ss if the		
The Representation	estore Inhibit bit can be used to prevent t an uninitialized context from being lo es to initial values via commands), the	ent the new context from being loaded at all. This must baded. Once software has initialized a context (by setting context can then be stored and restored normally.	e used to all state		
This co	ommand needs to be always followed	by a single MI_NOOP instruction to workaround a silicor	issue.		
When Gener	switching from a generic media conte c Media State Clear bit 16 in PIPE_C	tt to a 3D context, the generic media state must be clear DNTROL (or bit 4 in MI_FLUSH) before saving 3D conte	ed via the xt.		
 MI_SE 	T_CONTEXT commands are permitte	d only within a ring buffer (not within a batch buffer).			
	Progr	amming Notes	Project		
Workaround	: If Flush TLB Invalidation Mode is	enabled it is the driver's responsibility to invalidate the			
TLBs at leas	t once after the previous context swite	h after any GTT mappings changed (including new GTT			
entries). Thi	s can be done by a pipelined PIPE_C	DNTROL with TLB inv bit set immediately before			
MI_SET_CO	INTEXT.	est should be pregrammed before on ML CET. CONTEN	/ T		
MI_ARB_U	N_OFF with Arbitration Enable Reset	set should be programmed after an MI_SET_CONTE.			
MI SET CO	NTEXT command This programming	ensures that PSMI context switch flows do not conflict			
with MI SE	CONTEXT flows.				
DWord Bit		Description			
0 31:2	Command Type	· · · · · · · · · · · · · · · · · · ·			
	Default Value:	0h MI_COMMAND			
	Format:	OpCode			
28:2	3MI Command Opcode				
	Default Value:	18h MI_SET_CONTEXT			
	Format: OpCode				
22:8	:8 Reserved				
	Format: MBZ				
7:0	DWord Length				
	Default Value: 0h				
	Format: =n Total Length - 2. Excludes DWord (0,1).				
1 04.4	l ogical Context Address				
т рт. I					



	Format: GraphicsAc	ddress[31:12]LogicalContext		
		Description P		
	This field contains the 4KB- be loaded into the hardware with the current ring, no load the existing context as requi- be loaded into the associate	contains the 4KB-aligned graphics memory address of the Logical Context that is to into the hardware context. If this address is equal to the CCID register associated urrent ring, no load will occur. Prior to loading this new context, the device will save ng context as required. After the context switch operation completes, this address will into the associated CCID register.		
44.4	I his field needs to be 4KB al	ligned virtual address.		
11:10	Format:	MRZ		
	Personned			
9	Reserved			
	Format:	MBZ		
8	Reserved. Must be 1			
0	Format:	Must Be One		
7.5	Reserved			
7.5	Format:	MBZ		
л	Reserved			
4				
	Format:	MBZ		
3	Extended State Save Enabl	le		
•				
	Format:	Enable		
	If set, the extended state ider chapter is saved as part of sy associated CCID register to c (as part of a subsequent MI_ enabled (via MCHBAR, offse	ntified in the Logical Context Data section of the Memory Data Forma witching away from this logical context. This bit will be stored in the control the context save operation when switching away from this con SET_CONTEXT command). This bit must be 1 when RS2 power sta et 0x11B8)		
2	Extended State Restore En	able		
	Formati	Enoble		
	Format: If set, the extended state ider chapter is loaded (or restored restore things such as filter c extended logical context data Context Address. This bit will context save operation when bit must be 1 when RS2 pow	Enable ntified in the Logical Context Data section of the Memory Data Forma d) as part of switching to this logical context. This method can be use coefficients using the indirect state restore followed by a restore of the a. This bit affects the switch (if required) to the context specified in Lo l also be stored in the associated CCID register to control a subsequ switching to this context (as part of a subsequent ring buffer switch) rer state is enabled (via MCHBAR, offset 0x11B8)		
1	Force Restore When switching to this logica	al context a comparison between Logical Context Address and the co		



MI_SET_CONTEXT				
	processing of this command.			
0	Restore Inhibit If set, the restore of the HW context from the logical context specified by Logical Context Address is inhibited (i.e., the existing HW context values are maintained). This bit must be used to prevent the loading of an uninitialized logical context. If clear, the context switch proceeds normally. This bit cannot be set with Force Restore. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.			

1.2.17 MI_STORE_DATA_IMM

	MI_STORE_DATA_IMM					
Project:		All				
Source:		RenderCS				
Length Bias:		2				
The MI_STO specified Mer CPU cache (i	RE_DATA_IMM command request nory Address. As the write targets .e., the processor cache is snoope	ts a write of the QWord constant supplied in the packet to the a System Memory Address, the write operation is coherent with the ed).				
		Programming Notes				
This command within ring This comm where soft This comm write opera with the co	 This command singly initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations. 					
DWord Bit		Description				
0 31:29	Command Type	beenplien				
	Default Value:	0h MI_COMMAND				
	Format:	OpCode				
28:23	MI Command Opcode					
	Default Value:	20h MI_STORE_DATA_IMM				
	Format: OpCode					
22	Use Global GTT					
	Project: All					
	Format:	Boolean				
	If set, this command will use the g executing from a privileged (secur bit to be clear when executing this '1' if the Per Process GTT Enable	lobal GTT to translate the Address and this command must be re) batch buffer. If clear, the PPGTT will be used. It is allowed for this a command from a privileged (secure) batch buffer. This bit must be bit is clear.				



		MI_STORE_DATA_IMM				
	21	Reserved				
		Format: MBZ				
	20:10	10 Reserved				
		Format: MBZ				
	9:0	DWord Length				
		Default Value: 2h				
		Format: =n Total Length - 2. Excludes DWord (0,1)				
		Programming Notes				
		DWord Length programmed must not exceed 0x3FE				
	31:0	0 Reserved				
		Format: MB7				
,	31:2	2 Address				
-						
		Format: GraphicsAddress[31:2]U32(2)				
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address mus be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.				
	1:0	Reserved				
		Format: MBZ				
3	31:0	0 Data DWord 0				
		Format: U32				
		This field specifies the DWord value to be written to the targeted location.For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).				
1	31:0	0 Data DWord 1				
		Format: U32				
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).				

1.2.18 MI_STORE_DATA_INDEX

MI_STORE_DATA_INDEX			
Source:	RenderCS		
Length Bias:	2		
The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write			



MI_STORE_DATA_INDEX

targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).
Programming Notes

- Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.
- This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).
- This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.

-				
DWord	Bit		Description	
0	31:29	Command Ty	ре	
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
1	28:23	MI Command	Opcode	
		Default Value:	21h MI_STORE_DATA_INDEX	
		Format:	OpCode	
	22	Reserved		
r,	21	Reserved		
	_ '			
		Format:	MBZ	
	20:8	Reserved		
		Format:	MBZ	
	7:0	DWord Lengt	h	
		Default Value:	1h	
		Format:	=n Total Length - 2. Excludes DWord (0,1) = 1 for D	Word, 2 for QWord.
1	31:12	Reserved		
		Format:	MBZ	
1	11:2	Offset		
		Format: U	J10 zero-based DWord offset into the HW status page.	
		Format:	iardwareStatusPageOliset[11:2]032	the determittee. Note that
		the first few DV	Mords of this status page are reserved for special-purpo	se data storage - targeting these
		reserved locati	ions via this command is LINDEFINED. This address mu	ist be 8B aligned for a store OW
		command.		
			Value	Name
		[16, 1023]		
'i	1:0	Reserved		
		Format:	MBZ	
2	31:0	Data DWord 0)	
		Format:	U3	2
		This field spec	ifies the DWord value to be written to the targeted locati	on.For a QWord write this



	MI_STORE_DATA_INDEX					
	DWord is the lower DWord of the QWord to be reported (DW 0).					
3	31:0	Data DWord 1				
		Format:	U32			
	This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).					

1.2.19 MI_STORE_REGISTER_MEM

	MI_STORE_REG	SISTER_MEM				
Project:		All				
Source:	RenderCS					
Length Bias:	Bias: 2					
The MI_STOR location in the to perform the	E_REGISTER_MEM command requests a re- device and store of that DWord to memory. The read.	jister read from a specified memory mapped register ie register address is specified along with the command				
	Programmi	ng Notes				
The comma	nd temporarily halts command execution.					
The memory	y address for the write is snooped on the host	ous.				
This comma so will be tre MI_BATCH_ This comma This comma PGTBL_CT	and should not be used from within a "non-prive eated as privilege access violation. Refer "Use _BUFFER_START command section to know and can be used within ring buffers and/or "prive and will cause undefined data to be written to r L_0 or FENCE registers.	lege" batch buffer to access global virtual space. doing Mode Privilege Command" in HW behavior on encountering privilege access violation. ilege" batch buffers to access global virtual space. nemory if given register addresses for the				
DWord Bit		Description				
0 31:29	Command Type					
	Default Value: 0	n MI_COMMAND				
	Format: C	pCode				
28:23	MI Command Opcode					
	Default Value: 24h MI_STORE	_REGISTER_MEM				
	Format: OpCode					
22	It is allowed for this bit to be set when executing this command from a privileged (secure) batch or rin buffer. This bit must be clear when programmed from within a non-privileged batch buffer. This bit must be 1 if the Per Process GTT Enable bit is clear.					
	Value Name	Description Project				
	0h Per Process Graphics Address					
	1h Global Graphics This command will u	se the global GTT to translate the Address and				



		MI_STOR	E_REGISTER_MEM					
		Address this command must be executing from a privileged (secure) batch buffer.						
ľ	21	Reserved						
ļ		Format:	MBZ					
	20:8	Reserved						
ļ		Format:	MBZ					
	7:0	DWord Length						
		Default Value:	1h Excludes DWord (0,1)					
		Format:	=n Total Length - 2					
1	31:26	Reserved						
		Format:	MBZ					
	25:2	Register Address						
		Format: MMIOAddress[25:2]MMIO_Register						
		This field specifies Bits 25:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.						
			Programming Notes					
		Storing a VGA register is not	permitted and will store an UNDEFINED value.					
		The values of PGTBL_CTL0 UNDEFINED values will be w	or any of the FENCE registers cannot be stored to memory; rritten to memory if the addresses of these registers are specified.					
i	1:0	Reserved						
		Format:	MBZ					
2	31:2	Memory Address						
		Format: GraphicsAddress[31:2]MMIO_Register						
		This field specifies the address of the memory location where the register value specified in the						
		DWord above will be written. The address specifies the DWord location of the data.Range = GraphicsVirtualAddress[31:2] for a DWord register						
	1:0	Reserved						
		Format:	MBZ					

1.2.20 MI_SUSPEND_FLUSH

MI_SUSPEND	D_FLUSH	
Source:	RenderCS	
Length Bias:	1	
Description		Project
Blocks MMIO sync flush or any flushes related to VT-d while e	nabled.	
Programming No	tes	Project
SW must ensure MI_SUSPEND_FLUSH with "Suspend Flush	enabled have a corresponding	
MI_SUSPEND_FLUSH with "Suspend Flush" disabled in the s	ame ring dispatch. SW must also ensure no	ot



		MI_SU	SPEND_FLUSH			
to prograr	program MI_WAIT_FOR_EVENT command when "Suspend Flush" is enabled.					
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
	28:23	MI Command Opcode				
		Default Value:	0Bh MI_SUSPEND_FLUSH			
Format: OpCode						
		Format:	MBZ			
r;	0	Suspend Flush				
		Format:	Enable			
			Description	Project		
		This field suspends flush due an	d IOTLB invalidation.			
			Programming Notes	Project		
		Workaround: Make sure that Sus the same tail update.	spend Flush Enabled and Suspend Flush Disabled are in	n		

1.2.21 MI_UPDATE_GTT

	MI_UPDATE_GTT				
Source:	RenderCS				
Length Bias:	2				
The MI_UPDAT predictable place	E_GTT command is used to update GTT page table entries in a coherent manner and at a se in the command flow.				
An MI_FLUSH s still in the pipelin TLBs and read it can be guarar MI_UPDATE_G	should be placed before this command, since work associated with preceding commands that are ne may be referencing GTT entries that will be changed by its execution. The flush also invalidates caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if nteed that the pipeline is free of any work that relies on changing GTT entries (such as GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).				
This is a privileg	This is a privileged command.				
Note that MI_UPDATE_GTT is mainly for the pages that are strictly used by GT. If driver chooses to update the CPU used pages thru MI_UPDATE_GTT, it needs to write any value to MMIO address 0x101008 to ensure system agent TLBs are invalidated before the new pages can be used.					
PPGTT updates cannot be done via MI_UPDATE_GTT ; gfx driver will have to use MI_STORE_DATA_IMM for PPGTT inline updates.					
DWord Bit	Description				
0 31:29	Command Type				



				MI_UPDATE_GTT	
		Default Valu	ie:	0h MI_COMMAND	
	Format:			OpCode	
1	28:23	MI Command Opcode			
		Default Valu	ie:	23h MI_UPDATE_GTT	
		Format:		OpCode	
r 	22	Use Global	GTT		
		Reserved: N	lust be 1h. U	pdating Per Process Graphics Address is not supp	oorted.
		Value		Name	Description
		0h	Per Process	Graphics Address	
		1h	Global Grap	hics Address	
1	21:8	Reserved			
		Format:		MBZ	
r 	7:0	DWord Len	gth		
		Default Valu	ie:	0h	
		Format:		=n Total Length - 2. Excludes DWord (0,1).	
1	31:12	Entry Addre	ess		
-		Format:		GraphicsAddress[31:12]	
		This field sin	nply holds th	e DW offset of the first table entry to be modified.	Note that one or more of
		the upper bit	ts may need	to be 0, i.e., for a 2G aperture, bit 31 MBZ.	
i i	11:0	Reserved			
		Format:		MBZ	
2n	31:0	Entry Data			
		Format:		Table Entry	
		This Dword	becomes the erface Regist	e new page table entry. See PPGTT/Global GTT Ta ers.	able Entries (PTEs) in

1.2.22 MI_USER_INTERRUPT

		MI_USER_I	INTEF	RRUPT
Source:			F	RenderCS
Length Bias:			1	1
The MI_USER_INTERRUPT command is used to generate a User Interrupt condition. The parser will continue parsing after processing this command. See User Interrupt.				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:		0h MI_COMMAND
		Format:		OpCode
	28:23	MI Command Opcode		
		Default Value:	02h MI_	USER_INTERRUPT
		Format:	OpCode	9



MI_USER_INTERRUPT

Reserved
Format:

MBZ

1.2.23 MI_WAIT_FOR_EVENT

22:0

MI_WAIT_FOR_EVENT						
Source:	RenderCS					
Length Bias:	1					
	Description	Project				
The MI_WAIT until a specifi Programming events is UNI	T_FOR_EVENT command is used to pause command stream processing of this pipe only c event occurs or while a specific condition exists. See Wait Events/Conditions, Device I Interface in <i>MI Functions</i> . Only one event/condition can be specified. Specifying multiple DEFINED.					
that if a speci this command	fied condition does not exist (the condition code is inactive) at the time the parser executes d, the parser proceeds, treating this command as a no-operation.					
If CSunit is w	aiting for V-blank or flip done, HW can go into RC1/RC6 state.					
MI_NOOP se under the foll	tting NOP register (or any other benign command) must be set after MI_WAIT_FOR_EVENT owing conditions:					
Back-to-	back MI_WAIT_FOR_EVENT commands					
• MI_WAI	<pre></pre>					
Events must b (DE RRMR 0) flips	e unmasked in the Display Engine Render Response Mask Register <44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of					
or scanlines,	prior to starting the flip or loading the scanline. Unmasked events will wake command					
streamer as the	ney occur, so for improved power savings it is recommended to only unmask events that are					
required. Prog	gramming the DE RRMR register can be done through MMIO or a					
LOAD_REGIS	IER_IMMEDIATE					
command.						
	Programming Notes	Project				
Software must	always program MI_NOOP command with "Identification Number Register Write Enable" set					
following MI_V	VAII_FOR_EVENT command to avoid know HW issue.					
	Command Type					
0 51.29	Default Value: 0b ML COMMAND					
	Format: OpCode					
28.23	MI Command Opcode					
20.20	Default Value: 03h MI WAIT FOR EVENT					
	Format: OpCode					
22	Display Pipe C Horizontal Blank Wait Enable					



	Format: This field	t enables a wait	Enable	
	event is a wait fo	described as th r up to a line.	t until the start of next Display Pipe C Horizontal Blank event occurs. This le start of the next Display C Horizontal blank period. Note that this can cau	
21	Display Pipe C Vertical Blank Wait Enable			
	Format: This field describe to an ent	d enables a wait d as the start of tire refresh perio	Enable t until the next Display Pipe C Vertical Blank event occurs. This event is f the next Display C vertical blank period. Note that this can cause a wait fo od.	
20	Display	Sprite C Flip P	Pending Wait Enable	
	Format: This field pending, has now	d enables a wait , the parser will v been loaded in	Enable t for the duration of a Display Sprite C Flip Pending condition. If a flip reque wait until the flip operation has completed (i.e., the new front buffer addres not the active front buffer registers).	
19:16	This field select or conditior	on Code Wait S d enables a wait ne of 15 conditio n-code in the E>	Select t for the duration that the corresponding condition code is active. These en on codes in the EXCC register, that cause the parser to wait until that XCC is cleared.	
	Value Oh 1h-5h	Name Not enabled Enable	Description Condition Code Wait Not Enabled Condition Code Select Enabled; selects one of 5 codes, 0 – 4	
	6h-15h	Reserved		
	Note tha unimpler Interface	at not all condition mented conditic e Registers) lister	Programming Notes on codes are implemented. The parser operation is UNDEFINED if an on code is selected by this field. The description of the EXCC register (Men s the codes that are implemented.	
15	Display	Plane C Flip P	Pending Wait Enable	
	Format: This field is pendir has now	d enables a wait ng, the parser w been loaded in	Enable t for the duration of a Display Plane C "Flip Pending" condition. If a flip requ vill wait until the flip operation has completed (i.e., the new front buffer addr nto the active front buffer registers).	
14	Display	Pipe C Scan L	ine Wait Enable	
	Format:		Enable	
	This field	d enables a wait	t while a Display Pipe C Scan Line condition exists. This condition is define	
	the start	of the scan line	e specified in the Fipe C Display Scan Line Count Range Compare Registe	



	Format: Enable
	This field enables a wait until the start of next Display Pipe B "Horizontal Blank" event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can can wait for up to a line.
12	Reserved
	Format: MBZ
11	Display Pipe B Vertical Blank Wait Enable
	Format: U32
	This field enables a wait until the next Display Pipe B "Vertical Blank" event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a v for up to an entire refresh period.
10	Display Sprite B Flip Pending Wait Enable
	Format: Enable
	This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip requires pending, the parser will wait until the flip operation has completed (i.e., the new front buffer additional has now been loaded into the active front buffer registers).
9	Display Plane B Flip Pending Wait Enable
	Format: Enable
0	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer addres has now been loaded into the active front buffer registers.
8	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable
8	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register
8	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved
8 7:6	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved
8 7:6	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved MBZ Display Pipe A Horizontal Blank Wait Enable
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved MBZ Display Pipe A Horizontal Blank Wait Enable
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved MBZ Display Pipe A Horizontal Blank Wait Enable Format: U32 This field enables a wait until the start of post Display Pipe A Horizontal Plank event eccure. This
8 7:6	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved Format: MBZ Display Pipe A Horizontal Blank Wait Enable Format: U32 This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can call wait for up to a line.
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved Format: MBZ Display Pipe A Horizontal Blank Wait Enable Format: U32 This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cat wait for up to a line.
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Enable This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved
8 7:6 5	pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers. Display Pipe B Scan Line Wait Enable Format: Inis field enables a wait while a Display Pipe B Scan Line condition exists. This condition is define the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register Reserved Format: MBZ Display Pipe A Horizontal Blank Wait Enable Format: U32 This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can can wait for up to a line. Reserved Format: MBZ



			MI_WAIT_FOR_EVENT
	2	Display Sprite A FI	p Pending Wait Enable
		Format:	Enable
		This field enables a	wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request
		is pending, the parse	er will wait until the flip operation has completed (i.e., the new front buffer address
		has now been loade	d into the active front buffer registers).
	1	Display Plane A Fli	p Pending Wait Enable
		Format:	Enable
		This field enables a	wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request
		is pending, the parse	er will wait until the flip operation has completed (i.e., the new front buffer address
		has now been loade	d into the active front buffer registers).
-	0	Display Pipe A Sca	n Line Wait Enable
		Format:	Enable
		This field enables a as the start of the sc	wait while a Display Pipe A "Scan Line" condition exists. This condition is defined an line specified in the Pipe A Display Scan Line Count Range Compare Register.

1.2.24 MI_LOAD_REGISTER_MEM

Source: RenderCS Length Bias: 2 The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register. Programming Notes					
Source: RenderCS Length Bias: 2 The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register. Programming Notes					
Length Bias: 2 The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register. Programming Notes					
The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register. Programming Notes					
Programming Notes					
The command temporarily halts commands that will cause cycles down the 3D pipeline. This command should not be used within a non-privilege batch buffer to access global virtual space, doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation. This command is not allowed to update the privilege register range when executed from a non-privilege batch buffer.					
DWord Bit Description					
0 31:29 Command Type					
Default Value: 0h MI_COMMAND					
Format: OpCode					
28:23 MI Command Opcode					
Default Value: 29h MI_LOAD_REGISTER_MEM					
Format: OpCode					
22 Use Global GTT					
This bit if set when executing from a non-privileged batch buffer will be treated as privilege access					



		MI_	LOAD_REGISTER_MEM				
		violation. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or ring buffer.					
		Value Name	Description				
		0h Per Process Graphics Address					
		1h Global Graphics Address	This command will use the global GTT to translate the Address and command must be executing from a privileged (secure) batch buffer	this			
	21	Async Mode Enable					
	Description						
	If this bit is set then the command stream will not wait for completion of this command before executing the next command. Please refer to the LOAD_INDIRECT and Predicate registers for usage of this bit.						
	20:8	Reserved					
		Format:	MBZ				
	7:0	DWord Length		1			
	_	Default Value:	1h				
		Format:	n Total Length - 2. Excludes DWord (0,1).				
1	31:26	6 Reserved					
		Format:	MBZ				
	25:2	Register Address					
		Format: MMIOAddress[22:2]MMIO_Register					
		This field specifies Bits 25:2 of the Register offset the DWord will be written to. As the register address					
		must be DWord-aligned, Bits 1:0 of that address MBZ.					
	1:0	Reserved					
		Format:	MBZ				
2	31:2	Memory Address					
		Format: Graphics	sAddress[31:2]MMIO_Register				
		This field specifies the address of the memory location where the register value specified in the DWord above will read from. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register					
	1.0	Reserved					
	1.0	Format:	MBZ				

1.2.25 MI_URB_CLEAR

MI_URB_CLEAR



			MI_URB_CLEAR				
Source: RenderCS							
Length B	lias:		2				
The MI_L	The MI_URB_CLEAR command allows SW to clear (write zero) to a section in the URB.						
	Programming Notes						
• The	The command temporarily halts command execution.						
• This	This command is part of context save/restore. Only the last instance will be part of context						
This command requires the 3D pipeline to be flushed before execution							
DWord Bit		Description					
0	31:29	Command Type					
		Default Value: 0h MI_COMMAND					
		Format:	OpCode				
	28:23	MI Command Opc	ode				
		Default Value:	19h MI_URB_CLEAR				
		Format:	OpCode				
	22:8	Reserved					
		Format:	MBZ				
	7:0	DWord Length					
		Default Value: 0h					
		Format:	=n Total Length - 2. Excludes DWord (0,1).				
1	31:30	Reserved					
		Format:	MD7				
ŀ							
	29	Reserved					
		Format: MB7					
ł	20.16	LIRB Clear Length					
	20.10						
		This field specifies	the number of 256b entries in the URB to be cleared to zero.				
			Value Name				
		[0,8191]					
r 	15	Reserved					
		Format:	MBZ				
1	14	Reserved					
Format: MBZ							
13:0 URB Address							
		Format:	URBAddress[18:5] 256b aligned				
This field specifies Bits 18:5 of the LIRB Address							



1.2.26 MI_PREDICATE

The MI_PREDICATE command is used to control the Predicate state bit, which in turn can be used to enable/disable the processing of 3DPRIMITIVE commands.

	MI_PREDICATE						
Source: RenderCS					RenderCS		
Length	Length Bias: 1						
DWord	Bit	0	Description				
0	31:29	Defau	Command Type				
1	28:23	MI Co	mmand Opcode				
	_00	Defau	It Value:		0Ch MI_PREDICATE		
		Forma	at:		OpCode		
n 	22:8	Reser	ved				
		Forma	at:		MBZ		
	7:6	Load	Operation				
		This fi	eld controls if/how th	e Predicate s	tate bit is modified.		
		Value		The Dredies	Description		
		un 1h	LUADUP_KEEP	The Predicat			
		2h		The Predicat	e state bit is loaded with the combine operation result		
3h LOADOP LOADINV The Predicate state bit is loaded with the inverted combine				e state bit is loaded with the inverted combine operation result.			
ή .	5	Reser	ved				
	Ĭ	Forma	at:		MBZ		
4:3 Combine Operation							
		This fi state l	eld controls if/how th bit.	e result of the	compare operation is combined with the current Predicate		
Value Name De			Name	Description			
		0h	COMBINEOP_SET	The combine	operation output the compare result unmodified.		
		1h	COMBINEOP_AND	The combine current Predio	operation outputs the AND of the compare result and the cate state bit.		
		2h	COMBINEOP_OR	The combine current Predic	operation outputs the OR of the compare result and the cate state bit.		
		3h	COMBINEOP_XOR	The combine current Predic	operation outputs the XOR of the compare result and the cate state bit.		
2 Reserved							
		Forma	at:		MBZ		
	1:0	Comp This fi	eld controls how Data	a DWord 0 ar	nd Data DWord 1 fields are used to generate a compare PredicateData register.		
		Value	Name	ing into any tho	Description		
0h COMPAREOP_TRUE The compare operation outputs TRUE. The register is unmodified.				The compare operation outputs TRUE. The PredicateData register is unmodified.			



MI_PREDICATE						
11	h	COMPAREOP_FALSE	The compare operation outputs FALSE. The PredicateData register is unmodified.			
21	h	COMPAREOP_SRCS_EQUAL	(MItemp0 – MItemp1) is computed and loaded into the PredicateData register. The compare operation outputs (MItemp0 == MItemp1).			
31	h	COMPAREOP_DELTAS_EQUAL	(MItemp0 – MItemp1) is computed and compared to the PredicateData register. If the values are equal, the compare operation outputs TRUE, otherwise it outputs FALSE. The PredicateData register is unmodified.			

1.2.26.1 Predicated Rendering Support in HW

DX10 defines predicated rendering, where sequences of rendering commands can be discarded based on the result of a previous predicate test. A new state bit, Predicate, has been added to the command stream. In addition, a PredicateEnable bit is added to 3DPRIMITIVE. When the PredicateEnable bit is set, the command is ignored if the Predicate state bit is set.

A new command, MI_PREDICATE, is added. It contains several control fields which specify how the Predicate bit is generated.

Refer to the diagram below and the command description for details.



MI_PREDICATE Function



MI_LOAD_REGISTER_MEM commands can be used to load the MItemp0, MItemp1 and PredicateData registers prior to MI_PREDIATE. In order to ensure the memory sources of the MI_LOAD_REGISTER_MEM commands are coherent with previous 3D_PIPECONTROL store-dword

operations, software can use the new **Pipe Control Flush Enable** bit in the PIPE_CONTROL command.

1.2.27 MI_TOPOLOGY_FILTER

MI_TOPOLOGY_FILTER						
Source:		RenderCS				
Length Bias:	Length Bias: 1					
This command	is used to specify a specific 3DPrimType value	ue, where the CS will ignore all 3DPRIMITIVE commands				
that do no have a matching 3DPrimType. This primitive culling is optional (turned off by using this command with a						
Topology Filter Value of 0). This command is specific to the Render command stream only.						
DWord Bit		Description				
0 31:29	Command Type					
	Default Value:	Dh MI_COMMAND				



MI_TOPOLOGY_FILTER					
	Format: OpCode				
28:23	23 MI Command Opcode				
	Default Value:	0Dh MI_TOPOLOGY_FILTER			
	Format:	OpCode			
22:6	Reserved				
	Format:	MBZ			
5:0	Topology Filter Value				
	Format:	3D_PrimTopoType			
	When non-zero, the CS 3DPrimTopologyType. V	will discard all 3DPRIMITIVE commands which do not match the specified Vhen zero, no filtering is performed (normal operation).			



Revision History

Revision Number	Description	Revision Date
1.0	First 2012 OpenSource edition	May 2012

§§